============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 19:56:46 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5852 instances
RUN-0007 : 2466 luts, 1984 seqs, 787 mslices, 443 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6990 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4769 nets have 2 pins
RUN-1001 : 1414 nets have [3 - 5] pins
RUN-1001 : 619 nets have [6 - 10] pins
RUN-1001 : 106 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1288     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     487     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  34   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 193
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5850 instances, 2466 luts, 1984 seqs, 1230 slices, 238 macros(1229 instances: 786 mslices 443 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1600 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27572, tnet num: 6988, tinst num: 5850, tnode num: 34046, tedge num: 45624.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.102287s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (99.2%)

RUN-1004 : used memory is 263 MB, reserved memory is 242 MB, peak memory is 263 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.239546s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.62623e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5850.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.11188e+06, overlap = 42.75
PHY-3002 : Step(2): len = 956628, overlap = 45.6875
PHY-3002 : Step(3): len = 568626, overlap = 63.375
PHY-3002 : Step(4): len = 525274, overlap = 65.8125
PHY-3002 : Step(5): len = 404366, overlap = 63.9688
PHY-3002 : Step(6): len = 365096, overlap = 88.6562
PHY-3002 : Step(7): len = 324202, overlap = 105.344
PHY-3002 : Step(8): len = 294358, overlap = 148.188
PHY-3002 : Step(9): len = 251701, overlap = 161.375
PHY-3002 : Step(10): len = 227744, overlap = 182.25
PHY-3002 : Step(11): len = 218097, overlap = 201.75
PHY-3002 : Step(12): len = 200573, overlap = 215.5
PHY-3002 : Step(13): len = 189470, overlap = 224.188
PHY-3002 : Step(14): len = 173566, overlap = 236.938
PHY-3002 : Step(15): len = 163033, overlap = 235.531
PHY-3002 : Step(16): len = 162020, overlap = 236.094
PHY-3002 : Step(17): len = 153044, overlap = 241.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15553e-05
PHY-3002 : Step(18): len = 164383, overlap = 185.969
PHY-3002 : Step(19): len = 168952, overlap = 174.875
PHY-3002 : Step(20): len = 165710, overlap = 158.188
PHY-3002 : Step(21): len = 171744, overlap = 142.344
PHY-3002 : Step(22): len = 173099, overlap = 126.25
PHY-3002 : Step(23): len = 177241, overlap = 103.531
PHY-3002 : Step(24): len = 174934, overlap = 78
PHY-3002 : Step(25): len = 173978, overlap = 73.5938
PHY-3002 : Step(26): len = 172368, overlap = 73
PHY-3002 : Step(27): len = 169349, overlap = 84.5
PHY-3002 : Step(28): len = 167587, overlap = 82.0312
PHY-3002 : Step(29): len = 164682, overlap = 79
PHY-3002 : Step(30): len = 162216, overlap = 72.5938
PHY-3002 : Step(31): len = 158889, overlap = 68.9062
PHY-3002 : Step(32): len = 156185, overlap = 69.4062
PHY-3002 : Step(33): len = 154332, overlap = 63.1875
PHY-3002 : Step(34): len = 152824, overlap = 60.5938
PHY-3002 : Step(35): len = 149120, overlap = 56.2812
PHY-3002 : Step(36): len = 148906, overlap = 57.25
PHY-3002 : Step(37): len = 147033, overlap = 56.25
PHY-3002 : Step(38): len = 145986, overlap = 52.9062
PHY-3002 : Step(39): len = 144111, overlap = 57.1562
PHY-3002 : Step(40): len = 142755, overlap = 57.9688
PHY-3002 : Step(41): len = 142061, overlap = 56.1875
PHY-3002 : Step(42): len = 141981, overlap = 54.9062
PHY-3002 : Step(43): len = 140436, overlap = 49.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.31105e-05
PHY-3002 : Step(44): len = 140452, overlap = 49.0312
PHY-3002 : Step(45): len = 140581, overlap = 49.3125
PHY-3002 : Step(46): len = 140661, overlap = 49.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.62211e-05
PHY-3002 : Step(47): len = 143278, overlap = 52.1875
PHY-3002 : Step(48): len = 143953, overlap = 51.8125
PHY-3002 : Step(49): len = 148415, overlap = 44.1562
PHY-3002 : Step(50): len = 154686, overlap = 47.3125
PHY-3002 : Step(51): len = 157327, overlap = 55.7812
PHY-3002 : Step(52): len = 158984, overlap = 54.8438
PHY-3002 : Step(53): len = 160189, overlap = 51.3125
PHY-3002 : Step(54): len = 161614, overlap = 53.4062
PHY-3002 : Step(55): len = 160998, overlap = 50.9688
PHY-3002 : Step(56): len = 160995, overlap = 46.125
PHY-3002 : Step(57): len = 160230, overlap = 47.1875
PHY-3002 : Step(58): len = 160100, overlap = 47.1562
PHY-3002 : Step(59): len = 159608, overlap = 44
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.24421e-05
PHY-3002 : Step(60): len = 160095, overlap = 43.5312
PHY-3002 : Step(61): len = 160129, overlap = 43.4688
PHY-3002 : Step(62): len = 160076, overlap = 41.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018378s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (170.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6990.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 199720, over cnt = 724(2%), over = 3751, worst = 43
PHY-1001 : End global iterations;  0.375008s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (145.8%)

PHY-1001 : Congestion index: top1 = 58.94, top5 = 41.21, top10 = 32.58, top15 = 27.30.
PHY-3001 : End congestion estimation;  0.480118s wall, 0.578125s user + 0.078125s system = 0.656250s CPU (136.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.154301s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.13726e-06
PHY-3002 : Step(63): len = 167541, overlap = 69.3438
PHY-3002 : Step(64): len = 167836, overlap = 75.6562
PHY-3002 : Step(65): len = 160952, overlap = 83.9375
PHY-3002 : Step(66): len = 160836, overlap = 85.6875
PHY-3002 : Step(67): len = 154354, overlap = 92.4688
PHY-3002 : Step(68): len = 154222, overlap = 92
PHY-3002 : Step(69): len = 149715, overlap = 84.875
PHY-3002 : Step(70): len = 149358, overlap = 84.4375
PHY-3002 : Step(71): len = 148713, overlap = 80.3438
PHY-3002 : Step(72): len = 146056, overlap = 82.75
PHY-3002 : Step(73): len = 145908, overlap = 82.9062
PHY-3002 : Step(74): len = 145722, overlap = 80
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02745e-05
PHY-3002 : Step(75): len = 145491, overlap = 83.0312
PHY-3002 : Step(76): len = 145623, overlap = 81.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.0549e-05
PHY-3002 : Step(77): len = 151449, overlap = 71.5312
PHY-3002 : Step(78): len = 152113, overlap = 71.4688
PHY-3002 : Step(79): len = 156038, overlap = 61.6875
PHY-3002 : Step(80): len = 156746, overlap = 59.7188
PHY-3002 : Step(81): len = 161429, overlap = 48.1875
PHY-3002 : Step(82): len = 164837, overlap = 47.6875
PHY-3002 : Step(83): len = 166693, overlap = 53.8125
PHY-3002 : Step(84): len = 166256, overlap = 52.7188
PHY-3002 : Step(85): len = 166209, overlap = 58.625
PHY-3002 : Step(86): len = 166471, overlap = 49.8125
PHY-3002 : Step(87): len = 166160, overlap = 46.4375
PHY-3002 : Step(88): len = 165441, overlap = 43.2188
PHY-3002 : Step(89): len = 164567, overlap = 42.75
PHY-3002 : Step(90): len = 163673, overlap = 45.875
PHY-3002 : Step(91): len = 163055, overlap = 45.9375
PHY-3002 : Step(92): len = 160902, overlap = 44.8438
PHY-3002 : Step(93): len = 160673, overlap = 45.4375
PHY-3002 : Step(94): len = 160191, overlap = 46.1875
PHY-3002 : Step(95): len = 159300, overlap = 50.25
PHY-3002 : Step(96): len = 159128, overlap = 50.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.10981e-05
PHY-3002 : Step(97): len = 159708, overlap = 54.2812
PHY-3002 : Step(98): len = 159708, overlap = 54.2812
PHY-3002 : Step(99): len = 159958, overlap = 54.4062
PHY-3002 : Step(100): len = 160042, overlap = 54.875
PHY-3002 : Step(101): len = 160659, overlap = 54.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.21962e-05
PHY-3002 : Step(102): len = 164892, overlap = 46.0938
PHY-3002 : Step(103): len = 165528, overlap = 46
PHY-3002 : Step(104): len = 177108, overlap = 33.0938
PHY-3002 : Step(105): len = 173284, overlap = 31.7188
PHY-3002 : Step(106): len = 172913, overlap = 32.125
PHY-3002 : Step(107): len = 171003, overlap = 32.4688
PHY-3002 : Step(108): len = 171555, overlap = 30.9688
PHY-3002 : Step(109): len = 171555, overlap = 30.9688
PHY-3002 : Step(110): len = 171711, overlap = 31.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000164392
PHY-3002 : Step(111): len = 181620, overlap = 26.5625
PHY-3002 : Step(112): len = 184388, overlap = 22.5938
PHY-3002 : Step(113): len = 189900, overlap = 16.5625
PHY-3002 : Step(114): len = 191694, overlap = 15.4688
PHY-3002 : Step(115): len = 192892, overlap = 12.8125
PHY-3002 : Step(116): len = 194722, overlap = 9.09375
PHY-3002 : Step(117): len = 196211, overlap = 8.125
PHY-3002 : Step(118): len = 192334, overlap = 7
PHY-3002 : Step(119): len = 191884, overlap = 6.59375
PHY-3002 : Step(120): len = 190356, overlap = 5.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000328785
PHY-3002 : Step(121): len = 191879, overlap = 5.9375
PHY-3002 : Step(122): len = 193528, overlap = 5.6875
PHY-3002 : Step(123): len = 194322, overlap = 5.6875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000598206
PHY-3002 : Step(124): len = 195565, overlap = 5.5625
PHY-3002 : Step(125): len = 201060, overlap = 6
PHY-3002 : Step(126): len = 207050, overlap = 6.25
PHY-3002 : Step(127): len = 209882, overlap = 3.3125
PHY-3002 : Step(128): len = 208620, overlap = 2.8125
PHY-3002 : Step(129): len = 208342, overlap = 2.8125
PHY-3002 : Step(130): len = 207655, overlap = 2.8125
PHY-3002 : Step(131): len = 206740, overlap = 2.8125
PHY-3002 : Step(132): len = 205968, overlap = 2.0625
PHY-3002 : Step(133): len = 205675, overlap = 2.0625
PHY-3002 : Step(134): len = 205566, overlap = 2.4375
PHY-3002 : Step(135): len = 205486, overlap = 2.8125
PHY-3002 : Step(136): len = 204618, overlap = 2.75
PHY-3002 : Step(137): len = 204520, overlap = 2.6875
PHY-3002 : Step(138): len = 204207, overlap = 2.5625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00119641
PHY-3002 : Step(139): len = 205560, overlap = 2.4375
PHY-3002 : Step(140): len = 206422, overlap = 2.1875
PHY-3002 : Step(141): len = 208547, overlap = 2.4375
PHY-3002 : Step(142): len = 210486, overlap = 2.4375
PHY-3002 : Step(143): len = 213484, overlap = 0.8125
PHY-3002 : Step(144): len = 214433, overlap = 0.8125
PHY-3002 : Step(145): len = 215211, overlap = 0.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10/6990.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 250232, over cnt = 893(2%), over = 3565, worst = 24
PHY-1001 : End global iterations;  0.383017s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (195.8%)

PHY-1001 : Congestion index: top1 = 48.45, top5 = 36.46, top10 = 30.46, top15 = 26.67.
PHY-3001 : End congestion estimation;  0.497167s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (172.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.162492s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.44419e-05
PHY-3002 : Step(146): len = 218018, overlap = 51.5
PHY-3002 : Step(147): len = 219898, overlap = 46.1562
PHY-3002 : Step(148): len = 212772, overlap = 41.9375
PHY-3002 : Step(149): len = 209500, overlap = 39.5312
PHY-3002 : Step(150): len = 205043, overlap = 36.5312
PHY-3002 : Step(151): len = 203121, overlap = 34.4375
PHY-3002 : Step(152): len = 201183, overlap = 31.8125
PHY-3002 : Step(153): len = 201638, overlap = 33.0938
PHY-3002 : Step(154): len = 199101, overlap = 36.4062
PHY-3002 : Step(155): len = 197593, overlap = 38.2188
PHY-3002 : Step(156): len = 196046, overlap = 35.75
PHY-3002 : Step(157): len = 195478, overlap = 33.875
PHY-3002 : Step(158): len = 195099, overlap = 36.2812
PHY-3002 : Step(159): len = 194840, overlap = 37.125
PHY-3002 : Step(160): len = 193168, overlap = 33.75
PHY-3002 : Step(161): len = 192307, overlap = 30.75
PHY-3002 : Step(162): len = 190645, overlap = 32.0312
PHY-3002 : Step(163): len = 190413, overlap = 33.75
PHY-3002 : Step(164): len = 189734, overlap = 31.125
PHY-3002 : Step(165): len = 189622, overlap = 33.8438
PHY-3002 : Step(166): len = 189595, overlap = 35.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000188884
PHY-3002 : Step(167): len = 192660, overlap = 31.7188
PHY-3002 : Step(168): len = 194010, overlap = 30.0938
PHY-3002 : Step(169): len = 197055, overlap = 26.875
PHY-3002 : Step(170): len = 198525, overlap = 24.9375
PHY-3002 : Step(171): len = 199015, overlap = 21.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000377768
PHY-3002 : Step(172): len = 201337, overlap = 22.625
PHY-3002 : Step(173): len = 202094, overlap = 21.8125
PHY-3002 : Step(174): len = 205146, overlap = 19.9375
PHY-3002 : Step(175): len = 206716, overlap = 18.5938
PHY-3002 : Step(176): len = 207303, overlap = 18.2812
PHY-3002 : Step(177): len = 207445, overlap = 18.375
PHY-3002 : Step(178): len = 207514, overlap = 18.5
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27572, tnet num: 6988, tinst num: 5850, tnode num: 34046, tedge num: 45624.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.161996s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (100.9%)

RUN-1004 : used memory is 304 MB, reserved memory is 285 MB, peak memory is 316 MB
OPT-1001 : Total overflow 188.50 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 124/6990.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 261040, over cnt = 859(2%), over = 2634, worst = 17
PHY-1001 : End global iterations;  0.446882s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (157.3%)

PHY-1001 : Congestion index: top1 = 39.31, top5 = 31.09, top10 = 26.93, top15 = 24.32.
PHY-1001 : End incremental global routing;  0.557151s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (148.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.168652s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.838499s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (132.3%)

OPT-1001 : Current memory(MB): used = 311, reserve = 292, peak = 316.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5430/6990.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 261040, over cnt = 859(2%), over = 2634, worst = 17
PHY-1002 : len = 270584, over cnt = 504(1%), over = 1230, worst = 17
PHY-1002 : len = 278568, over cnt = 155(0%), over = 355, worst = 17
PHY-1002 : len = 281128, over cnt = 31(0%), over = 45, worst = 4
PHY-1002 : len = 281440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.362426s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (150.9%)

PHY-1001 : Congestion index: top1 = 33.88, top5 = 27.83, top10 = 24.80, top15 = 22.87.
OPT-1001 : End congestion update;  0.467328s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (140.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.132224s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (94.5%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.599696s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (130.3%)

OPT-1001 : Current memory(MB): used = 313, reserve = 295, peak = 316.
OPT-1001 : End physical optimization;  2.652140s wall, 3.078125s user + 0.031250s system = 3.109375s CPU (117.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2466 LUT to BLE ...
SYN-4008 : Packed 2466 LUT and 1021 SEQ to BLE.
SYN-4003 : Packing 963 remaining SEQ's ...
SYN-4005 : Packed 576 SEQ with LUT/SLICE
SYN-4006 : 1008 single LUT's are left
SYN-4006 : 387 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2853/5273 primitive instances ...
PHY-3001 : End packing;  0.266324s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.7%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3034 instances
RUN-1001 : 1431 mslices, 1431 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6033 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3779 nets have 2 pins
RUN-1001 : 1431 nets have [3 - 5] pins
RUN-1001 : 642 nets have [6 - 10] pins
RUN-1001 : 97 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 3032 instances, 2862 slices, 238 macros(1229 instances: 786 mslices 443 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 208800, Over = 51.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2992/6033.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 271696, over cnt = 330(0%), over = 499, worst = 6
PHY-1002 : len = 273176, over cnt = 176(0%), over = 236, worst = 5
PHY-1002 : len = 274632, over cnt = 71(0%), over = 101, worst = 4
PHY-1002 : len = 275544, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 275776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.488705s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (131.1%)

PHY-1001 : Congestion index: top1 = 33.41, top5 = 27.14, top10 = 24.11, top15 = 22.13.
PHY-3001 : End congestion estimation;  0.629878s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (124.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24283, tnet num: 6031, tinst num: 3032, tnode num: 29050, tedge num: 41857.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.250169s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.0%)

RUN-1004 : used memory is 320 MB, reserved memory is 301 MB, peak memory is 320 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.408203s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.27286e-05
PHY-3002 : Step(179): len = 202091, overlap = 50.25
PHY-3002 : Step(180): len = 199789, overlap = 50
PHY-3002 : Step(181): len = 192048, overlap = 50.5
PHY-3002 : Step(182): len = 188776, overlap = 61.5
PHY-3002 : Step(183): len = 186406, overlap = 64.75
PHY-3002 : Step(184): len = 184232, overlap = 67
PHY-3002 : Step(185): len = 183059, overlap = 67.25
PHY-3002 : Step(186): len = 182230, overlap = 72.5
PHY-3002 : Step(187): len = 182237, overlap = 73
PHY-3002 : Step(188): len = 182220, overlap = 75.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.54571e-05
PHY-3002 : Step(189): len = 189377, overlap = 64
PHY-3002 : Step(190): len = 191390, overlap = 62
PHY-3002 : Step(191): len = 192665, overlap = 60
PHY-3002 : Step(192): len = 193436, overlap = 59.5
PHY-3002 : Step(193): len = 193839, overlap = 58.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000130914
PHY-3002 : Step(194): len = 199983, overlap = 50
PHY-3002 : Step(195): len = 202306, overlap = 47.5
PHY-3002 : Step(196): len = 207691, overlap = 38.5
PHY-3002 : Step(197): len = 210045, overlap = 36
PHY-3002 : Step(198): len = 211796, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000261829
PHY-3002 : Step(199): len = 215986, overlap = 31.75
PHY-3002 : Step(200): len = 218031, overlap = 30.5
PHY-3002 : Step(201): len = 225266, overlap = 20.25
PHY-3002 : Step(202): len = 225296, overlap = 19.5
PHY-3002 : Step(203): len = 225210, overlap = 19.75
PHY-3002 : Step(204): len = 225215, overlap = 17
PHY-3002 : Step(205): len = 225747, overlap = 16.25
PHY-3002 : Step(206): len = 226245, overlap = 18.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000523657
PHY-3002 : Step(207): len = 231248, overlap = 16.5
PHY-3002 : Step(208): len = 235327, overlap = 16
PHY-3002 : Step(209): len = 238435, overlap = 15.5
PHY-3002 : Step(210): len = 240310, overlap = 13.75
PHY-3002 : Step(211): len = 240640, overlap = 14.5
PHY-3002 : Step(212): len = 240793, overlap = 14.75
PHY-3002 : Step(213): len = 240732, overlap = 16
PHY-3002 : Step(214): len = 240951, overlap = 17.5
PHY-3002 : Step(215): len = 241323, overlap = 16.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00101762
PHY-3002 : Step(216): len = 244425, overlap = 17
PHY-3002 : Step(217): len = 249057, overlap = 16.5
PHY-3002 : Step(218): len = 251413, overlap = 17.75
PHY-3002 : Step(219): len = 253388, overlap = 19
PHY-3002 : Step(220): len = 255171, overlap = 19.75
PHY-3002 : Step(221): len = 255923, overlap = 19
PHY-3002 : Step(222): len = 255780, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00180515
PHY-3002 : Step(223): len = 257905, overlap = 19
PHY-3002 : Step(224): len = 261244, overlap = 17.75
PHY-3002 : Step(225): len = 262522, overlap = 18
PHY-3002 : Step(226): len = 265791, overlap = 19
PHY-3002 : Step(227): len = 268853, overlap = 20.5
PHY-3002 : Step(228): len = 269825, overlap = 19.5
PHY-3002 : Step(229): len = 270253, overlap = 18.25
PHY-3002 : Step(230): len = 270815, overlap = 17.75
PHY-3002 : Step(231): len = 271022, overlap = 18.25
PHY-3002 : Step(232): len = 271095, overlap = 18
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00318979
PHY-3002 : Step(233): len = 272240, overlap = 18
PHY-3002 : Step(234): len = 273500, overlap = 19
PHY-3002 : Step(235): len = 275498, overlap = 18.75
PHY-3002 : Step(236): len = 277386, overlap = 18.25
PHY-3002 : Step(237): len = 279254, overlap = 17.5
PHY-3002 : Step(238): len = 280579, overlap = 17.75
PHY-3002 : Step(239): len = 281596, overlap = 17.5
PHY-3002 : Step(240): len = 282533, overlap = 17
PHY-3002 : Step(241): len = 283273, overlap = 16.5
PHY-3002 : Step(242): len = 283705, overlap = 17.5
PHY-3002 : Step(243): len = 284055, overlap = 17.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00565103
PHY-3002 : Step(244): len = 284552, overlap = 17.5
PHY-3002 : Step(245): len = 285327, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.928268s wall, 0.750000s user + 1.906250s system = 2.656250s CPU (286.2%)

PHY-3001 : Trial Legalized: Len = 294311
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 100/6033.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 361256, over cnt = 397(1%), over = 597, worst = 7
PHY-1002 : len = 362840, over cnt = 239(0%), over = 315, worst = 4
PHY-1002 : len = 364960, over cnt = 68(0%), over = 91, worst = 4
PHY-1002 : len = 365512, over cnt = 33(0%), over = 41, worst = 3
PHY-1002 : len = 365968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.816991s wall, 1.281250s user + 0.078125s system = 1.359375s CPU (166.4%)

PHY-1001 : Congestion index: top1 = 34.50, top5 = 28.76, top10 = 25.74, top15 = 23.82.
PHY-3001 : End congestion estimation;  0.961182s wall, 1.421875s user + 0.078125s system = 1.500000s CPU (156.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.154370s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000151893
PHY-3002 : Step(246): len = 272353, overlap = 2.75
PHY-3002 : Step(247): len = 258608, overlap = 8.25
PHY-3002 : Step(248): len = 253794, overlap = 7.75
PHY-3002 : Step(249): len = 252840, overlap = 6.5
PHY-3002 : Step(250): len = 251718, overlap = 9.5
PHY-3002 : Step(251): len = 251325, overlap = 8.5
PHY-3002 : Step(252): len = 250491, overlap = 8.75
PHY-3002 : Step(253): len = 249618, overlap = 8.5
PHY-3002 : Step(254): len = 249482, overlap = 8
PHY-3002 : Step(255): len = 249117, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008699s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (179.6%)

PHY-3001 : Legalized: Len = 253777, Over = 0
PHY-3001 : Spreading special nets. 19 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019934s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.4%)

PHY-3001 : 22 instances has been re-located, deltaX = 3, deltaY = 17, maxDist = 1.
PHY-3001 : Final: Len = 254129, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24283, tnet num: 6031, tinst num: 3032, tnode num: 29050, tedge num: 41857.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.282685s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.9%)

RUN-1004 : used memory is 320 MB, reserved memory is 304 MB, peak memory is 328 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1435/6033.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321368, over cnt = 423(1%), over = 620, worst = 5
PHY-1002 : len = 323176, over cnt = 251(0%), over = 342, worst = 5
PHY-1002 : len = 325576, over cnt = 82(0%), over = 106, worst = 3
PHY-1002 : len = 326512, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 326664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.702845s wall, 1.015625s user + 0.062500s system = 1.078125s CPU (153.4%)

PHY-1001 : Congestion index: top1 = 33.10, top5 = 27.73, top10 = 24.89, top15 = 23.01.
PHY-1001 : End incremental global routing;  0.852673s wall, 1.171875s user + 0.062500s system = 1.234375s CPU (144.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.162286s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.132803s wall, 1.453125s user + 0.062500s system = 1.515625s CPU (133.8%)

OPT-1001 : Current memory(MB): used = 323, reserve = 307, peak = 328.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5142/6033.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 326664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040882s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (114.7%)

PHY-1001 : Congestion index: top1 = 33.10, top5 = 27.73, top10 = 24.89, top15 = 23.01.
OPT-1001 : End congestion update;  0.164691s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.112908s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (110.7%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.277726s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.3%)

OPT-1001 : Current memory(MB): used = 324, reserve = 308, peak = 328.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.112321s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5142/6033.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 326664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040714s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.1%)

PHY-1001 : Congestion index: top1 = 33.10, top5 = 27.73, top10 = 24.89, top15 = 23.01.
PHY-1001 : End incremental global routing;  0.160048s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.155946s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5142/6033.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 326664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042196s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.1%)

PHY-1001 : Congestion index: top1 = 33.10, top5 = 27.73, top10 = 24.89, top15 = 23.01.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.112535s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.689655
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.443448s wall, 3.750000s user + 0.062500s system = 3.812500s CPU (110.7%)

RUN-1003 : finish command "place" in  21.982280s wall, 37.421875s user + 11.843750s system = 49.265625s CPU (224.1%)

RUN-1004 : used memory is 302 MB, reserved memory is 283 MB, peak memory is 328 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3034 instances
RUN-1001 : 1431 mslices, 1431 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6033 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3779 nets have 2 pins
RUN-1001 : 1431 nets have [3 - 5] pins
RUN-1001 : 642 nets have [6 - 10] pins
RUN-1001 : 97 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24283, tnet num: 6031, tinst num: 3032, tnode num: 29050, tedge num: 41857.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.248831s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.1%)

RUN-1004 : used memory is 320 MB, reserved memory is 302 MB, peak memory is 354 MB
PHY-1001 : 1431 mslices, 1431 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 314336, over cnt = 483(1%), over = 746, worst = 7
PHY-1002 : len = 316576, over cnt = 280(0%), over = 392, worst = 5
PHY-1002 : len = 319056, over cnt = 105(0%), over = 148, worst = 4
PHY-1002 : len = 320768, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 320840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.759829s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (156.3%)

PHY-1001 : Congestion index: top1 = 32.54, top5 = 27.38, top10 = 24.58, top15 = 22.79.
PHY-1001 : End global routing;  0.889703s wall, 1.281250s user + 0.031250s system = 1.312500s CPU (147.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 349, reserve = 330, peak = 354.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 602, reserve = 587, peak = 602.
PHY-1001 : End build detailed router design. 3.916786s wall, 3.890625s user + 0.031250s system = 3.921875s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 87736, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.199869s wall, 4.187500s user + 0.015625s system = 4.203125s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 635, reserve = 621, peak = 635.
PHY-1001 : End phase 1; 4.205891s wall, 4.187500s user + 0.015625s system = 4.203125s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2391 net; 4.515224s wall, 4.515625s user + 0.000000s system = 4.515625s CPU (100.0%)

PHY-1022 : len = 809656, over cnt = 110(0%), over = 110, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 639, reserve = 625, peak = 639.
PHY-1001 : End initial routed; 11.568896s wall, 21.328125s user + 0.093750s system = 21.421875s CPU (185.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4959(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.548304s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 644, reserve = 631, peak = 644.
PHY-1001 : End phase 2; 13.117266s wall, 22.875000s user + 0.093750s system = 22.968750s CPU (175.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 809656, over cnt = 110(0%), over = 110, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.021614s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (144.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 809472, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.103011s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (166.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 809464, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.085847s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (91.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 809504, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.088845s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4959(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.562654s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 25 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.725465s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (101.2%)

PHY-1001 : Current memory(MB): used = 680, reserve = 667, peak = 680.
PHY-1001 : End phase 3; 2.744505s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (102.5%)

PHY-1003 : Routed, final wirelength = 809504
PHY-1001 : Current memory(MB): used = 681, reserve = 669, peak = 681.
PHY-1001 : End export database. 0.026367s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.5%)

PHY-1001 : End detail routing;  24.277797s wall, 34.046875s user + 0.140625s system = 34.187500s CPU (140.8%)

RUN-1003 : finish command "route" in  26.658276s wall, 36.796875s user + 0.187500s system = 36.984375s CPU (138.7%)

RUN-1004 : used memory is 634 MB, reserved memory is 621 MB, peak memory is 681 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5025   out of  19600   25.64%
#reg                     1987   out of  19600   10.14%
#le                      5412
  #lut only              3425   out of   5412   63.29%
  #reg only               387   out of   5412    7.15%
  #lut&reg               1600   out of   5412   29.56%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   881
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                187
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                45
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                36
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_31.q0                        20
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_31.q1                        17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_10.f1    13
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_24.f0           9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    8
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5412   |3795    |1230    |1987    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |791    |530     |173     |384     |2       |0       |
|    command1                          |command                                    |56     |56      |0       |42      |0       |0       |
|    control1                          |control_interface                          |100    |69      |24      |51      |0       |0       |
|    data_path1                        |sdr_data_path                              |14     |14      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |126    |64      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |64      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |29     |19      |0       |29      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |26      |0       |41      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |77      |18      |94      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |77      |18      |94      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |31      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |23      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |6       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |111    |66      |44      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |602    |581     |9       |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |184    |183     |0       |44      |0       |0       |
|  u_camera_reader                     |camera_reader                              |97     |46      |17      |60      |0       |0       |
|  u_image_process                     |image_process                              |3542   |2325    |977     |1352    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |176    |108     |45      |87      |2       |0       |
|      u_three_martix_4                |three_martix                               |161    |99      |45      |72      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |171    |113     |45      |77      |2       |0       |
|      u_three_martix_3                |three_martix                               |162    |106     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |932    |648     |251     |249     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |165    |106     |45      |63      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |9      |0       |0       |9       |0       |0       |
|      u_three_martix                  |three_martix                               |156    |106     |45      |54      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |742    |460     |235     |278     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |508    |318     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |85     |55      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |94     |64      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |72     |42      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |54     |34      |20      |15      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |234    |142     |45      |144     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |745    |480     |235     |265     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |516    |326     |190     |132     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |89     |59      |30      |34      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |91     |61      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |94     |64      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |16      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |229    |154     |45      |133     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |1      |1       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |85     |41      |14      |58      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |360    |222     |92      |154     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |153    |105     |47      |40      |0       |0       |
|      u_three_martix_2                |three_martix                               |207    |117     |45      |114     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |67     |67      |0       |34      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |170    |148     |10      |31      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3698  
    #2          2       613   
    #3          3       559   
    #4          4       211   
    #5        5-10      655   
    #6        11-50     142   
    #7       51-100      8    
    #8       101-500     4    
    #9        >500       1    
  Average     2.86            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3032
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6033, pip num: 57122
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 25
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3079 valid insts, and 174036 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.468623s wall, 68.640625s user + 0.703125s system = 69.343750s CPU (1268.0%)

RUN-1004 : used memory is 639 MB, reserved memory is 631 MB, peak memory is 817 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_195646.log"
