LPC
====

Software Registers
------------------

LPC Host needs dedicated registers to support command types and data passing. 
Following table shows details of it.


.. table::

  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | Register       | Offset| Reset Value | RW  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
  +================+=======+=============+=====+===============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================+
  | CONTROL        | 0x00  | 0x00        | R/W | LPC Host Control Register field, which contains LPC Host information to transfer a valid transaction                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 0: CTRL_ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Core enable or disable control                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 1: CTRL_SYNC_TIMEOUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Enable or disable SYNC timeout for long wait sync                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 2: CTRL_LFRAME_TIMING                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | LFRAME timing mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 0 - TYPICAL[LFRAME timing is typical, one LCLK wide]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 1 - EXTENDED[LFRAME timing is extended, two LCLK wide]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 18:3: CTRL_PRESCALER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | This field controls the Prescaler value used to divide the clk to deliver the desired frequency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 26:19: CTRL_IFG                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Inter frame gap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 30:27: CTRL_ABORT_WIDTH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Control the width of FRAME# while doing abort                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  

.. table::

  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | COMMAND        | 0x04  | 0x00        | R/W | This register implements LPC Host command register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 0: CMD_PENDING                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Host Command frames are pending for processing. Software needs to set this bit to 1, to enable main FSM to send commands on LPC BUS. Hardware will clear it once done with processing of command                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 1:CMD_ABORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | LPC Host command abort in middle, can be set middle of transfer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 4:2 CMD_TYPE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | This field is used to communicate cycle type (memory, I/O, DMA)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b000 : I/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b001 : MEMORY                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b010 : DMA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b011 : FIRMWARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b100 : BUS_MASTER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b101 : DRIVE_LPCD                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b110 : DRIVE_SERIRQ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b111 : DRIVE_CLKRUN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 5: CMD_DIR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | LPC Host command direction encoding                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 0 - READ(Field cycle direction read)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 1 - WRITE(Field cycle direction write)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 7:6 CMD_STATUS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | LPC Host command status encoding                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 0 - SYNC_STAT_TIMEOUT(Field indicating sync Timeout)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 1 - SYNC_STAT_ERROR(Field indicating sync Error)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 10:8 CMD_DMA_CHANNEL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
 
 
.. table::

  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  |                |       |             |     | LPC Host command DMA Channel encoding                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | This field is driven by the host on DMA cycles to indicate to the peripheral which DMA channel has been granted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b000 : DMA_CHANNEL_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b001 : DMA_CHANNEL_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b010 : DMA_CHANNEL_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b011 : DMA_CHANNEL_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b100 : DMA_CHANNEL_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b101 : DMA_CHANNEL_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b110 : DMA_CHANNEL_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b111 : DMA_CHANNEL_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 11: CMD_DMA_SIZE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | LPC Host command DMA transfer size                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 0 - DMA_SIZE_8B(DMA transfer size is 8 bits)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 1-DMA_SIZE_16B(DMA transfer size is 16 bits)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 13: CMD_SIGNAL_VALUE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | LPC Host command LPCP/SERIRQ/CLKRUN bits values to drive                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 16:14 : CMD_MSIZE[Firmware Message Size]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit16[4] Firmware transfer size is 1,2,4,16,128 bytes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b000 : MSIZE_1B                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b001 : MSIZE_2B                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b010 : MSIZE_4B                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b011 : MSIZE_16B                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 3'b100 : MSIZE_128B                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  
  
.. table::

  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+  
  | IDSEL_MADDR    | 0x08  | 0x00        | R/W | Register to hold Firmware cycle IDSEL, Maddr fields or Memory/IO address or Peripheral address                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 27:0 : MADDR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 31:28 : IDSEL[Firmware Msize]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | This field is used to indicates the byte size for FIRMWARE transfer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | LPCPD_20MS_TIME| 0x0C  | 0x00        | R/W | Bit 19:0:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Register to control the 30 microseconds to stop/start LCLK# with respect to LPCPD#                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | LONG_WAIT_SY   | 0x10  | 0x00        | R/W | Bit 31:0:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  | NC_TIMEOUT     |       |             |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  |                |       |             |     | Register to control the timeout of long wait sync                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | PERIPHERAL_C   | 0x14  | 0x00        | R/W | This register implements LPC Host peripheral command received                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
  | OMMAND         |       |             |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  |                |       |             |     | Bit 1:0 : PCMD_TYPE[LPC Host Peripheral command type encoding]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 2 : PCMD_DIR[LPC Host Peripheral command direction encoding]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 4:3 : PCMD_SIZE[LPC Host Peripheral command size of transfer]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | FIFO_STATUS    | 0x18  | 0x00        | R   | This register is holds FIFO status                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 0: WR_FIFO_EMPTY                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | This bit would get set when Write FIFO emptyhappens                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 1 : WR_FIFO_FULL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | This bit would get set when Write FIFO full happens                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 2: RD_FIFO_EMPTY                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | This bit would get set when Read FIFO empty happens                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 3: RD_FIFO_FULL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | This bit would get set when Read FIFO full happens                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 4: REQ_FIFO_EMPTY                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | This bit would get set when Request FIFO empty happens                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 5: REQ_FIFO_FULL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | This bit would get set when Request FIFO full happens                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 10 :6 : WR_FIFO_ELEMENTS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Write FIFO number of elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 15:11 : RD_FIFO_ELEMENTS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Read FIFO number of elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | 20:16 : REQ_FIFO_ELEMENTS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Request FIFO number of elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  
  
.. table::

  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | SPI_FI         | 0x1C  | 0x00        | W   | This register controls Write, Read and Receive FIFO flush operation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  | FO_CFG         |       |             |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 0: WR_FIFO_FLUSH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | This field is flush the WR FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 1 : RD_FIFO_FLUSH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Register to flush the RD FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 2 : REQ_FIFO_FLUSH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Register to flush the REQ FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | IR             | 0x20  | 0x00        | R/W | Host IRQ enable register. This register controls the masking of interrupt. When the particular bit in this register is '0' then the corresponding Interrupt in the IRQ_STATUS register will be masked.                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  | Q_ENABLE       |       |             |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 0 : This bit enables IRQ when core has finished sending all commands.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 1 : This bit enables IRQ when DMA request from Device/Peripherals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 2 : This bit enables IRQ when Bus Master request from Device/Peripherals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 3 : This bit enables IRQ when CLKRUN signal is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 4 : This bit enables IRQ when LPME signal is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 5 :This bit enables IRQ when SERIRQ signal is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 6 : This bit enables IRQ when LSMI signal is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 7 : This bit enables IRQ when Write FIFO empty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 8 : This bit enables IRQ when Write FIFO full                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 9: This bit enables IRQ when Read FIFO empty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 10: This bit enables IRQ when Read FIFO full                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 11: This bit enables IRQ when Request FIFO empty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 12: This bit enables IRQ when Request FIFO full                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  
  
.. table::

  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | IR             | 0x24  | 0x00        | R/W | Host IRQ Status register. This register controls the masking of interrupt. When the particular bit in this register is '0' then the corresponding Interrupt in the IRQ_STATUS register will be masked.                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  | Q_STATUS       |       |             |     | Bit 0 : This bit is set when core has finished sending all commands.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 1 : This bit enables IRQ when DMA request from Device/Peripherals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 2 : This bit is set when Bus Master request from Device/Peripherals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 3 : This bit set when CLKRUN signal is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 4 : This bit is set when LPME signal is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 5 : This bit is set when SERIRQ signal is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 6 : This bit is set when LSMI signal is asserted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 7 : This bit is set when Write FIFO empty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 8 : This bit is set when Write FIFO full                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 9:  This bit enables IRQ when Read FIFO empty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 10: This bit is set when Read FIFO full                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 11: This bit is set when Request FIFO empty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  |                |       |             |     | Bit 12: This bit is set when Request FIFO full                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | SOC            | 0x28  | 0x00        | R/W | This register controls the timeout value for the SOC interface.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  | _TIMEOUT       |       |             |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | WR_F           | 0x2C  | 0x00        | W   | Bit 31:0 : WR_FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  | IFO            |       |             |     | This field is 2 clocks wide, representing one data byte. The host drives it on target, DMA, I/O, Memory data.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | RD_F           | 0x30  | 0x00        | R   | Bit 31:0 : RD_FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  | IFO            |       |             |     | This field is 2 clocks wide, representing one data byte. The peripheral drives its when data is flowing to the host. Used for Read Transfer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | REQ_F          | 0x34  | 0x00        | R   | Bit 4:0 : REQ_FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
  +                +       +             +     +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
  | IFO            |       |             |     | This field is 2 clocks wide, representing one data byte. The peripheral drives it DMA/Bus Master Request.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  +----------------+-------+-------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+