# Sky130 DAY 2 - Good Floorplan vs Bad Floorplan and Introduction to Library Cells
## Chip Floor planning considerations
### 12 - Utilization factor and aspect ratio
### 13 - Concept of pre-placed cells
### 14 - De-coupling capacitors
### 15 - Power planning
### 16-Pin placement and logical cell placement blockage
### 17-Steps to run floorplan using OpenLANE
### 18-Review floorplan files and steps to view floorplan
### 19-Review floorplan layout in Magic
## Library Binding and Placement
### 20-Netlist binding and initial place design
### 21- Optimize placement using estimated wire-length and capacitance
### 22-Final placement optimization
### 23-Need for libraries and characterization
### 24-Congestion aware placement using RePlAce
## Cell Design and Characterization Flows
### 25-Inputs for cell design flow
### 26-Circuit design step
### 27-Layout design step
### 28-Typical characterization flow
## General Timing Characterization Parameters
### 29-Timing threshold definitions
### 30-Propagation delay and transition time
