{
    "code": "module TopModule (\n    input  logic a,\n    input  logic b,\n    input  logic c,\n    input  logic d,\n    output logic out,\n    output logic out_n\n);\n\n    logic and1_out;\n    logic and2_out;\n\n    assign and1_out = a & b;\n    assign and2_out = c & d;\n    assign out = and1_out | and2_out;\n    assign out_n = ~out;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "R"
    }
}