From f1f3e20f9c9cd4d697c6e3862791e5ebb198623f Mon Sep 17 00:00:00 2001
From: JMCC <JMCC@localhost>
Date: Sat, 2 Jan 2021 22:42:11 +0100
Subject: [PATCH] enable-rga

Signed-off-by: JMCC <JMCC@localhost>
---
 arch/arm64/boot/dts/rockchip/rk3328.dtsi | 2 +-
 arch/arm64/boot/dts/rockchip/rk3399.dtsi | 7 ++++---
 2 files changed, 5 insertions(+), 4 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3328.dtsi b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
index e2f897baf..ac71ce493 100644
--- a/arch/arm64/boot/dts/rockchip/rk3328.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
@@ -991,7 +991,7 @@
 		clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA>;
 		clock-names = "aclk_rga", "hclk_rga", "clk_rga";
 		dma-coherent;
-		status = "disabled";
+		status = "okay";
 	};
 
 	iep: iep@ff3a0000 {
diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
index 0ddb03f36..0125fc6e2 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
@@ -1447,15 +1447,16 @@
 	};
 
 	rga: rga@ff680000 {
-		compatible = "rockchip,rk3399-rga";
+		compatible = "rockchip,rga2";
+		dev_mode = <1>;
 		reg = <0x0 0xff680000 0x0 0x10000>;
 		interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH 0>;
 		clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA_CORE>;
-		clock-names = "aclk", "hclk", "sclk";
+		clock-names = "aclk_rga", "hclk_rga", "clk_rga";
 		resets = <&cru SRST_RGA_CORE>, <&cru SRST_A_RGA>, <&cru SRST_H_RGA>;
 		reset-names = "core", "axi", "ahb";
 		power-domains = <&power RK3399_PD_RGA>;
-		status = "disabled";
+		status = "okay";
 	};
 
 	efuse0: efuse@ff690000 {
-- 
Created with Armbian build tools https://github.com/armbian/build

