
ornithopter_mk1_fcs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007080  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000057c  08007250  08007250  00008250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077cc  080077cc  0000922c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080077cc  080077cc  000087cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077d4  080077d4  0000922c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077d4  080077d4  000087d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080077d8  080077d8  000087d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000022c  20000000  080077dc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  2000022c  08007a08  0000922c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000444  08007a08  00009444  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000922c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bdcb  00000000  00000000  0000925c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e35  00000000  00000000  00015027  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad8  00000000  00000000  00016e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000868  00000000  00000000  00017938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022af6  00000000  00000000  000181a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dfb8  00000000  00000000  0003ac96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cceaf  00000000  00000000  00048c4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00115afd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d68  00000000  00000000  00115b40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  001198a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000022c 	.word	0x2000022c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007238 	.word	0x08007238

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000230 	.word	0x20000230
 800020c:	08007238 	.word	0x08007238

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c1c:	f000 b988 	b.w	8000f30 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	468e      	mov	lr, r1
 8000c40:	4604      	mov	r4, r0
 8000c42:	4688      	mov	r8, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14a      	bne.n	8000cde <__udivmoddi4+0xa6>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4617      	mov	r7, r2
 8000c4c:	d962      	bls.n	8000d14 <__udivmoddi4+0xdc>
 8000c4e:	fab2 f682 	clz	r6, r2
 8000c52:	b14e      	cbz	r6, 8000c68 <__udivmoddi4+0x30>
 8000c54:	f1c6 0320 	rsb	r3, r6, #32
 8000c58:	fa01 f806 	lsl.w	r8, r1, r6
 8000c5c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c60:	40b7      	lsls	r7, r6
 8000c62:	ea43 0808 	orr.w	r8, r3, r8
 8000c66:	40b4      	lsls	r4, r6
 8000c68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c6c:	fa1f fc87 	uxth.w	ip, r7
 8000c70:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c74:	0c23      	lsrs	r3, r4, #16
 8000c76:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c7a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c7e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0x62>
 8000c86:	18fb      	adds	r3, r7, r3
 8000c88:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c8c:	f080 80ea 	bcs.w	8000e64 <__udivmoddi4+0x22c>
 8000c90:	429a      	cmp	r2, r3
 8000c92:	f240 80e7 	bls.w	8000e64 <__udivmoddi4+0x22c>
 8000c96:	3902      	subs	r1, #2
 8000c98:	443b      	add	r3, r7
 8000c9a:	1a9a      	subs	r2, r3, r2
 8000c9c:	b2a3      	uxth	r3, r4
 8000c9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ca2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ca6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000caa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cae:	459c      	cmp	ip, r3
 8000cb0:	d909      	bls.n	8000cc6 <__udivmoddi4+0x8e>
 8000cb2:	18fb      	adds	r3, r7, r3
 8000cb4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000cb8:	f080 80d6 	bcs.w	8000e68 <__udivmoddi4+0x230>
 8000cbc:	459c      	cmp	ip, r3
 8000cbe:	f240 80d3 	bls.w	8000e68 <__udivmoddi4+0x230>
 8000cc2:	443b      	add	r3, r7
 8000cc4:	3802      	subs	r0, #2
 8000cc6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cca:	eba3 030c 	sub.w	r3, r3, ip
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b11d      	cbz	r5, 8000cda <__udivmoddi4+0xa2>
 8000cd2:	40f3      	lsrs	r3, r6
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d905      	bls.n	8000cee <__udivmoddi4+0xb6>
 8000ce2:	b10d      	cbz	r5, 8000ce8 <__udivmoddi4+0xb0>
 8000ce4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce8:	2100      	movs	r1, #0
 8000cea:	4608      	mov	r0, r1
 8000cec:	e7f5      	b.n	8000cda <__udivmoddi4+0xa2>
 8000cee:	fab3 f183 	clz	r1, r3
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	d146      	bne.n	8000d84 <__udivmoddi4+0x14c>
 8000cf6:	4573      	cmp	r3, lr
 8000cf8:	d302      	bcc.n	8000d00 <__udivmoddi4+0xc8>
 8000cfa:	4282      	cmp	r2, r0
 8000cfc:	f200 8105 	bhi.w	8000f0a <__udivmoddi4+0x2d2>
 8000d00:	1a84      	subs	r4, r0, r2
 8000d02:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d06:	2001      	movs	r0, #1
 8000d08:	4690      	mov	r8, r2
 8000d0a:	2d00      	cmp	r5, #0
 8000d0c:	d0e5      	beq.n	8000cda <__udivmoddi4+0xa2>
 8000d0e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d12:	e7e2      	b.n	8000cda <__udivmoddi4+0xa2>
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	f000 8090 	beq.w	8000e3a <__udivmoddi4+0x202>
 8000d1a:	fab2 f682 	clz	r6, r2
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	f040 80a4 	bne.w	8000e6c <__udivmoddi4+0x234>
 8000d24:	1a8a      	subs	r2, r1, r2
 8000d26:	0c03      	lsrs	r3, r0, #16
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	b280      	uxth	r0, r0
 8000d2e:	b2bc      	uxth	r4, r7
 8000d30:	2101      	movs	r1, #1
 8000d32:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d36:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d907      	bls.n	8000d56 <__udivmoddi4+0x11e>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x11c>
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	f200 80e0 	bhi.w	8000f14 <__udivmoddi4+0x2dc>
 8000d54:	46c4      	mov	ip, r8
 8000d56:	1a9b      	subs	r3, r3, r2
 8000d58:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d5c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d60:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d64:	fb02 f404 	mul.w	r4, r2, r4
 8000d68:	429c      	cmp	r4, r3
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x144>
 8000d6c:	18fb      	adds	r3, r7, r3
 8000d6e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x142>
 8000d74:	429c      	cmp	r4, r3
 8000d76:	f200 80ca 	bhi.w	8000f0e <__udivmoddi4+0x2d6>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	1b1b      	subs	r3, r3, r4
 8000d7e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d82:	e7a5      	b.n	8000cd0 <__udivmoddi4+0x98>
 8000d84:	f1c1 0620 	rsb	r6, r1, #32
 8000d88:	408b      	lsls	r3, r1
 8000d8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d8e:	431f      	orrs	r7, r3
 8000d90:	fa0e f401 	lsl.w	r4, lr, r1
 8000d94:	fa20 f306 	lsr.w	r3, r0, r6
 8000d98:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d9c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000da0:	4323      	orrs	r3, r4
 8000da2:	fa00 f801 	lsl.w	r8, r0, r1
 8000da6:	fa1f fc87 	uxth.w	ip, r7
 8000daa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dae:	0c1c      	lsrs	r4, r3, #16
 8000db0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000db4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000db8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	fa02 f201 	lsl.w	r2, r2, r1
 8000dc2:	d909      	bls.n	8000dd8 <__udivmoddi4+0x1a0>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dca:	f080 809c 	bcs.w	8000f06 <__udivmoddi4+0x2ce>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f240 8099 	bls.w	8000f06 <__udivmoddi4+0x2ce>
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	443c      	add	r4, r7
 8000dd8:	eba4 040e 	sub.w	r4, r4, lr
 8000ddc:	fa1f fe83 	uxth.w	lr, r3
 8000de0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de4:	fb09 4413 	mls	r4, r9, r3, r4
 8000de8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dec:	fb03 fc0c 	mul.w	ip, r3, ip
 8000df0:	45a4      	cmp	ip, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1ce>
 8000df4:	193c      	adds	r4, r7, r4
 8000df6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dfa:	f080 8082 	bcs.w	8000f02 <__udivmoddi4+0x2ca>
 8000dfe:	45a4      	cmp	ip, r4
 8000e00:	d97f      	bls.n	8000f02 <__udivmoddi4+0x2ca>
 8000e02:	3b02      	subs	r3, #2
 8000e04:	443c      	add	r4, r7
 8000e06:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e0a:	eba4 040c 	sub.w	r4, r4, ip
 8000e0e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e12:	4564      	cmp	r4, ip
 8000e14:	4673      	mov	r3, lr
 8000e16:	46e1      	mov	r9, ip
 8000e18:	d362      	bcc.n	8000ee0 <__udivmoddi4+0x2a8>
 8000e1a:	d05f      	beq.n	8000edc <__udivmoddi4+0x2a4>
 8000e1c:	b15d      	cbz	r5, 8000e36 <__udivmoddi4+0x1fe>
 8000e1e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e22:	eb64 0409 	sbc.w	r4, r4, r9
 8000e26:	fa04 f606 	lsl.w	r6, r4, r6
 8000e2a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e2e:	431e      	orrs	r6, r3
 8000e30:	40cc      	lsrs	r4, r1
 8000e32:	e9c5 6400 	strd	r6, r4, [r5]
 8000e36:	2100      	movs	r1, #0
 8000e38:	e74f      	b.n	8000cda <__udivmoddi4+0xa2>
 8000e3a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e3e:	0c01      	lsrs	r1, r0, #16
 8000e40:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e44:	b280      	uxth	r0, r0
 8000e46:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e4a:	463b      	mov	r3, r7
 8000e4c:	4638      	mov	r0, r7
 8000e4e:	463c      	mov	r4, r7
 8000e50:	46b8      	mov	r8, r7
 8000e52:	46be      	mov	lr, r7
 8000e54:	2620      	movs	r6, #32
 8000e56:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e5a:	eba2 0208 	sub.w	r2, r2, r8
 8000e5e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e62:	e766      	b.n	8000d32 <__udivmoddi4+0xfa>
 8000e64:	4601      	mov	r1, r0
 8000e66:	e718      	b.n	8000c9a <__udivmoddi4+0x62>
 8000e68:	4610      	mov	r0, r2
 8000e6a:	e72c      	b.n	8000cc6 <__udivmoddi4+0x8e>
 8000e6c:	f1c6 0220 	rsb	r2, r6, #32
 8000e70:	fa2e f302 	lsr.w	r3, lr, r2
 8000e74:	40b7      	lsls	r7, r6
 8000e76:	40b1      	lsls	r1, r6
 8000e78:	fa20 f202 	lsr.w	r2, r0, r2
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	430a      	orrs	r2, r1
 8000e82:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e86:	b2bc      	uxth	r4, r7
 8000e88:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e8c:	0c11      	lsrs	r1, r2, #16
 8000e8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e92:	fb08 f904 	mul.w	r9, r8, r4
 8000e96:	40b0      	lsls	r0, r6
 8000e98:	4589      	cmp	r9, r1
 8000e9a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e9e:	b280      	uxth	r0, r0
 8000ea0:	d93e      	bls.n	8000f20 <__udivmoddi4+0x2e8>
 8000ea2:	1879      	adds	r1, r7, r1
 8000ea4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ea8:	d201      	bcs.n	8000eae <__udivmoddi4+0x276>
 8000eaa:	4589      	cmp	r9, r1
 8000eac:	d81f      	bhi.n	8000eee <__udivmoddi4+0x2b6>
 8000eae:	eba1 0109 	sub.w	r1, r1, r9
 8000eb2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eb6:	fb09 f804 	mul.w	r8, r9, r4
 8000eba:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ebe:	b292      	uxth	r2, r2
 8000ec0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ec4:	4542      	cmp	r2, r8
 8000ec6:	d229      	bcs.n	8000f1c <__udivmoddi4+0x2e4>
 8000ec8:	18ba      	adds	r2, r7, r2
 8000eca:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ece:	d2c4      	bcs.n	8000e5a <__udivmoddi4+0x222>
 8000ed0:	4542      	cmp	r2, r8
 8000ed2:	d2c2      	bcs.n	8000e5a <__udivmoddi4+0x222>
 8000ed4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ed8:	443a      	add	r2, r7
 8000eda:	e7be      	b.n	8000e5a <__udivmoddi4+0x222>
 8000edc:	45f0      	cmp	r8, lr
 8000ede:	d29d      	bcs.n	8000e1c <__udivmoddi4+0x1e4>
 8000ee0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ee4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ee8:	3801      	subs	r0, #1
 8000eea:	46e1      	mov	r9, ip
 8000eec:	e796      	b.n	8000e1c <__udivmoddi4+0x1e4>
 8000eee:	eba7 0909 	sub.w	r9, r7, r9
 8000ef2:	4449      	add	r1, r9
 8000ef4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ef8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efc:	fb09 f804 	mul.w	r8, r9, r4
 8000f00:	e7db      	b.n	8000eba <__udivmoddi4+0x282>
 8000f02:	4673      	mov	r3, lr
 8000f04:	e77f      	b.n	8000e06 <__udivmoddi4+0x1ce>
 8000f06:	4650      	mov	r0, sl
 8000f08:	e766      	b.n	8000dd8 <__udivmoddi4+0x1a0>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e6fd      	b.n	8000d0a <__udivmoddi4+0xd2>
 8000f0e:	443b      	add	r3, r7
 8000f10:	3a02      	subs	r2, #2
 8000f12:	e733      	b.n	8000d7c <__udivmoddi4+0x144>
 8000f14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f18:	443b      	add	r3, r7
 8000f1a:	e71c      	b.n	8000d56 <__udivmoddi4+0x11e>
 8000f1c:	4649      	mov	r1, r9
 8000f1e:	e79c      	b.n	8000e5a <__udivmoddi4+0x222>
 8000f20:	eba1 0109 	sub.w	r1, r1, r9
 8000f24:	46c4      	mov	ip, r8
 8000f26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2a:	fb09 f804 	mul.w	r8, r9, r4
 8000f2e:	e7c4      	b.n	8000eba <__udivmoddi4+0x282>

08000f30 <__aeabi_idiv0>:
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop

08000f34 <get_crc>:
const char* status_flag_labels[] = {
    "p_err", "crc_err", "cmd_time_l", "m_fault_l", "no_pow_l", "uart_err", "N/A", "N/A", "N/A", "rst", "cmd_time", "m_faulting", "no_pow", "err_active", "m_out_en", "m_driving"
};

/* I2C helpers */
uint8_t get_crc(uint8_t* message, uint8_t length) {
 8000f34:	b480      	push	{r7}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0;
 8000f40:	2300      	movs	r3, #0
 8000f42:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < length; i++) {
 8000f44:	2300      	movs	r3, #0
 8000f46:	73bb      	strb	r3, [r7, #14]
 8000f48:	e01f      	b.n	8000f8a <get_crc+0x56>
		crc ^= message[i];
 8000f4a:	7bbb      	ldrb	r3, [r7, #14]
 8000f4c:	687a      	ldr	r2, [r7, #4]
 8000f4e:	4413      	add	r3, r2
 8000f50:	781a      	ldrb	r2, [r3, #0]
 8000f52:	7bfb      	ldrb	r3, [r7, #15]
 8000f54:	4053      	eors	r3, r2
 8000f56:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 8000f58:	2300      	movs	r3, #0
 8000f5a:	737b      	strb	r3, [r7, #13]
 8000f5c:	e00f      	b.n	8000f7e <get_crc+0x4a>
			if (crc & 1) crc ^= 0x91;
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	f003 0301 	and.w	r3, r3, #1
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d004      	beq.n	8000f72 <get_crc+0x3e>
 8000f68:	7bfb      	ldrb	r3, [r7, #15]
 8000f6a:	f083 036e 	eor.w	r3, r3, #110	@ 0x6e
 8000f6e:	43db      	mvns	r3, r3
 8000f70:	73fb      	strb	r3, [r7, #15]
			crc >>= 1;
 8000f72:	7bfb      	ldrb	r3, [r7, #15]
 8000f74:	085b      	lsrs	r3, r3, #1
 8000f76:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 8000f78:	7b7b      	ldrb	r3, [r7, #13]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	737b      	strb	r3, [r7, #13]
 8000f7e:	7b7b      	ldrb	r3, [r7, #13]
 8000f80:	2b07      	cmp	r3, #7
 8000f82:	d9ec      	bls.n	8000f5e <get_crc+0x2a>
	for (uint8_t i = 0; i < length; i++) {
 8000f84:	7bbb      	ldrb	r3, [r7, #14]
 8000f86:	3301      	adds	r3, #1
 8000f88:	73bb      	strb	r3, [r7, #14]
 8000f8a:	7bba      	ldrb	r2, [r7, #14]
 8000f8c:	78fb      	ldrb	r3, [r7, #3]
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d3db      	bcc.n	8000f4a <get_crc+0x16>
		}
	}
	return crc;
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3714      	adds	r7, #20
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <i2c_master_tx>:

HAL_StatusTypeDef i2c_master_tx(EncoderMotor* m, uint8_t* buf, uint16_t size) {
 8000fa0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000fa4:	b08b      	sub	sp, #44	@ 0x2c
 8000fa6:	af02      	add	r7, sp, #8
 8000fa8:	60f8      	str	r0, [r7, #12]
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	4613      	mov	r3, r2
 8000fae:	80fb      	strh	r3, [r7, #6]
 8000fb0:	466b      	mov	r3, sp
 8000fb2:	461e      	mov	r6, r3
	uint8_t to_tx[size+1];
 8000fb4:	88fb      	ldrh	r3, [r7, #6]
 8000fb6:	1c59      	adds	r1, r3, #1
 8000fb8:	1e4b      	subs	r3, r1, #1
 8000fba:	61fb      	str	r3, [r7, #28]
 8000fbc:	460a      	mov	r2, r1
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	4690      	mov	r8, r2
 8000fc2:	4699      	mov	r9, r3
 8000fc4:	f04f 0200 	mov.w	r2, #0
 8000fc8:	f04f 0300 	mov.w	r3, #0
 8000fcc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000fd0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000fd4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000fd8:	460a      	mov	r2, r1
 8000fda:	2300      	movs	r3, #0
 8000fdc:	4614      	mov	r4, r2
 8000fde:	461d      	mov	r5, r3
 8000fe0:	f04f 0200 	mov.w	r2, #0
 8000fe4:	f04f 0300 	mov.w	r3, #0
 8000fe8:	00eb      	lsls	r3, r5, #3
 8000fea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000fee:	00e2      	lsls	r2, r4, #3
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	3307      	adds	r3, #7
 8000ff4:	08db      	lsrs	r3, r3, #3
 8000ff6:	00db      	lsls	r3, r3, #3
 8000ff8:	ebad 0d03 	sub.w	sp, sp, r3
 8000ffc:	ab02      	add	r3, sp, #8
 8000ffe:	3300      	adds	r3, #0
 8001000:	61bb      	str	r3, [r7, #24]
	memcpy(to_tx, buf, size);
 8001002:	88fb      	ldrh	r3, [r7, #6]
 8001004:	461a      	mov	r2, r3
 8001006:	68b9      	ldr	r1, [r7, #8]
 8001008:	69b8      	ldr	r0, [r7, #24]
 800100a:	f004 fb00 	bl	800560e <memcpy>
	to_tx[size] = get_crc(buf, size);
 800100e:	88fb      	ldrh	r3, [r7, #6]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	88fc      	ldrh	r4, [r7, #6]
 8001014:	4619      	mov	r1, r3
 8001016:	68b8      	ldr	r0, [r7, #8]
 8001018:	f7ff ff8c 	bl	8000f34 <get_crc>
 800101c:	4603      	mov	r3, r0
 800101e:	461a      	mov	r2, r3
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	551a      	strb	r2, [r3, r4]
	HAL_StatusTypeDef hstat = HAL_I2C_Master_Transmit(m->cfg.hi2c, m->cfg.i2c_addr, to_tx, size+1, HAL_MAX_DELAY);
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	6818      	ldr	r0, [r3, #0]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	8899      	ldrh	r1, [r3, #4]
 800102c:	88fb      	ldrh	r3, [r7, #6]
 800102e:	3301      	adds	r3, #1
 8001030:	b29b      	uxth	r3, r3
 8001032:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001036:	9200      	str	r2, [sp, #0]
 8001038:	69ba      	ldr	r2, [r7, #24]
 800103a:	f001 fa27 	bl	800248c <HAL_I2C_Master_Transmit>
 800103e:	4603      	mov	r3, r0
 8001040:	75fb      	strb	r3, [r7, #23]
		LOG(LL_DEBUG, "MCU => 0x%02X -- [ ", m->cfg.i2c_addr);
		for (size_t i = 0; i < size+1; i++)
			printf("0x%02X ", to_tx[i]);
		printf("]\r\n");
	}
	return hstat;
 8001042:	7dfb      	ldrb	r3, [r7, #23]
 8001044:	46b5      	mov	sp, r6
}
 8001046:	4618      	mov	r0, r3
 8001048:	3724      	adds	r7, #36	@ 0x24
 800104a:	46bd      	mov	sp, r7
 800104c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001050 <i2c_master_rx>:

HAL_StatusTypeDef i2c_master_rx(EncoderMotor* m, uint8_t* buf, uint16_t size) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af02      	add	r7, sp, #8
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	4613      	mov	r3, r2
 800105c:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef hstat = HAL_I2C_Master_Receive(m->cfg.hi2c, m->cfg.i2c_addr, buf, size, HAL_MAX_DELAY);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	6818      	ldr	r0, [r3, #0]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	8899      	ldrh	r1, [r3, #4]
 8001066:	88fb      	ldrh	r3, [r7, #6]
 8001068:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800106c:	9200      	str	r2, [sp, #0]
 800106e:	68ba      	ldr	r2, [r7, #8]
 8001070:	f001 fb0a 	bl	8002688 <HAL_I2C_Master_Receive>
 8001074:	4603      	mov	r3, r0
 8001076:	75fb      	strb	r3, [r7, #23]
	uint8_t calcrc = get_crc(buf, size-1);
 8001078:	88fb      	ldrh	r3, [r7, #6]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	3b01      	subs	r3, #1
 800107e:	b2db      	uxtb	r3, r3
 8001080:	4619      	mov	r1, r3
 8001082:	68b8      	ldr	r0, [r7, #8]
 8001084:	f7ff ff56 	bl	8000f34 <get_crc>
 8001088:	4603      	mov	r3, r0
 800108a:	75bb      	strb	r3, [r7, #22]
		LOG(LL_DEBUG, "0x%02X => MCU -- [ ", m->cfg.i2c_addr);
		for (size_t i = 0; i < size; i++)
			printf("0x%02X ", buf[i]);
		printf("] -- CALCRC=0x%02X\r\n", calcrc);
	}
	return hstat;
 800108c:	7dfb      	ldrb	r3, [r7, #23]
}
 800108e:	4618      	mov	r0, r3
 8001090:	3718      	adds	r7, #24
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <EM_Init>:

/* API */
void EM_Init(EncoderMotor* m) {
 8001096:	b580      	push	{r7, lr}
 8001098:	b082      	sub	sp, #8
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]
	m->initialized = 1;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2201      	movs	r2, #1
 80010a2:	721a      	strb	r2, [r3, #8]
	EM_Reset(m);
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f000 f8ab 	bl	8001200 <EM_Reset>
	EM_Reinitialize(m);
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f000 f8c6 	bl	800123c <EM_Reinitialize>
	EM_Log_Firmware_Version(m);
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f000 f807 	bl	80010c4 <EM_Log_Firmware_Version>
	EM_Clear_Reset(m);
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f000 f8dc 	bl	8001274 <EM_Clear_Reset>
}
 80010bc:	bf00      	nop
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <EM_Log_Firmware_Version>:

void EM_Log_Firmware_Version(EncoderMotor* m) {
 80010c4:	b5b0      	push	{r4, r5, r7, lr}
 80010c6:	b08a      	sub	sp, #40	@ 0x28
 80010c8:	af04      	add	r7, sp, #16
 80010ca:	6078      	str	r0, [r7, #4]
	uint8_t cmd[1] = { EM_CMD_GET_FIRMARE_VERSION };
 80010cc:	2387      	movs	r3, #135	@ 0x87
 80010ce:	753b      	strb	r3, [r7, #20]
	HAL_StatusTypeDef tx_hstat = i2c_master_tx(m, cmd, 1);
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	2201      	movs	r2, #1
 80010d6:	4619      	mov	r1, r3
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ff61 	bl	8000fa0 <i2c_master_tx>
 80010de:	4603      	mov	r3, r0
 80010e0:	75fb      	strb	r3, [r7, #23]
	uint8_t buf[5];
	HAL_StatusTypeDef rx_hstat = i2c_master_rx(m, buf, 5);
 80010e2:	f107 030c 	add.w	r3, r7, #12
 80010e6:	2205      	movs	r2, #5
 80010e8:	4619      	mov	r1, r3
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff ffb0 	bl	8001050 <i2c_master_rx>
 80010f0:	4603      	mov	r3, r0
 80010f2:	75bb      	strb	r3, [r7, #22]
	LOGLN(LL_INFO, "EM1 Driver -- 0x%04X v%u.%u CRC=0x%02X -- tx_hstat=0x%02X -- rx_hstat=0x%02X", (buf[1] << 8) | buf[0], HEX_TO_BCD(buf[3]), HEX_TO_BCD(buf[2]), buf[4], tx_hstat, rx_hstat);
 80010f4:	7b7b      	ldrb	r3, [r7, #13]
 80010f6:	021b      	lsls	r3, r3, #8
 80010f8:	7b3a      	ldrb	r2, [r7, #12]
 80010fa:	ea43 0402 	orr.w	r4, r3, r2
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
 8001100:	4618      	mov	r0, r3
 8001102:	f000 fd05 	bl	8001b10 <HEX_TO_BCD>
 8001106:	4603      	mov	r3, r0
 8001108:	461d      	mov	r5, r3
 800110a:	7bbb      	ldrb	r3, [r7, #14]
 800110c:	4618      	mov	r0, r3
 800110e:	f000 fcff 	bl	8001b10 <HEX_TO_BCD>
 8001112:	4603      	mov	r3, r0
 8001114:	4619      	mov	r1, r3
 8001116:	7c3b      	ldrb	r3, [r7, #16]
 8001118:	4618      	mov	r0, r3
 800111a:	7dfb      	ldrb	r3, [r7, #23]
 800111c:	7dba      	ldrb	r2, [r7, #22]
 800111e:	9203      	str	r2, [sp, #12]
 8001120:	9302      	str	r3, [sp, #8]
 8001122:	9001      	str	r0, [sp, #4]
 8001124:	9100      	str	r1, [sp, #0]
 8001126:	462b      	mov	r3, r5
 8001128:	4622      	mov	r2, r4
 800112a:	4904      	ldr	r1, [pc, #16]	@ (800113c <EM_Log_Firmware_Version+0x78>)
 800112c:	2002      	movs	r0, #2
 800112e:	f000 fcb1 	bl	8001a94 <LOGLN>
}
 8001132:	bf00      	nop
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bdb0      	pop	{r4, r5, r7, pc}
 800113a:	bf00      	nop
 800113c:	080072dc 	.word	0x080072dc

08001140 <EM_Log_Status_Flags>:

void EM_Log_Status_Flags(EncoderMotor* m) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
	uint8_t cmd[4] = { EM_CMD_GET_VARIABLES, 0, EM_VAR_STATUS_FLAGS, 2 };
 8001148:	4b27      	ldr	r3, [pc, #156]	@ (80011e8 <EM_Log_Status_Flags+0xa8>)
 800114a:	60fb      	str	r3, [r7, #12]
	HAL_StatusTypeDef tx_hstat = i2c_master_tx(m, cmd, 4);
 800114c:	f107 030c 	add.w	r3, r7, #12
 8001150:	2204      	movs	r2, #4
 8001152:	4619      	mov	r1, r3
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f7ff ff23 	bl	8000fa0 <i2c_master_tx>
 800115a:	4603      	mov	r3, r0
 800115c:	74fb      	strb	r3, [r7, #19]
	uint8_t buf[3];
	HAL_StatusTypeDef rx_hstat = i2c_master_rx(m, buf, 3);
 800115e:	f107 0308 	add.w	r3, r7, #8
 8001162:	2203      	movs	r2, #3
 8001164:	4619      	mov	r1, r3
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f7ff ff72 	bl	8001050 <i2c_master_rx>
 800116c:	4603      	mov	r3, r0
 800116e:	74bb      	strb	r3, [r7, #18]
	uint16_t flag_word = ((uint16_t)buf[1] << 8) | buf[0];
 8001170:	7a7b      	ldrb	r3, [r7, #9]
 8001172:	b21b      	sxth	r3, r3
 8001174:	021b      	lsls	r3, r3, #8
 8001176:	b21a      	sxth	r2, r3
 8001178:	7a3b      	ldrb	r3, [r7, #8]
 800117a:	b21b      	sxth	r3, r3
 800117c:	4313      	orrs	r3, r2
 800117e:	b21b      	sxth	r3, r3
 8001180:	823b      	strh	r3, [r7, #16]

	if (LOG_LEVEL >= LL_INFO) {
		LOG(LL_INFO, "Status Flags -- ");
 8001182:	491a      	ldr	r1, [pc, #104]	@ (80011ec <EM_Log_Status_Flags+0xac>)
 8001184:	2002      	movs	r0, #2
 8001186:	f000 fc4b 	bl	8001a20 <LOG>
		for (size_t i = 0; i < 16; i++) {
 800118a:	2300      	movs	r3, #0
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	e01d      	b.n	80011cc <EM_Log_Status_Flags+0x8c>
			if (strcmp(status_flag_labels[i], "N/A") == 0)
 8001190:	4a17      	ldr	r2, [pc, #92]	@ (80011f0 <EM_Log_Status_Flags+0xb0>)
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001198:	4916      	ldr	r1, [pc, #88]	@ (80011f4 <EM_Log_Status_Flags+0xb4>)
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff f838 	bl	8000210 <strcmp>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d00e      	beq.n	80011c4 <EM_Log_Status_Flags+0x84>
				continue;
			printf("%s=%u ", status_flag_labels[i], (flag_word >> i) & 1);
 80011a6:	4a12      	ldr	r2, [pc, #72]	@ (80011f0 <EM_Log_Status_Flags+0xb0>)
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80011ae:	8a3a      	ldrh	r2, [r7, #16]
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	fa42 f303 	asr.w	r3, r2, r3
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	461a      	mov	r2, r3
 80011bc:	480e      	ldr	r0, [pc, #56]	@ (80011f8 <EM_Log_Status_Flags+0xb8>)
 80011be:	f004 f855 	bl	800526c <iprintf>
 80011c2:	e000      	b.n	80011c6 <EM_Log_Status_Flags+0x86>
				continue;
 80011c4:	bf00      	nop
		for (size_t i = 0; i < 16; i++) {
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	3301      	adds	r3, #1
 80011ca:	617b      	str	r3, [r7, #20]
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	2b0f      	cmp	r3, #15
 80011d0:	d9de      	bls.n	8001190 <EM_Log_Status_Flags+0x50>
		}
		printf("-- tx_hstat=0x%02X -- rx_hstat=0x%02X\r\n", tx_hstat, rx_hstat);
 80011d2:	7cfb      	ldrb	r3, [r7, #19]
 80011d4:	7cba      	ldrb	r2, [r7, #18]
 80011d6:	4619      	mov	r1, r3
 80011d8:	4808      	ldr	r0, [pc, #32]	@ (80011fc <EM_Log_Status_Flags+0xbc>)
 80011da:	f004 f847 	bl	800526c <iprintf>
	}
}
 80011de:	bf00      	nop
 80011e0:	3718      	adds	r7, #24
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	0201009a 	.word	0x0201009a
 80011ec:	0800732c 	.word	0x0800732c
 80011f0:	20000000 	.word	0x20000000
 80011f4:	08007290 	.word	0x08007290
 80011f8:	08007340 	.word	0x08007340
 80011fc:	08007348 	.word	0x08007348

08001200 <EM_Reset>:

void EM_Reset(EncoderMotor* m) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
	uint8_t cmd[1] = { EM_CMD_RESET };
 8001208:	2399      	movs	r3, #153	@ 0x99
 800120a:	733b      	strb	r3, [r7, #12]
	HAL_StatusTypeDef hstat = i2c_master_tx(m, cmd, 1);
 800120c:	f107 030c 	add.w	r3, r7, #12
 8001210:	2201      	movs	r2, #1
 8001212:	4619      	mov	r1, r3
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7ff fec3 	bl	8000fa0 <i2c_master_tx>
 800121a:	4603      	mov	r3, r0
 800121c:	73fb      	strb	r3, [r7, #15]
	LOGLN(LL_INFO, "Reset -- hstat=0x%02X", hstat);
 800121e:	7bfb      	ldrb	r3, [r7, #15]
 8001220:	461a      	mov	r2, r3
 8001222:	4905      	ldr	r1, [pc, #20]	@ (8001238 <EM_Reset+0x38>)
 8001224:	2002      	movs	r0, #2
 8001226:	f000 fc35 	bl	8001a94 <LOGLN>
	HAL_Delay(10);
 800122a:	200a      	movs	r0, #10
 800122c:	f000 fd32 	bl	8001c94 <HAL_Delay>
}
 8001230:	bf00      	nop
 8001232:	3710      	adds	r7, #16
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	08007370 	.word	0x08007370

0800123c <EM_Reinitialize>:

void EM_Reinitialize(EncoderMotor* m) {
 800123c:	b580      	push	{r7, lr}
 800123e:	b084      	sub	sp, #16
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
	uint8_t cmd[1] = { EM_CMD_REINITIALIZE };
 8001244:	2396      	movs	r3, #150	@ 0x96
 8001246:	733b      	strb	r3, [r7, #12]
	HAL_StatusTypeDef hstat = i2c_master_tx(m, cmd, 1);
 8001248:	f107 030c 	add.w	r3, r7, #12
 800124c:	2201      	movs	r2, #1
 800124e:	4619      	mov	r1, r3
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7ff fea5 	bl	8000fa0 <i2c_master_tx>
 8001256:	4603      	mov	r3, r0
 8001258:	73fb      	strb	r3, [r7, #15]
	LOGLN(LL_INFO, "Reinitialize -- hstat=0x%02X", hstat);
 800125a:	7bfb      	ldrb	r3, [r7, #15]
 800125c:	461a      	mov	r2, r3
 800125e:	4904      	ldr	r1, [pc, #16]	@ (8001270 <EM_Reinitialize+0x34>)
 8001260:	2002      	movs	r0, #2
 8001262:	f000 fc17 	bl	8001a94 <LOGLN>
}
 8001266:	bf00      	nop
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	08007388 	.word	0x08007388

08001274 <EM_Clear_Reset>:

void EM_Clear_Reset(EncoderMotor* m) {
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	uint8_t cmd[3] = { EM_CMD_CLEAR_FLAGS, 0x00, 0x04 };
 800127c:	4a0d      	ldr	r2, [pc, #52]	@ (80012b4 <EM_Clear_Reset+0x40>)
 800127e:	f107 030c 	add.w	r3, r7, #12
 8001282:	6812      	ldr	r2, [r2, #0]
 8001284:	4611      	mov	r1, r2
 8001286:	8019      	strh	r1, [r3, #0]
 8001288:	3302      	adds	r3, #2
 800128a:	0c12      	lsrs	r2, r2, #16
 800128c:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef hstat = i2c_master_tx(m, cmd, 3);
 800128e:	f107 030c 	add.w	r3, r7, #12
 8001292:	2203      	movs	r2, #3
 8001294:	4619      	mov	r1, r3
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff fe82 	bl	8000fa0 <i2c_master_tx>
 800129c:	4603      	mov	r3, r0
 800129e:	73fb      	strb	r3, [r7, #15]
	LOGLN(LL_INFO, "Clear Rst -- hstat=0x%02X", hstat);
 80012a0:	7bfb      	ldrb	r3, [r7, #15]
 80012a2:	461a      	mov	r2, r3
 80012a4:	4904      	ldr	r1, [pc, #16]	@ (80012b8 <EM_Clear_Reset+0x44>)
 80012a6:	2002      	movs	r0, #2
 80012a8:	f000 fbf4 	bl	8001a94 <LOGLN>
}
 80012ac:	bf00      	nop
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	080073c4 	.word	0x080073c4
 80012b8:	080073a8 	.word	0x080073a8

080012bc <EM_Set_Speed>:

void EM_Set_Speed(EncoderMotor* m, int16_t speed, uint8_t mode) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	460b      	mov	r3, r1
 80012c6:	807b      	strh	r3, [r7, #2]
 80012c8:	4613      	mov	r3, r2
 80012ca:	707b      	strb	r3, [r7, #1]
	uint8_t cmd[4] = { mode, m->cfg.motor_num & 0x7F, speed & 0x7F, (speed >> 7) & 0x7F };
 80012cc:	787b      	ldrb	r3, [r7, #1]
 80012ce:	723b      	strb	r3, [r7, #8]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	799b      	ldrb	r3, [r3, #6]
 80012d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	727b      	strb	r3, [r7, #9]
 80012dc:	887b      	ldrh	r3, [r7, #2]
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	72bb      	strb	r3, [r7, #10]
 80012e8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80012ec:	11db      	asrs	r3, r3, #7
 80012ee:	b21b      	sxth	r3, r3
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef hstat = i2c_master_tx(m, cmd, 4);
 80012fa:	f107 0308 	add.w	r3, r7, #8
 80012fe:	2204      	movs	r2, #4
 8001300:	4619      	mov	r1, r3
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f7ff fe4c 	bl	8000fa0 <i2c_master_tx>
 8001308:	4603      	mov	r3, r0
 800130a:	73fb      	strb	r3, [r7, #15]
	LOGLN(LL_INFO, "Set Speed -- hstat=0x%02X", hstat);
 800130c:	7bfb      	ldrb	r3, [r7, #15]
 800130e:	461a      	mov	r2, r3
 8001310:	4903      	ldr	r1, [pc, #12]	@ (8001320 <EM_Set_Speed+0x64>)
 8001312:	2002      	movs	r0, #2
 8001314:	f000 fbbe 	bl	8001a94 <LOGLN>
}
 8001318:	bf00      	nop
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	080073c8 	.word	0x080073c8

08001324 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Send printf to uart2
int _write(int fd, char* ptr, int len) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;
  if (fd == 1 || fd == 2) {
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d002      	beq.n	800133c <_write+0x18>
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	2b02      	cmp	r3, #2
 800133a:	d111      	bne.n	8001360 <_write+0x3c>
	  hstatus = HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	b29a      	uxth	r2, r3
 8001340:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001344:	68b9      	ldr	r1, [r7, #8]
 8001346:	4809      	ldr	r0, [pc, #36]	@ (800136c <_write+0x48>)
 8001348:	f002 febc 	bl	80040c4 <HAL_UART_Transmit>
 800134c:	4603      	mov	r3, r0
 800134e:	75fb      	strb	r3, [r7, #23]
	  if (hstatus == HAL_OK)
 8001350:	7dfb      	ldrb	r3, [r7, #23]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d101      	bne.n	800135a <_write+0x36>
		  return len;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	e004      	b.n	8001364 <_write+0x40>
	  else
		  return -1;
 800135a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800135e:	e001      	b.n	8001364 <_write+0x40>
  }
  return -1;
 8001360:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001364:	4618      	mov	r0, r3
 8001366:	3718      	adds	r7, #24
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	2000029c 	.word	0x2000029c

08001370 <i2c_probe>:

void i2c_probe(I2C_HandleTypeDef *hi2c) {
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
    for (uint8_t a = 0x08; a <= 0x77; a++) {                 // 7-bit
 8001378:	2308      	movs	r3, #8
 800137a:	73fb      	strb	r3, [r7, #15]
 800137c:	e014      	b.n	80013a8 <i2c_probe+0x38>
        if (HAL_I2C_IsDeviceReady(hi2c, a << 1, 2, 10) == HAL_OK) {
 800137e:	7bfb      	ldrb	r3, [r7, #15]
 8001380:	b29b      	uxth	r3, r3
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	b299      	uxth	r1, r3
 8001386:	230a      	movs	r3, #10
 8001388:	2202      	movs	r2, #2
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f001 fbae 	bl	8002aec <HAL_I2C_IsDeviceReady>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d105      	bne.n	80013a2 <i2c_probe+0x32>
            LOGLN(LL_INFO, "Found I2C device at 0x%02X", a);
 8001396:	7bfb      	ldrb	r3, [r7, #15]
 8001398:	461a      	mov	r2, r3
 800139a:	4907      	ldr	r1, [pc, #28]	@ (80013b8 <i2c_probe+0x48>)
 800139c:	2002      	movs	r0, #2
 800139e:	f000 fb79 	bl	8001a94 <LOGLN>
    for (uint8_t a = 0x08; a <= 0x77; a++) {                 // 7-bit
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
 80013a4:	3301      	adds	r3, #1
 80013a6:	73fb      	strb	r3, [r7, #15]
 80013a8:	7bfb      	ldrb	r3, [r7, #15]
 80013aa:	2b77      	cmp	r3, #119	@ 0x77
 80013ac:	d9e7      	bls.n	800137e <i2c_probe+0xe>
        }
    }
}
 80013ae:	bf00      	nop
 80013b0:	bf00      	nop
 80013b2:	3710      	adds	r7, #16
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	080073e4 	.word	0x080073e4

080013bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013c0:	f000 fbf6 	bl	8001bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013c4:	f000 f81e 	bl	8001404 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013c8:	f000 f8e2 	bl	8001590 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013cc:	f000 f8b6 	bl	800153c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80013d0:	f000 f886 	bl	80014e0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  i2c_probe(&hi2c1);
 80013d4:	4809      	ldr	r0, [pc, #36]	@ (80013fc <main+0x40>)
 80013d6:	f7ff ffcb 	bl	8001370 <i2c_probe>
  EncoderMotors_Init();
 80013da:	f000 f963 	bl	80016a4 <EncoderMotors_Init>

  EM_Set_Speed(&em1, 800, EM_CMD_SET_SPEED_NORMAL);
 80013de:	22d1      	movs	r2, #209	@ 0xd1
 80013e0:	f44f 7148 	mov.w	r1, #800	@ 0x320
 80013e4:	4806      	ldr	r0, [pc, #24]	@ (8001400 <main+0x44>)
 80013e6:	f7ff ff69 	bl	80012bc <EM_Set_Speed>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  EM_Log_Status_Flags(&em1);
 80013ea:	4805      	ldr	r0, [pc, #20]	@ (8001400 <main+0x44>)
 80013ec:	f7ff fea8 	bl	8001140 <EM_Log_Status_Flags>
	  HAL_Delay(500);
 80013f0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013f4:	f000 fc4e 	bl	8001c94 <HAL_Delay>
	  EM_Log_Status_Flags(&em1);
 80013f8:	bf00      	nop
 80013fa:	e7f6      	b.n	80013ea <main+0x2e>
 80013fc:	20000248 	.word	0x20000248
 8001400:	200002e4 	.word	0x200002e4

08001404 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b094      	sub	sp, #80	@ 0x50
 8001408:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140a:	f107 031c 	add.w	r3, r7, #28
 800140e:	2234      	movs	r2, #52	@ 0x34
 8001410:	2100      	movs	r1, #0
 8001412:	4618      	mov	r0, r3
 8001414:	f004 f87c 	bl	8005510 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001418:	f107 0308 	add.w	r3, r7, #8
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
 8001426:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001428:	2300      	movs	r3, #0
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	4b2a      	ldr	r3, [pc, #168]	@ (80014d8 <SystemClock_Config+0xd4>)
 800142e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001430:	4a29      	ldr	r2, [pc, #164]	@ (80014d8 <SystemClock_Config+0xd4>)
 8001432:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001436:	6413      	str	r3, [r2, #64]	@ 0x40
 8001438:	4b27      	ldr	r3, [pc, #156]	@ (80014d8 <SystemClock_Config+0xd4>)
 800143a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001440:	607b      	str	r3, [r7, #4]
 8001442:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001444:	2300      	movs	r3, #0
 8001446:	603b      	str	r3, [r7, #0]
 8001448:	4b24      	ldr	r3, [pc, #144]	@ (80014dc <SystemClock_Config+0xd8>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001450:	4a22      	ldr	r2, [pc, #136]	@ (80014dc <SystemClock_Config+0xd8>)
 8001452:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001456:	6013      	str	r3, [r2, #0]
 8001458:	4b20      	ldr	r3, [pc, #128]	@ (80014dc <SystemClock_Config+0xd8>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001460:	603b      	str	r3, [r7, #0]
 8001462:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001464:	2302      	movs	r3, #2
 8001466:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001468:	2301      	movs	r3, #1
 800146a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800146c:	2310      	movs	r3, #16
 800146e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001470:	2302      	movs	r3, #2
 8001472:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001474:	2300      	movs	r3, #0
 8001476:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001478:	2310      	movs	r3, #16
 800147a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800147c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001480:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001482:	2304      	movs	r3, #4
 8001484:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001486:	2302      	movs	r3, #2
 8001488:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800148a:	2302      	movs	r3, #2
 800148c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800148e:	f107 031c 	add.w	r3, r7, #28
 8001492:	4618      	mov	r0, r3
 8001494:	f002 fb28 	bl	8003ae8 <HAL_RCC_OscConfig>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800149e:	f000 f915 	bl	80016cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a2:	230f      	movs	r3, #15
 80014a4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014a6:	2302      	movs	r3, #2
 80014a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014aa:	2300      	movs	r3, #0
 80014ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014b8:	f107 0308 	add.w	r3, r7, #8
 80014bc:	2102      	movs	r1, #2
 80014be:	4618      	mov	r0, r3
 80014c0:	f001 ffc8 	bl	8003454 <HAL_RCC_ClockConfig>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <SystemClock_Config+0xca>
  {
    Error_Handler();
 80014ca:	f000 f8ff 	bl	80016cc <Error_Handler>
  }
}
 80014ce:	bf00      	nop
 80014d0:	3750      	adds	r7, #80	@ 0x50
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40007000 	.word	0x40007000

080014e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014e4:	4b12      	ldr	r3, [pc, #72]	@ (8001530 <MX_I2C1_Init+0x50>)
 80014e6:	4a13      	ldr	r2, [pc, #76]	@ (8001534 <MX_I2C1_Init+0x54>)
 80014e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014ea:	4b11      	ldr	r3, [pc, #68]	@ (8001530 <MX_I2C1_Init+0x50>)
 80014ec:	4a12      	ldr	r2, [pc, #72]	@ (8001538 <MX_I2C1_Init+0x58>)
 80014ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001530 <MX_I2C1_Init+0x50>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 32;
 80014f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001530 <MX_I2C1_Init+0x50>)
 80014f8:	2220      	movs	r2, #32
 80014fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001530 <MX_I2C1_Init+0x50>)
 80014fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001502:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001504:	4b0a      	ldr	r3, [pc, #40]	@ (8001530 <MX_I2C1_Init+0x50>)
 8001506:	2200      	movs	r2, #0
 8001508:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800150a:	4b09      	ldr	r3, [pc, #36]	@ (8001530 <MX_I2C1_Init+0x50>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001510:	4b07      	ldr	r3, [pc, #28]	@ (8001530 <MX_I2C1_Init+0x50>)
 8001512:	2200      	movs	r2, #0
 8001514:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001516:	4b06      	ldr	r3, [pc, #24]	@ (8001530 <MX_I2C1_Init+0x50>)
 8001518:	2200      	movs	r2, #0
 800151a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800151c:	4804      	ldr	r0, [pc, #16]	@ (8001530 <MX_I2C1_Init+0x50>)
 800151e:	f000 fe71 	bl	8002204 <HAL_I2C_Init>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001528:	f000 f8d0 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800152c:	bf00      	nop
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20000248 	.word	0x20000248
 8001534:	40005400 	.word	0x40005400
 8001538:	000186a0 	.word	0x000186a0

0800153c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001540:	4b11      	ldr	r3, [pc, #68]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001542:	4a12      	ldr	r2, [pc, #72]	@ (800158c <MX_USART2_UART_Init+0x50>)
 8001544:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001546:	4b10      	ldr	r3, [pc, #64]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001548:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800154c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800154e:	4b0e      	ldr	r3, [pc, #56]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001554:	4b0c      	ldr	r3, [pc, #48]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001556:	2200      	movs	r2, #0
 8001558:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800155a:	4b0b      	ldr	r3, [pc, #44]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 800155c:	2200      	movs	r2, #0
 800155e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001560:	4b09      	ldr	r3, [pc, #36]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001562:	220c      	movs	r2, #12
 8001564:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001566:	4b08      	ldr	r3, [pc, #32]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001568:	2200      	movs	r2, #0
 800156a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800156c:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 800156e:	2200      	movs	r2, #0
 8001570:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001572:	4805      	ldr	r0, [pc, #20]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001574:	f002 fd56 	bl	8004024 <HAL_UART_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800157e:	f000 f8a5 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	2000029c 	.word	0x2000029c
 800158c:	40004400 	.word	0x40004400

08001590 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08a      	sub	sp, #40	@ 0x28
 8001594:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001596:	f107 0314 	add.w	r3, r7, #20
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
 80015a2:	60da      	str	r2, [r3, #12]
 80015a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	613b      	str	r3, [r7, #16]
 80015aa:	4b3a      	ldr	r3, [pc, #232]	@ (8001694 <MX_GPIO_Init+0x104>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ae:	4a39      	ldr	r2, [pc, #228]	@ (8001694 <MX_GPIO_Init+0x104>)
 80015b0:	f043 0304 	orr.w	r3, r3, #4
 80015b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b6:	4b37      	ldr	r3, [pc, #220]	@ (8001694 <MX_GPIO_Init+0x104>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	f003 0304 	and.w	r3, r3, #4
 80015be:	613b      	str	r3, [r7, #16]
 80015c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	4b33      	ldr	r3, [pc, #204]	@ (8001694 <MX_GPIO_Init+0x104>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	4a32      	ldr	r2, [pc, #200]	@ (8001694 <MX_GPIO_Init+0x104>)
 80015cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d2:	4b30      	ldr	r3, [pc, #192]	@ (8001694 <MX_GPIO_Init+0x104>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001694 <MX_GPIO_Init+0x104>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	4a2b      	ldr	r2, [pc, #172]	@ (8001694 <MX_GPIO_Init+0x104>)
 80015e8:	f043 0301 	orr.w	r3, r3, #1
 80015ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ee:	4b29      	ldr	r3, [pc, #164]	@ (8001694 <MX_GPIO_Init+0x104>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	60bb      	str	r3, [r7, #8]
 80015f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
 80015fe:	4b25      	ldr	r3, [pc, #148]	@ (8001694 <MX_GPIO_Init+0x104>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001602:	4a24      	ldr	r2, [pc, #144]	@ (8001694 <MX_GPIO_Init+0x104>)
 8001604:	f043 0302 	orr.w	r3, r3, #2
 8001608:	6313      	str	r3, [r2, #48]	@ 0x30
 800160a:	4b22      	ldr	r3, [pc, #136]	@ (8001694 <MX_GPIO_Init+0x104>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	f003 0302 	and.w	r3, r3, #2
 8001612:	607b      	str	r3, [r7, #4]
 8001614:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001616:	2200      	movs	r2, #0
 8001618:	2120      	movs	r1, #32
 800161a:	481f      	ldr	r0, [pc, #124]	@ (8001698 <MX_GPIO_Init+0x108>)
 800161c:	f000 fdd8 	bl	80021d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001620:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001626:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800162a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	4619      	mov	r1, r3
 8001636:	4819      	ldr	r0, [pc, #100]	@ (800169c <MX_GPIO_Init+0x10c>)
 8001638:	f000 fc36 	bl	8001ea8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800163c:	2320      	movs	r3, #32
 800163e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001640:	2301      	movs	r3, #1
 8001642:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	2300      	movs	r3, #0
 8001646:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001648:	2300      	movs	r3, #0
 800164a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800164c:	f107 0314 	add.w	r3, r7, #20
 8001650:	4619      	mov	r1, r3
 8001652:	4811      	ldr	r0, [pc, #68]	@ (8001698 <MX_GPIO_Init+0x108>)
 8001654:	f000 fc28 	bl	8001ea8 <HAL_GPIO_Init>

  /*Configure GPIO pin : M1_ENC_A_Pin */
  GPIO_InitStruct.Pin = M1_ENC_A_Pin;
 8001658:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800165c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800165e:	2300      	movs	r3, #0
 8001660:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M1_ENC_A_GPIO_Port, &GPIO_InitStruct);
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	4619      	mov	r1, r3
 800166c:	480a      	ldr	r0, [pc, #40]	@ (8001698 <MX_GPIO_Init+0x108>)
 800166e:	f000 fc1b 	bl	8001ea8 <HAL_GPIO_Init>

  /*Configure GPIO pin : M1_ENC_B_Pin */
  GPIO_InitStruct.Pin = M1_ENC_B_Pin;
 8001672:	2308      	movs	r3, #8
 8001674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001676:	2300      	movs	r3, #0
 8001678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M1_ENC_B_GPIO_Port, &GPIO_InitStruct);
 800167e:	f107 0314 	add.w	r3, r7, #20
 8001682:	4619      	mov	r1, r3
 8001684:	4806      	ldr	r0, [pc, #24]	@ (80016a0 <MX_GPIO_Init+0x110>)
 8001686:	f000 fc0f 	bl	8001ea8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800168a:	bf00      	nop
 800168c:	3728      	adds	r7, #40	@ 0x28
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40023800 	.word	0x40023800
 8001698:	40020000 	.word	0x40020000
 800169c:	40020800 	.word	0x40020800
 80016a0:	40020400 	.word	0x40020400

080016a4 <EncoderMotors_Init>:

/* USER CODE BEGIN 4 */

static void EncoderMotors_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
	  /* Motor 1 (front left) */
	  em1.cfg.hi2c = &hi2c1;
 80016a8:	4b06      	ldr	r3, [pc, #24]	@ (80016c4 <EncoderMotors_Init+0x20>)
 80016aa:	4a07      	ldr	r2, [pc, #28]	@ (80016c8 <EncoderMotors_Init+0x24>)
 80016ac:	601a      	str	r2, [r3, #0]
	  em1.cfg.i2c_addr = EM1_I2C_ADDR;
 80016ae:	4b05      	ldr	r3, [pc, #20]	@ (80016c4 <EncoderMotors_Init+0x20>)
 80016b0:	221e      	movs	r2, #30
 80016b2:	809a      	strh	r2, [r3, #4]
	  em1.cfg.motor_num = 1;
 80016b4:	4b03      	ldr	r3, [pc, #12]	@ (80016c4 <EncoderMotors_Init+0x20>)
 80016b6:	2201      	movs	r2, #1
 80016b8:	719a      	strb	r2, [r3, #6]
	  EM_Init(&em1);
 80016ba:	4802      	ldr	r0, [pc, #8]	@ (80016c4 <EncoderMotors_Init+0x20>)
 80016bc:	f7ff fceb 	bl	8001096 <EM_Init>
}
 80016c0:	bf00      	nop
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	200002e4 	.word	0x200002e4
 80016c8:	20000248 	.word	0x20000248

080016cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016d0:	b672      	cpsid	i
}
 80016d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016d4:	bf00      	nop
 80016d6:	e7fd      	b.n	80016d4 <Error_Handler+0x8>

080016d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	607b      	str	r3, [r7, #4]
 80016e2:	4b10      	ldr	r3, [pc, #64]	@ (8001724 <HAL_MspInit+0x4c>)
 80016e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001724 <HAL_MspInit+0x4c>)
 80016e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80016ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001724 <HAL_MspInit+0x4c>)
 80016f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	603b      	str	r3, [r7, #0]
 80016fe:	4b09      	ldr	r3, [pc, #36]	@ (8001724 <HAL_MspInit+0x4c>)
 8001700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001702:	4a08      	ldr	r2, [pc, #32]	@ (8001724 <HAL_MspInit+0x4c>)
 8001704:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001708:	6413      	str	r3, [r2, #64]	@ 0x40
 800170a:	4b06      	ldr	r3, [pc, #24]	@ (8001724 <HAL_MspInit+0x4c>)
 800170c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001712:	603b      	str	r3, [r7, #0]
 8001714:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001716:	2007      	movs	r0, #7
 8001718:	f000 fb92 	bl	8001e40 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800171c:	bf00      	nop
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40023800 	.word	0x40023800

08001728 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08a      	sub	sp, #40	@ 0x28
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001730:	f107 0314 	add.w	r3, r7, #20
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a19      	ldr	r2, [pc, #100]	@ (80017ac <HAL_I2C_MspInit+0x84>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d12c      	bne.n	80017a4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	613b      	str	r3, [r7, #16]
 800174e:	4b18      	ldr	r3, [pc, #96]	@ (80017b0 <HAL_I2C_MspInit+0x88>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	4a17      	ldr	r2, [pc, #92]	@ (80017b0 <HAL_I2C_MspInit+0x88>)
 8001754:	f043 0302 	orr.w	r3, r3, #2
 8001758:	6313      	str	r3, [r2, #48]	@ 0x30
 800175a:	4b15      	ldr	r3, [pc, #84]	@ (80017b0 <HAL_I2C_MspInit+0x88>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175e:	f003 0302 	and.w	r3, r3, #2
 8001762:	613b      	str	r3, [r7, #16]
 8001764:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001766:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800176a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800176c:	2312      	movs	r3, #18
 800176e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001774:	2303      	movs	r3, #3
 8001776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001778:	2304      	movs	r3, #4
 800177a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	4619      	mov	r1, r3
 8001782:	480c      	ldr	r0, [pc, #48]	@ (80017b4 <HAL_I2C_MspInit+0x8c>)
 8001784:	f000 fb90 	bl	8001ea8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001788:	2300      	movs	r3, #0
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	4b08      	ldr	r3, [pc, #32]	@ (80017b0 <HAL_I2C_MspInit+0x88>)
 800178e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001790:	4a07      	ldr	r2, [pc, #28]	@ (80017b0 <HAL_I2C_MspInit+0x88>)
 8001792:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001796:	6413      	str	r3, [r2, #64]	@ 0x40
 8001798:	4b05      	ldr	r3, [pc, #20]	@ (80017b0 <HAL_I2C_MspInit+0x88>)
 800179a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017a0:	60fb      	str	r3, [r7, #12]
 80017a2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80017a4:	bf00      	nop
 80017a6:	3728      	adds	r7, #40	@ 0x28
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	40005400 	.word	0x40005400
 80017b0:	40023800 	.word	0x40023800
 80017b4:	40020400 	.word	0x40020400

080017b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b08a      	sub	sp, #40	@ 0x28
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c0:	f107 0314 	add.w	r3, r7, #20
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]
 80017cc:	60da      	str	r2, [r3, #12]
 80017ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a19      	ldr	r2, [pc, #100]	@ (800183c <HAL_UART_MspInit+0x84>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d12b      	bne.n	8001832 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	613b      	str	r3, [r7, #16]
 80017de:	4b18      	ldr	r3, [pc, #96]	@ (8001840 <HAL_UART_MspInit+0x88>)
 80017e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e2:	4a17      	ldr	r2, [pc, #92]	@ (8001840 <HAL_UART_MspInit+0x88>)
 80017e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ea:	4b15      	ldr	r3, [pc, #84]	@ (8001840 <HAL_UART_MspInit+0x88>)
 80017ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	4b11      	ldr	r3, [pc, #68]	@ (8001840 <HAL_UART_MspInit+0x88>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	4a10      	ldr	r2, [pc, #64]	@ (8001840 <HAL_UART_MspInit+0x88>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6313      	str	r3, [r2, #48]	@ 0x30
 8001806:	4b0e      	ldr	r3, [pc, #56]	@ (8001840 <HAL_UART_MspInit+0x88>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001812:	230c      	movs	r3, #12
 8001814:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001816:	2302      	movs	r3, #2
 8001818:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800181e:	2303      	movs	r3, #3
 8001820:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001822:	2307      	movs	r3, #7
 8001824:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001826:	f107 0314 	add.w	r3, r7, #20
 800182a:	4619      	mov	r1, r3
 800182c:	4805      	ldr	r0, [pc, #20]	@ (8001844 <HAL_UART_MspInit+0x8c>)
 800182e:	f000 fb3b 	bl	8001ea8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001832:	bf00      	nop
 8001834:	3728      	adds	r7, #40	@ 0x28
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40004400 	.word	0x40004400
 8001840:	40023800 	.word	0x40023800
 8001844:	40020000 	.word	0x40020000

08001848 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800184c:	bf00      	nop
 800184e:	e7fd      	b.n	800184c <NMI_Handler+0x4>

08001850 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001854:	bf00      	nop
 8001856:	e7fd      	b.n	8001854 <HardFault_Handler+0x4>

08001858 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800185c:	bf00      	nop
 800185e:	e7fd      	b.n	800185c <MemManage_Handler+0x4>

08001860 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001864:	bf00      	nop
 8001866:	e7fd      	b.n	8001864 <BusFault_Handler+0x4>

08001868 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800186c:	bf00      	nop
 800186e:	e7fd      	b.n	800186c <UsageFault_Handler+0x4>

08001870 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001874:	bf00      	nop
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr

0800187e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800187e:	b480      	push	{r7}
 8001880:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001890:	bf00      	nop
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr

0800189a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800189e:	f000 f9d9 	bl	8001c54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018a6:	b480      	push	{r7}
 80018a8:	af00      	add	r7, sp, #0
  return 1;
 80018aa:	2301      	movs	r3, #1
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <_kill>:

int _kill(int pid, int sig)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b082      	sub	sp, #8
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018c0:	f003 fe78 	bl	80055b4 <__errno>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2216      	movs	r2, #22
 80018c8:	601a      	str	r2, [r3, #0]
  return -1;
 80018ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <_exit>:

void _exit (int status)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018de:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f7ff ffe7 	bl	80018b6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018e8:	bf00      	nop
 80018ea:	e7fd      	b.n	80018e8 <_exit+0x12>

080018ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]
 80018fc:	e00a      	b.n	8001914 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018fe:	f3af 8000 	nop.w
 8001902:	4601      	mov	r1, r0
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	1c5a      	adds	r2, r3, #1
 8001908:	60ba      	str	r2, [r7, #8]
 800190a:	b2ca      	uxtb	r2, r1
 800190c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	3301      	adds	r3, #1
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	697a      	ldr	r2, [r7, #20]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	429a      	cmp	r2, r3
 800191a:	dbf0      	blt.n	80018fe <_read+0x12>
  }

  return len;
 800191c:	687b      	ldr	r3, [r7, #4]
}
 800191e:	4618      	mov	r0, r3
 8001920:	3718      	adds	r7, #24
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001926:	b480      	push	{r7}
 8001928:	b083      	sub	sp, #12
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800192e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001932:	4618      	mov	r0, r3
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr

0800193e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800193e:	b480      	push	{r7}
 8001940:	b083      	sub	sp, #12
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
 8001946:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800194e:	605a      	str	r2, [r3, #4]
  return 0;
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr

0800195e <_isatty>:

int _isatty(int file)
{
 800195e:	b480      	push	{r7}
 8001960:	b083      	sub	sp, #12
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001966:	2301      	movs	r3, #1
}
 8001968:	4618      	mov	r0, r3
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3714      	adds	r7, #20
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
	...

08001990 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001998:	4a14      	ldr	r2, [pc, #80]	@ (80019ec <_sbrk+0x5c>)
 800199a:	4b15      	ldr	r3, [pc, #84]	@ (80019f0 <_sbrk+0x60>)
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019a4:	4b13      	ldr	r3, [pc, #76]	@ (80019f4 <_sbrk+0x64>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d102      	bne.n	80019b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019ac:	4b11      	ldr	r3, [pc, #68]	@ (80019f4 <_sbrk+0x64>)
 80019ae:	4a12      	ldr	r2, [pc, #72]	@ (80019f8 <_sbrk+0x68>)
 80019b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019b2:	4b10      	ldr	r3, [pc, #64]	@ (80019f4 <_sbrk+0x64>)
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4413      	add	r3, r2
 80019ba:	693a      	ldr	r2, [r7, #16]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d207      	bcs.n	80019d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019c0:	f003 fdf8 	bl	80055b4 <__errno>
 80019c4:	4603      	mov	r3, r0
 80019c6:	220c      	movs	r2, #12
 80019c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019ce:	e009      	b.n	80019e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019d0:	4b08      	ldr	r3, [pc, #32]	@ (80019f4 <_sbrk+0x64>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019d6:	4b07      	ldr	r3, [pc, #28]	@ (80019f4 <_sbrk+0x64>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4413      	add	r3, r2
 80019de:	4a05      	ldr	r2, [pc, #20]	@ (80019f4 <_sbrk+0x64>)
 80019e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019e2:	68fb      	ldr	r3, [r7, #12]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3718      	adds	r7, #24
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	20020000 	.word	0x20020000
 80019f0:	00000400 	.word	0x00000400
 80019f4:	200002f0 	.word	0x200002f0
 80019f8:	20000448 	.word	0x20000448

080019fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a00:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <SystemInit+0x20>)
 8001a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a06:	4a05      	ldr	r2, [pc, #20]	@ (8001a1c <SystemInit+0x20>)
 8001a08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <LOG>:
    "ERROR", "WARN", "INFO", "DEBUG", "TRACE"
};

const char* prefix_fmt = "%.3fs -- [%s] ";

void LOG(LogLevel level, const char *fmt, ...) {
 8001a20:	b40e      	push	{r1, r2, r3}
 8001a22:	b590      	push	{r4, r7, lr}
 8001a24:	b086      	sub	sp, #24
 8001a26:	af02      	add	r7, sp, #8
 8001a28:	4603      	mov	r3, r0
 8001a2a:	71fb      	strb	r3, [r7, #7]
	if (level > LOG_LEVEL) return;
 8001a2c:	79fb      	ldrb	r3, [r7, #7]
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d822      	bhi.n	8001a78 <LOG+0x58>

    float t = HAL_GetTick() / 1000.0f;
 8001a32:	f000 f923 	bl	8001c7c <HAL_GetTick>
 8001a36:	ee07 0a90 	vmov	s15, r0
 8001a3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a3e:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8001a88 <LOG+0x68>
 8001a42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a46:	edc7 7a03 	vstr	s15, [r7, #12]
    va_list args;
    va_start(args, fmt);
 8001a4a:	f107 0320 	add.w	r3, r7, #32
 8001a4e:	60bb      	str	r3, [r7, #8]

    printf(prefix_fmt, t, log_level_labels[level]);
 8001a50:	4b0e      	ldr	r3, [pc, #56]	@ (8001a8c <LOG+0x6c>)
 8001a52:	681c      	ldr	r4, [r3, #0]
 8001a54:	68f8      	ldr	r0, [r7, #12]
 8001a56:	f7fe fda7 	bl	80005a8 <__aeabi_f2d>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	79f9      	ldrb	r1, [r7, #7]
 8001a60:	480b      	ldr	r0, [pc, #44]	@ (8001a90 <LOG+0x70>)
 8001a62:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8001a66:	9100      	str	r1, [sp, #0]
 8001a68:	4620      	mov	r0, r4
 8001a6a:	f003 fbff 	bl	800526c <iprintf>
    vprintf(fmt, args);
 8001a6e:	68b9      	ldr	r1, [r7, #8]
 8001a70:	69f8      	ldr	r0, [r7, #28]
 8001a72:	f003 fcaf 	bl	80053d4 <viprintf>
 8001a76:	e000      	b.n	8001a7a <LOG+0x5a>
	if (level > LOG_LEVEL) return;
 8001a78:	bf00      	nop
    va_end(args);
}
 8001a7a:	3710      	adds	r7, #16
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001a82:	b003      	add	sp, #12
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	447a0000 	.word	0x447a0000
 8001a8c:	20000058 	.word	0x20000058
 8001a90:	20000044 	.word	0x20000044

08001a94 <LOGLN>:

void LOGLN(LogLevel level, const char *fmt, ...) {
 8001a94:	b40e      	push	{r1, r2, r3}
 8001a96:	b590      	push	{r4, r7, lr}
 8001a98:	b086      	sub	sp, #24
 8001a9a:	af02      	add	r7, sp, #8
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	71fb      	strb	r3, [r7, #7]
	if (level > LOG_LEVEL) return;
 8001aa0:	79fb      	ldrb	r3, [r7, #7]
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d825      	bhi.n	8001af2 <LOGLN+0x5e>

    float t = HAL_GetTick() / 1000.0f;
 8001aa6:	f000 f8e9 	bl	8001c7c <HAL_GetTick>
 8001aaa:	ee07 0a90 	vmov	s15, r0
 8001aae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ab2:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001b00 <LOGLN+0x6c>
 8001ab6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aba:	edc7 7a03 	vstr	s15, [r7, #12]
    va_list args;
    va_start(args, fmt);
 8001abe:	f107 0320 	add.w	r3, r7, #32
 8001ac2:	60bb      	str	r3, [r7, #8]

    printf(prefix_fmt, t, log_level_labels[level]);
 8001ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8001b04 <LOGLN+0x70>)
 8001ac6:	681c      	ldr	r4, [r3, #0]
 8001ac8:	68f8      	ldr	r0, [r7, #12]
 8001aca:	f7fe fd6d 	bl	80005a8 <__aeabi_f2d>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	79f9      	ldrb	r1, [r7, #7]
 8001ad4:	480c      	ldr	r0, [pc, #48]	@ (8001b08 <LOGLN+0x74>)
 8001ad6:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8001ada:	9100      	str	r1, [sp, #0]
 8001adc:	4620      	mov	r0, r4
 8001ade:	f003 fbc5 	bl	800526c <iprintf>
    vprintf(fmt, args);
 8001ae2:	68b9      	ldr	r1, [r7, #8]
 8001ae4:	69f8      	ldr	r0, [r7, #28]
 8001ae6:	f003 fc75 	bl	80053d4 <viprintf>
    va_end(args);

    printf("\r\n");
 8001aea:	4808      	ldr	r0, [pc, #32]	@ (8001b0c <LOGLN+0x78>)
 8001aec:	f003 fc26 	bl	800533c <puts>
 8001af0:	e000      	b.n	8001af4 <LOGLN+0x60>
	if (level > LOG_LEVEL) return;
 8001af2:	bf00      	nop
}
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001afc:	b003      	add	sp, #12
 8001afe:	4770      	bx	lr
 8001b00:	447a0000 	.word	0x447a0000
 8001b04:	20000058 	.word	0x20000058
 8001b08:	20000044 	.word	0x20000044
 8001b0c:	08007438 	.word	0x08007438

08001b10 <HEX_TO_BCD>:

uint8_t HEX_TO_BCD(uint8_t hex) {
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	71fb      	strb	r3, [r7, #7]
	 return (((hex / 10) << 4) | (hex % 10));
 8001b1a:	79fb      	ldrb	r3, [r7, #7]
 8001b1c:	4a0e      	ldr	r2, [pc, #56]	@ (8001b58 <HEX_TO_BCD+0x48>)
 8001b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b22:	08db      	lsrs	r3, r3, #3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	b25b      	sxtb	r3, r3
 8001b28:	011b      	lsls	r3, r3, #4
 8001b2a:	b258      	sxtb	r0, r3
 8001b2c:	79fa      	ldrb	r2, [r7, #7]
 8001b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b58 <HEX_TO_BCD+0x48>)
 8001b30:	fba3 1302 	umull	r1, r3, r3, r2
 8001b34:	08d9      	lsrs	r1, r3, #3
 8001b36:	460b      	mov	r3, r1
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	440b      	add	r3, r1
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	b25b      	sxtb	r3, r3
 8001b44:	4303      	orrs	r3, r0
 8001b46:	b25b      	sxtb	r3, r3
 8001b48:	b2db      	uxtb	r3, r3
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	cccccccd 	.word	0xcccccccd

08001b5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b94 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b60:	f7ff ff4c 	bl	80019fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b64:	480c      	ldr	r0, [pc, #48]	@ (8001b98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b66:	490d      	ldr	r1, [pc, #52]	@ (8001b9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b68:	4a0d      	ldr	r2, [pc, #52]	@ (8001ba0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b6c:	e002      	b.n	8001b74 <LoopCopyDataInit>

08001b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b72:	3304      	adds	r3, #4

08001b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b78:	d3f9      	bcc.n	8001b6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b7c:	4c0a      	ldr	r4, [pc, #40]	@ (8001ba8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b80:	e001      	b.n	8001b86 <LoopFillZerobss>

08001b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b84:	3204      	adds	r2, #4

08001b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b88:	d3fb      	bcc.n	8001b82 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001b8a:	f003 fd19 	bl	80055c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b8e:	f7ff fc15 	bl	80013bc <main>
  bx  lr    
 8001b92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b9c:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8001ba0:	080077dc 	.word	0x080077dc
  ldr r2, =_sbss
 8001ba4:	2000022c 	.word	0x2000022c
  ldr r4, =_ebss
 8001ba8:	20000444 	.word	0x20000444

08001bac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bac:	e7fe      	b.n	8001bac <ADC_IRQHandler>
	...

08001bb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bb4:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf0 <HAL_Init+0x40>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf0 <HAL_Init+0x40>)
 8001bba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf0 <HAL_Init+0x40>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf0 <HAL_Init+0x40>)
 8001bc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bcc:	4b08      	ldr	r3, [pc, #32]	@ (8001bf0 <HAL_Init+0x40>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a07      	ldr	r2, [pc, #28]	@ (8001bf0 <HAL_Init+0x40>)
 8001bd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bd8:	2003      	movs	r0, #3
 8001bda:	f000 f931 	bl	8001e40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bde:	2000      	movs	r0, #0
 8001be0:	f000 f808 	bl	8001bf4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001be4:	f7ff fd78 	bl	80016d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40023c00 	.word	0x40023c00

08001bf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bfc:	4b12      	ldr	r3, [pc, #72]	@ (8001c48 <HAL_InitTick+0x54>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	4b12      	ldr	r3, [pc, #72]	@ (8001c4c <HAL_InitTick+0x58>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	4619      	mov	r1, r3
 8001c06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c12:	4618      	mov	r0, r3
 8001c14:	f000 f93b 	bl	8001e8e <HAL_SYSTICK_Config>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e00e      	b.n	8001c40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2b0f      	cmp	r3, #15
 8001c26:	d80a      	bhi.n	8001c3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	6879      	ldr	r1, [r7, #4]
 8001c2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c30:	f000 f911 	bl	8001e56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c34:	4a06      	ldr	r2, [pc, #24]	@ (8001c50 <HAL_InitTick+0x5c>)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	e000      	b.n	8001c40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20000040 	.word	0x20000040
 8001c4c:	20000060 	.word	0x20000060
 8001c50:	2000005c 	.word	0x2000005c

08001c54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c58:	4b06      	ldr	r3, [pc, #24]	@ (8001c74 <HAL_IncTick+0x20>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	4b06      	ldr	r3, [pc, #24]	@ (8001c78 <HAL_IncTick+0x24>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4413      	add	r3, r2
 8001c64:	4a04      	ldr	r2, [pc, #16]	@ (8001c78 <HAL_IncTick+0x24>)
 8001c66:	6013      	str	r3, [r2, #0]
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	20000060 	.word	0x20000060
 8001c78:	200002f4 	.word	0x200002f4

08001c7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c80:	4b03      	ldr	r3, [pc, #12]	@ (8001c90 <HAL_GetTick+0x14>)
 8001c82:	681b      	ldr	r3, [r3, #0]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	200002f4 	.word	0x200002f4

08001c94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c9c:	f7ff ffee 	bl	8001c7c <HAL_GetTick>
 8001ca0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001cac:	d005      	beq.n	8001cba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cae:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd8 <HAL_Delay+0x44>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cba:	bf00      	nop
 8001cbc:	f7ff ffde 	bl	8001c7c <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	68fa      	ldr	r2, [r7, #12]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d8f7      	bhi.n	8001cbc <HAL_Delay+0x28>
  {
  }
}
 8001ccc:	bf00      	nop
 8001cce:	bf00      	nop
 8001cd0:	3710      	adds	r7, #16
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000060 	.word	0x20000060

08001cdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cec:	4b0c      	ldr	r3, [pc, #48]	@ (8001d20 <__NVIC_SetPriorityGrouping+0x44>)
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cf2:	68ba      	ldr	r2, [r7, #8]
 8001cf4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d0e:	4a04      	ldr	r2, [pc, #16]	@ (8001d20 <__NVIC_SetPriorityGrouping+0x44>)
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	60d3      	str	r3, [r2, #12]
}
 8001d14:	bf00      	nop
 8001d16:	3714      	adds	r7, #20
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr
 8001d20:	e000ed00 	.word	0xe000ed00

08001d24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d28:	4b04      	ldr	r3, [pc, #16]	@ (8001d3c <__NVIC_GetPriorityGrouping+0x18>)
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	0a1b      	lsrs	r3, r3, #8
 8001d2e:	f003 0307 	and.w	r3, r3, #7
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	e000ed00 	.word	0xe000ed00

08001d40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	6039      	str	r1, [r7, #0]
 8001d4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	db0a      	blt.n	8001d6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	b2da      	uxtb	r2, r3
 8001d58:	490c      	ldr	r1, [pc, #48]	@ (8001d8c <__NVIC_SetPriority+0x4c>)
 8001d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5e:	0112      	lsls	r2, r2, #4
 8001d60:	b2d2      	uxtb	r2, r2
 8001d62:	440b      	add	r3, r1
 8001d64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d68:	e00a      	b.n	8001d80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	4908      	ldr	r1, [pc, #32]	@ (8001d90 <__NVIC_SetPriority+0x50>)
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	3b04      	subs	r3, #4
 8001d78:	0112      	lsls	r2, r2, #4
 8001d7a:	b2d2      	uxtb	r2, r2
 8001d7c:	440b      	add	r3, r1
 8001d7e:	761a      	strb	r2, [r3, #24]
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	e000e100 	.word	0xe000e100
 8001d90:	e000ed00 	.word	0xe000ed00

08001d94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b089      	sub	sp, #36	@ 0x24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	f1c3 0307 	rsb	r3, r3, #7
 8001dae:	2b04      	cmp	r3, #4
 8001db0:	bf28      	it	cs
 8001db2:	2304      	movcs	r3, #4
 8001db4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3304      	adds	r3, #4
 8001dba:	2b06      	cmp	r3, #6
 8001dbc:	d902      	bls.n	8001dc4 <NVIC_EncodePriority+0x30>
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	3b03      	subs	r3, #3
 8001dc2:	e000      	b.n	8001dc6 <NVIC_EncodePriority+0x32>
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	43da      	mvns	r2, r3
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ddc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	fa01 f303 	lsl.w	r3, r1, r3
 8001de6:	43d9      	mvns	r1, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dec:	4313      	orrs	r3, r2
         );
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3724      	adds	r7, #36	@ 0x24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
	...

08001dfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	3b01      	subs	r3, #1
 8001e08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e0c:	d301      	bcc.n	8001e12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e00f      	b.n	8001e32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e12:	4a0a      	ldr	r2, [pc, #40]	@ (8001e3c <SysTick_Config+0x40>)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3b01      	subs	r3, #1
 8001e18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e1a:	210f      	movs	r1, #15
 8001e1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e20:	f7ff ff8e 	bl	8001d40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e24:	4b05      	ldr	r3, [pc, #20]	@ (8001e3c <SysTick_Config+0x40>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e2a:	4b04      	ldr	r3, [pc, #16]	@ (8001e3c <SysTick_Config+0x40>)
 8001e2c:	2207      	movs	r2, #7
 8001e2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	e000e010 	.word	0xe000e010

08001e40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f7ff ff47 	bl	8001cdc <__NVIC_SetPriorityGrouping>
}
 8001e4e:	bf00      	nop
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b086      	sub	sp, #24
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	60b9      	str	r1, [r7, #8]
 8001e60:	607a      	str	r2, [r7, #4]
 8001e62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e68:	f7ff ff5c 	bl	8001d24 <__NVIC_GetPriorityGrouping>
 8001e6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	68b9      	ldr	r1, [r7, #8]
 8001e72:	6978      	ldr	r0, [r7, #20]
 8001e74:	f7ff ff8e 	bl	8001d94 <NVIC_EncodePriority>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e7e:	4611      	mov	r1, r2
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff ff5d 	bl	8001d40 <__NVIC_SetPriority>
}
 8001e86:	bf00      	nop
 8001e88:	3718      	adds	r7, #24
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b082      	sub	sp, #8
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f7ff ffb0 	bl	8001dfc <SysTick_Config>
 8001e9c:	4603      	mov	r3, r0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
	...

08001ea8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b089      	sub	sp, #36	@ 0x24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61fb      	str	r3, [r7, #28]
 8001ec2:	e165      	b.n	8002190 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ecc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	697a      	ldr	r2, [r7, #20]
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	f040 8154 	bne.w	800218a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f003 0303 	and.w	r3, r3, #3
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d005      	beq.n	8001efa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d130      	bne.n	8001f5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	2203      	movs	r2, #3
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	68da      	ldr	r2, [r3, #12]
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	69ba      	ldr	r2, [r7, #24]
 8001f28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f30:	2201      	movs	r2, #1
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	fa02 f303 	lsl.w	r3, r2, r3
 8001f38:	43db      	mvns	r3, r3
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	091b      	lsrs	r3, r3, #4
 8001f46:	f003 0201 	and.w	r2, r3, #1
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f003 0303 	and.w	r3, r3, #3
 8001f64:	2b03      	cmp	r3, #3
 8001f66:	d017      	beq.n	8001f98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	2203      	movs	r2, #3
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	69ba      	ldr	r2, [r7, #24]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f003 0303 	and.w	r3, r3, #3
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d123      	bne.n	8001fec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	08da      	lsrs	r2, r3, #3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3208      	adds	r2, #8
 8001fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	f003 0307 	and.w	r3, r3, #7
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	220f      	movs	r2, #15
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	69ba      	ldr	r2, [r7, #24]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	691a      	ldr	r2, [r3, #16]
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	f003 0307 	and.w	r3, r3, #7
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	08da      	lsrs	r2, r3, #3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	3208      	adds	r2, #8
 8001fe6:	69b9      	ldr	r1, [r7, #24]
 8001fe8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	2203      	movs	r2, #3
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	4013      	ands	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f003 0203 	and.w	r2, r3, #3
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	fa02 f303 	lsl.w	r3, r2, r3
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	4313      	orrs	r3, r2
 8002018:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002028:	2b00      	cmp	r3, #0
 800202a:	f000 80ae 	beq.w	800218a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	4b5d      	ldr	r3, [pc, #372]	@ (80021a8 <HAL_GPIO_Init+0x300>)
 8002034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002036:	4a5c      	ldr	r2, [pc, #368]	@ (80021a8 <HAL_GPIO_Init+0x300>)
 8002038:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800203c:	6453      	str	r3, [r2, #68]	@ 0x44
 800203e:	4b5a      	ldr	r3, [pc, #360]	@ (80021a8 <HAL_GPIO_Init+0x300>)
 8002040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002042:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800204a:	4a58      	ldr	r2, [pc, #352]	@ (80021ac <HAL_GPIO_Init+0x304>)
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	089b      	lsrs	r3, r3, #2
 8002050:	3302      	adds	r3, #2
 8002052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002056:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	f003 0303 	and.w	r3, r3, #3
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	220f      	movs	r2, #15
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	43db      	mvns	r3, r3
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	4013      	ands	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a4f      	ldr	r2, [pc, #316]	@ (80021b0 <HAL_GPIO_Init+0x308>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d025      	beq.n	80020c2 <HAL_GPIO_Init+0x21a>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a4e      	ldr	r2, [pc, #312]	@ (80021b4 <HAL_GPIO_Init+0x30c>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d01f      	beq.n	80020be <HAL_GPIO_Init+0x216>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4a4d      	ldr	r2, [pc, #308]	@ (80021b8 <HAL_GPIO_Init+0x310>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d019      	beq.n	80020ba <HAL_GPIO_Init+0x212>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a4c      	ldr	r2, [pc, #304]	@ (80021bc <HAL_GPIO_Init+0x314>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d013      	beq.n	80020b6 <HAL_GPIO_Init+0x20e>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a4b      	ldr	r2, [pc, #300]	@ (80021c0 <HAL_GPIO_Init+0x318>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d00d      	beq.n	80020b2 <HAL_GPIO_Init+0x20a>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a4a      	ldr	r2, [pc, #296]	@ (80021c4 <HAL_GPIO_Init+0x31c>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d007      	beq.n	80020ae <HAL_GPIO_Init+0x206>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a49      	ldr	r2, [pc, #292]	@ (80021c8 <HAL_GPIO_Init+0x320>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d101      	bne.n	80020aa <HAL_GPIO_Init+0x202>
 80020a6:	2306      	movs	r3, #6
 80020a8:	e00c      	b.n	80020c4 <HAL_GPIO_Init+0x21c>
 80020aa:	2307      	movs	r3, #7
 80020ac:	e00a      	b.n	80020c4 <HAL_GPIO_Init+0x21c>
 80020ae:	2305      	movs	r3, #5
 80020b0:	e008      	b.n	80020c4 <HAL_GPIO_Init+0x21c>
 80020b2:	2304      	movs	r3, #4
 80020b4:	e006      	b.n	80020c4 <HAL_GPIO_Init+0x21c>
 80020b6:	2303      	movs	r3, #3
 80020b8:	e004      	b.n	80020c4 <HAL_GPIO_Init+0x21c>
 80020ba:	2302      	movs	r3, #2
 80020bc:	e002      	b.n	80020c4 <HAL_GPIO_Init+0x21c>
 80020be:	2301      	movs	r3, #1
 80020c0:	e000      	b.n	80020c4 <HAL_GPIO_Init+0x21c>
 80020c2:	2300      	movs	r3, #0
 80020c4:	69fa      	ldr	r2, [r7, #28]
 80020c6:	f002 0203 	and.w	r2, r2, #3
 80020ca:	0092      	lsls	r2, r2, #2
 80020cc:	4093      	lsls	r3, r2
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020d4:	4935      	ldr	r1, [pc, #212]	@ (80021ac <HAL_GPIO_Init+0x304>)
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	089b      	lsrs	r3, r3, #2
 80020da:	3302      	adds	r3, #2
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020e2:	4b3a      	ldr	r3, [pc, #232]	@ (80021cc <HAL_GPIO_Init+0x324>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	43db      	mvns	r3, r3
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	4013      	ands	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d003      	beq.n	8002106 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80020fe:	69ba      	ldr	r2, [r7, #24]
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	4313      	orrs	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002106:	4a31      	ldr	r2, [pc, #196]	@ (80021cc <HAL_GPIO_Init+0x324>)
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800210c:	4b2f      	ldr	r3, [pc, #188]	@ (80021cc <HAL_GPIO_Init+0x324>)
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	43db      	mvns	r3, r3
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	4013      	ands	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d003      	beq.n	8002130 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	4313      	orrs	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002130:	4a26      	ldr	r2, [pc, #152]	@ (80021cc <HAL_GPIO_Init+0x324>)
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002136:	4b25      	ldr	r3, [pc, #148]	@ (80021cc <HAL_GPIO_Init+0x324>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	43db      	mvns	r3, r3
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	4013      	ands	r3, r2
 8002144:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	4313      	orrs	r3, r2
 8002158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800215a:	4a1c      	ldr	r2, [pc, #112]	@ (80021cc <HAL_GPIO_Init+0x324>)
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002160:	4b1a      	ldr	r3, [pc, #104]	@ (80021cc <HAL_GPIO_Init+0x324>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	43db      	mvns	r3, r3
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	4013      	ands	r3, r2
 800216e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d003      	beq.n	8002184 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	4313      	orrs	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002184:	4a11      	ldr	r2, [pc, #68]	@ (80021cc <HAL_GPIO_Init+0x324>)
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	3301      	adds	r3, #1
 800218e:	61fb      	str	r3, [r7, #28]
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	2b0f      	cmp	r3, #15
 8002194:	f67f ae96 	bls.w	8001ec4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002198:	bf00      	nop
 800219a:	bf00      	nop
 800219c:	3724      	adds	r7, #36	@ 0x24
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	40023800 	.word	0x40023800
 80021ac:	40013800 	.word	0x40013800
 80021b0:	40020000 	.word	0x40020000
 80021b4:	40020400 	.word	0x40020400
 80021b8:	40020800 	.word	0x40020800
 80021bc:	40020c00 	.word	0x40020c00
 80021c0:	40021000 	.word	0x40021000
 80021c4:	40021400 	.word	0x40021400
 80021c8:	40021800 	.word	0x40021800
 80021cc:	40013c00 	.word	0x40013c00

080021d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	460b      	mov	r3, r1
 80021da:	807b      	strh	r3, [r7, #2]
 80021dc:	4613      	mov	r3, r2
 80021de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021e0:	787b      	ldrb	r3, [r7, #1]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021e6:	887a      	ldrh	r2, [r7, #2]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021ec:	e003      	b.n	80021f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021ee:	887b      	ldrh	r3, [r7, #2]
 80021f0:	041a      	lsls	r2, r3, #16
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	619a      	str	r2, [r3, #24]
}
 80021f6:	bf00      	nop
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
	...

08002204 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e12b      	b.n	800246e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800221c:	b2db      	uxtb	r3, r3
 800221e:	2b00      	cmp	r3, #0
 8002220:	d106      	bne.n	8002230 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f7ff fa7c 	bl	8001728 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2224      	movs	r2, #36	@ 0x24
 8002234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f022 0201 	bic.w	r2, r2, #1
 8002246:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002256:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002266:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002268:	f001 f9e6 	bl	8003638 <HAL_RCC_GetPCLK1Freq>
 800226c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	4a81      	ldr	r2, [pc, #516]	@ (8002478 <HAL_I2C_Init+0x274>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d807      	bhi.n	8002288 <HAL_I2C_Init+0x84>
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	4a80      	ldr	r2, [pc, #512]	@ (800247c <HAL_I2C_Init+0x278>)
 800227c:	4293      	cmp	r3, r2
 800227e:	bf94      	ite	ls
 8002280:	2301      	movls	r3, #1
 8002282:	2300      	movhi	r3, #0
 8002284:	b2db      	uxtb	r3, r3
 8002286:	e006      	b.n	8002296 <HAL_I2C_Init+0x92>
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	4a7d      	ldr	r2, [pc, #500]	@ (8002480 <HAL_I2C_Init+0x27c>)
 800228c:	4293      	cmp	r3, r2
 800228e:	bf94      	ite	ls
 8002290:	2301      	movls	r3, #1
 8002292:	2300      	movhi	r3, #0
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e0e7      	b.n	800246e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	4a78      	ldr	r2, [pc, #480]	@ (8002484 <HAL_I2C_Init+0x280>)
 80022a2:	fba2 2303 	umull	r2, r3, r2, r3
 80022a6:	0c9b      	lsrs	r3, r3, #18
 80022a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68ba      	ldr	r2, [r7, #8]
 80022ba:	430a      	orrs	r2, r1
 80022bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	6a1b      	ldr	r3, [r3, #32]
 80022c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	4a6a      	ldr	r2, [pc, #424]	@ (8002478 <HAL_I2C_Init+0x274>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d802      	bhi.n	80022d8 <HAL_I2C_Init+0xd4>
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	3301      	adds	r3, #1
 80022d6:	e009      	b.n	80022ec <HAL_I2C_Init+0xe8>
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	4a69      	ldr	r2, [pc, #420]	@ (8002488 <HAL_I2C_Init+0x284>)
 80022e4:	fba2 2303 	umull	r2, r3, r2, r3
 80022e8:	099b      	lsrs	r3, r3, #6
 80022ea:	3301      	adds	r3, #1
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	6812      	ldr	r2, [r2, #0]
 80022f0:	430b      	orrs	r3, r1
 80022f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	69db      	ldr	r3, [r3, #28]
 80022fa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80022fe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	495c      	ldr	r1, [pc, #368]	@ (8002478 <HAL_I2C_Init+0x274>)
 8002308:	428b      	cmp	r3, r1
 800230a:	d819      	bhi.n	8002340 <HAL_I2C_Init+0x13c>
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	1e59      	subs	r1, r3, #1
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	fbb1 f3f3 	udiv	r3, r1, r3
 800231a:	1c59      	adds	r1, r3, #1
 800231c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002320:	400b      	ands	r3, r1
 8002322:	2b00      	cmp	r3, #0
 8002324:	d00a      	beq.n	800233c <HAL_I2C_Init+0x138>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	1e59      	subs	r1, r3, #1
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	fbb1 f3f3 	udiv	r3, r1, r3
 8002334:	3301      	adds	r3, #1
 8002336:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800233a:	e051      	b.n	80023e0 <HAL_I2C_Init+0x1dc>
 800233c:	2304      	movs	r3, #4
 800233e:	e04f      	b.n	80023e0 <HAL_I2C_Init+0x1dc>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d111      	bne.n	800236c <HAL_I2C_Init+0x168>
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	1e58      	subs	r0, r3, #1
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6859      	ldr	r1, [r3, #4]
 8002350:	460b      	mov	r3, r1
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	440b      	add	r3, r1
 8002356:	fbb0 f3f3 	udiv	r3, r0, r3
 800235a:	3301      	adds	r3, #1
 800235c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002360:	2b00      	cmp	r3, #0
 8002362:	bf0c      	ite	eq
 8002364:	2301      	moveq	r3, #1
 8002366:	2300      	movne	r3, #0
 8002368:	b2db      	uxtb	r3, r3
 800236a:	e012      	b.n	8002392 <HAL_I2C_Init+0x18e>
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	1e58      	subs	r0, r3, #1
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6859      	ldr	r1, [r3, #4]
 8002374:	460b      	mov	r3, r1
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	440b      	add	r3, r1
 800237a:	0099      	lsls	r1, r3, #2
 800237c:	440b      	add	r3, r1
 800237e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002382:	3301      	adds	r3, #1
 8002384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002388:	2b00      	cmp	r3, #0
 800238a:	bf0c      	ite	eq
 800238c:	2301      	moveq	r3, #1
 800238e:	2300      	movne	r3, #0
 8002390:	b2db      	uxtb	r3, r3
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <HAL_I2C_Init+0x196>
 8002396:	2301      	movs	r3, #1
 8002398:	e022      	b.n	80023e0 <HAL_I2C_Init+0x1dc>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d10e      	bne.n	80023c0 <HAL_I2C_Init+0x1bc>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	1e58      	subs	r0, r3, #1
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6859      	ldr	r1, [r3, #4]
 80023aa:	460b      	mov	r3, r1
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	440b      	add	r3, r1
 80023b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80023b4:	3301      	adds	r3, #1
 80023b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023be:	e00f      	b.n	80023e0 <HAL_I2C_Init+0x1dc>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	1e58      	subs	r0, r3, #1
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6859      	ldr	r1, [r3, #4]
 80023c8:	460b      	mov	r3, r1
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	440b      	add	r3, r1
 80023ce:	0099      	lsls	r1, r3, #2
 80023d0:	440b      	add	r3, r1
 80023d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80023d6:	3301      	adds	r3, #1
 80023d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023e0:	6879      	ldr	r1, [r7, #4]
 80023e2:	6809      	ldr	r1, [r1, #0]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	69da      	ldr	r2, [r3, #28]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a1b      	ldr	r3, [r3, #32]
 80023fa:	431a      	orrs	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	430a      	orrs	r2, r1
 8002402:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800240e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	6911      	ldr	r1, [r2, #16]
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	68d2      	ldr	r2, [r2, #12]
 800241a:	4311      	orrs	r1, r2
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	6812      	ldr	r2, [r2, #0]
 8002420:	430b      	orrs	r3, r1
 8002422:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	695a      	ldr	r2, [r3, #20]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	431a      	orrs	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	430a      	orrs	r2, r1
 800243e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f042 0201 	orr.w	r2, r2, #1
 800244e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2220      	movs	r2, #32
 800245a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	000186a0 	.word	0x000186a0
 800247c:	001e847f 	.word	0x001e847f
 8002480:	003d08ff 	.word	0x003d08ff
 8002484:	431bde83 	.word	0x431bde83
 8002488:	10624dd3 	.word	0x10624dd3

0800248c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b088      	sub	sp, #32
 8002490:	af02      	add	r7, sp, #8
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	607a      	str	r2, [r7, #4]
 8002496:	461a      	mov	r2, r3
 8002498:	460b      	mov	r3, r1
 800249a:	817b      	strh	r3, [r7, #10]
 800249c:	4613      	mov	r3, r2
 800249e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024a0:	f7ff fbec 	bl	8001c7c <HAL_GetTick>
 80024a4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b20      	cmp	r3, #32
 80024b0:	f040 80e0 	bne.w	8002674 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	9300      	str	r3, [sp, #0]
 80024b8:	2319      	movs	r3, #25
 80024ba:	2201      	movs	r2, #1
 80024bc:	4970      	ldr	r1, [pc, #448]	@ (8002680 <HAL_I2C_Master_Transmit+0x1f4>)
 80024be:	68f8      	ldr	r0, [r7, #12]
 80024c0:	f000 fd92 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80024ca:	2302      	movs	r3, #2
 80024cc:	e0d3      	b.n	8002676 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d101      	bne.n	80024dc <HAL_I2C_Master_Transmit+0x50>
 80024d8:	2302      	movs	r3, #2
 80024da:	e0cc      	b.n	8002676 <HAL_I2C_Master_Transmit+0x1ea>
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d007      	beq.n	8002502 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f042 0201 	orr.w	r2, r2, #1
 8002500:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002510:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2221      	movs	r2, #33	@ 0x21
 8002516:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2210      	movs	r2, #16
 800251e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2200      	movs	r2, #0
 8002526:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	893a      	ldrh	r2, [r7, #8]
 8002532:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002538:	b29a      	uxth	r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	4a50      	ldr	r2, [pc, #320]	@ (8002684 <HAL_I2C_Master_Transmit+0x1f8>)
 8002542:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002544:	8979      	ldrh	r1, [r7, #10]
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	6a3a      	ldr	r2, [r7, #32]
 800254a:	68f8      	ldr	r0, [r7, #12]
 800254c:	f000 fbfc 	bl	8002d48 <I2C_MasterRequestWrite>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e08d      	b.n	8002676 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800255a:	2300      	movs	r3, #0
 800255c:	613b      	str	r3, [r7, #16]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	695b      	ldr	r3, [r3, #20]
 8002564:	613b      	str	r3, [r7, #16]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	699b      	ldr	r3, [r3, #24]
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002570:	e066      	b.n	8002640 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002572:	697a      	ldr	r2, [r7, #20]
 8002574:	6a39      	ldr	r1, [r7, #32]
 8002576:	68f8      	ldr	r0, [r7, #12]
 8002578:	f000 fe50 	bl	800321c <I2C_WaitOnTXEFlagUntilTimeout>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00d      	beq.n	800259e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002586:	2b04      	cmp	r3, #4
 8002588:	d107      	bne.n	800259a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002598:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e06b      	b.n	8002676 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a2:	781a      	ldrb	r2, [r3, #0]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ae:	1c5a      	adds	r2, r3, #1
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	3b01      	subs	r3, #1
 80025bc:	b29a      	uxth	r2, r3
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025c6:	3b01      	subs	r3, #1
 80025c8:	b29a      	uxth	r2, r3
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	695b      	ldr	r3, [r3, #20]
 80025d4:	f003 0304 	and.w	r3, r3, #4
 80025d8:	2b04      	cmp	r3, #4
 80025da:	d11b      	bne.n	8002614 <HAL_I2C_Master_Transmit+0x188>
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d017      	beq.n	8002614 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e8:	781a      	ldrb	r2, [r3, #0]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f4:	1c5a      	adds	r2, r3, #1
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025fe:	b29b      	uxth	r3, r3
 8002600:	3b01      	subs	r3, #1
 8002602:	b29a      	uxth	r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800260c:	3b01      	subs	r3, #1
 800260e:	b29a      	uxth	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002614:	697a      	ldr	r2, [r7, #20]
 8002616:	6a39      	ldr	r1, [r7, #32]
 8002618:	68f8      	ldr	r0, [r7, #12]
 800261a:	f000 fe47 	bl	80032ac <I2C_WaitOnBTFFlagUntilTimeout>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d00d      	beq.n	8002640 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002628:	2b04      	cmp	r3, #4
 800262a:	d107      	bne.n	800263c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800263a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e01a      	b.n	8002676 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002644:	2b00      	cmp	r3, #0
 8002646:	d194      	bne.n	8002572 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002656:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2220      	movs	r2, #32
 800265c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2200      	movs	r2, #0
 8002664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002670:	2300      	movs	r3, #0
 8002672:	e000      	b.n	8002676 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002674:	2302      	movs	r3, #2
  }
}
 8002676:	4618      	mov	r0, r3
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	00100002 	.word	0x00100002
 8002684:	ffff0000 	.word	0xffff0000

08002688 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b08c      	sub	sp, #48	@ 0x30
 800268c:	af02      	add	r7, sp, #8
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	607a      	str	r2, [r7, #4]
 8002692:	461a      	mov	r2, r3
 8002694:	460b      	mov	r3, r1
 8002696:	817b      	strh	r3, [r7, #10]
 8002698:	4613      	mov	r3, r2
 800269a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800269c:	f7ff faee 	bl	8001c7c <HAL_GetTick>
 80026a0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b20      	cmp	r3, #32
 80026ac:	f040 8217 	bne.w	8002ade <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b2:	9300      	str	r3, [sp, #0]
 80026b4:	2319      	movs	r3, #25
 80026b6:	2201      	movs	r2, #1
 80026b8:	497c      	ldr	r1, [pc, #496]	@ (80028ac <HAL_I2C_Master_Receive+0x224>)
 80026ba:	68f8      	ldr	r0, [r7, #12]
 80026bc:	f000 fc94 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80026c6:	2302      	movs	r3, #2
 80026c8:	e20a      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d101      	bne.n	80026d8 <HAL_I2C_Master_Receive+0x50>
 80026d4:	2302      	movs	r3, #2
 80026d6:	e203      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x458>
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d007      	beq.n	80026fe <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f042 0201 	orr.w	r2, r2, #1
 80026fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800270c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2222      	movs	r2, #34	@ 0x22
 8002712:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2210      	movs	r2, #16
 800271a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	893a      	ldrh	r2, [r7, #8]
 800272e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002734:	b29a      	uxth	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	4a5c      	ldr	r2, [pc, #368]	@ (80028b0 <HAL_I2C_Master_Receive+0x228>)
 800273e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002740:	8979      	ldrh	r1, [r7, #10]
 8002742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002744:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002746:	68f8      	ldr	r0, [r7, #12]
 8002748:	f000 fb80 	bl	8002e4c <I2C_MasterRequestRead>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e1c4      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800275a:	2b00      	cmp	r3, #0
 800275c:	d113      	bne.n	8002786 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800275e:	2300      	movs	r3, #0
 8002760:	623b      	str	r3, [r7, #32]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	695b      	ldr	r3, [r3, #20]
 8002768:	623b      	str	r3, [r7, #32]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	623b      	str	r3, [r7, #32]
 8002772:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	e198      	b.n	8002ab8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800278a:	2b01      	cmp	r3, #1
 800278c:	d11b      	bne.n	80027c6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800279c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800279e:	2300      	movs	r3, #0
 80027a0:	61fb      	str	r3, [r7, #28]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	695b      	ldr	r3, [r3, #20]
 80027a8:	61fb      	str	r3, [r7, #28]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	61fb      	str	r3, [r7, #28]
 80027b2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	e178      	b.n	8002ab8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d11b      	bne.n	8002806 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027dc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027ee:	2300      	movs	r3, #0
 80027f0:	61bb      	str	r3, [r7, #24]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	695b      	ldr	r3, [r3, #20]
 80027f8:	61bb      	str	r3, [r7, #24]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	61bb      	str	r3, [r7, #24]
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	e158      	b.n	8002ab8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002814:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002816:	2300      	movs	r3, #0
 8002818:	617b      	str	r3, [r7, #20]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	695b      	ldr	r3, [r3, #20]
 8002820:	617b      	str	r3, [r7, #20]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800282c:	e144      	b.n	8002ab8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002832:	2b03      	cmp	r3, #3
 8002834:	f200 80f1 	bhi.w	8002a1a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800283c:	2b01      	cmp	r3, #1
 800283e:	d123      	bne.n	8002888 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002840:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002842:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f000 fd79 	bl	800333c <I2C_WaitOnRXNEFlagUntilTimeout>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e145      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	691a      	ldr	r2, [r3, #16]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285e:	b2d2      	uxtb	r2, r2
 8002860:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002866:	1c5a      	adds	r2, r3, #1
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002870:	3b01      	subs	r3, #1
 8002872:	b29a      	uxth	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800287c:	b29b      	uxth	r3, r3
 800287e:	3b01      	subs	r3, #1
 8002880:	b29a      	uxth	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002886:	e117      	b.n	8002ab8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800288c:	2b02      	cmp	r3, #2
 800288e:	d14e      	bne.n	800292e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002896:	2200      	movs	r2, #0
 8002898:	4906      	ldr	r1, [pc, #24]	@ (80028b4 <HAL_I2C_Master_Receive+0x22c>)
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f000 fba4 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d008      	beq.n	80028b8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e11a      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x458>
 80028aa:	bf00      	nop
 80028ac:	00100002 	.word	0x00100002
 80028b0:	ffff0000 	.word	0xffff0000
 80028b4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	691a      	ldr	r2, [r3, #16]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d2:	b2d2      	uxtb	r2, r2
 80028d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028da:	1c5a      	adds	r2, r3, #1
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028e4:	3b01      	subs	r3, #1
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	3b01      	subs	r3, #1
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	691a      	ldr	r2, [r3, #16]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002904:	b2d2      	uxtb	r2, r2
 8002906:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800290c:	1c5a      	adds	r2, r3, #1
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002916:	3b01      	subs	r3, #1
 8002918:	b29a      	uxth	r2, r3
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002922:	b29b      	uxth	r3, r3
 8002924:	3b01      	subs	r3, #1
 8002926:	b29a      	uxth	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800292c:	e0c4      	b.n	8002ab8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800292e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002934:	2200      	movs	r2, #0
 8002936:	496c      	ldr	r1, [pc, #432]	@ (8002ae8 <HAL_I2C_Master_Receive+0x460>)
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 fb55 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e0cb      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002956:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	691a      	ldr	r2, [r3, #16]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002962:	b2d2      	uxtb	r2, r2
 8002964:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296a:	1c5a      	adds	r2, r3, #1
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002974:	3b01      	subs	r3, #1
 8002976:	b29a      	uxth	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002980:	b29b      	uxth	r3, r3
 8002982:	3b01      	subs	r3, #1
 8002984:	b29a      	uxth	r2, r3
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800298a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002990:	2200      	movs	r2, #0
 8002992:	4955      	ldr	r1, [pc, #340]	@ (8002ae8 <HAL_I2C_Master_Receive+0x460>)
 8002994:	68f8      	ldr	r0, [r7, #12]
 8002996:	f000 fb27 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e09d      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	691a      	ldr	r2, [r3, #16]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029be:	b2d2      	uxtb	r2, r2
 80029c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c6:	1c5a      	adds	r2, r3, #1
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029d0:	3b01      	subs	r3, #1
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029dc:	b29b      	uxth	r3, r3
 80029de:	3b01      	subs	r3, #1
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	691a      	ldr	r2, [r3, #16]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f0:	b2d2      	uxtb	r2, r2
 80029f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f8:	1c5a      	adds	r2, r3, #1
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a02:	3b01      	subs	r3, #1
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002a18:	e04e      	b.n	8002ab8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a1c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002a1e:	68f8      	ldr	r0, [r7, #12]
 8002a20:	f000 fc8c 	bl	800333c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e058      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	691a      	ldr	r2, [r3, #16]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a38:	b2d2      	uxtb	r2, r2
 8002a3a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a40:	1c5a      	adds	r2, r3, #1
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	f003 0304 	and.w	r3, r3, #4
 8002a6a:	2b04      	cmp	r3, #4
 8002a6c:	d124      	bne.n	8002ab8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a72:	2b03      	cmp	r3, #3
 8002a74:	d107      	bne.n	8002a86 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a84:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	691a      	ldr	r2, [r3, #16]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a90:	b2d2      	uxtb	r2, r2
 8002a92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f47f aeb6 	bne.w	800282e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2220      	movs	r2, #32
 8002ac6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002ada:	2300      	movs	r3, #0
 8002adc:	e000      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002ade:	2302      	movs	r3, #2
  }
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3728      	adds	r7, #40	@ 0x28
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	00010004 	.word	0x00010004

08002aec <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b08a      	sub	sp, #40	@ 0x28
 8002af0:	af02      	add	r7, sp, #8
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	607a      	str	r2, [r7, #4]
 8002af6:	603b      	str	r3, [r7, #0]
 8002af8:	460b      	mov	r3, r1
 8002afa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002afc:	f7ff f8be 	bl	8001c7c <HAL_GetTick>
 8002b00:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002b02:	2300      	movs	r3, #0
 8002b04:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	2b20      	cmp	r3, #32
 8002b10:	f040 8111 	bne.w	8002d36 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	2319      	movs	r3, #25
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	4988      	ldr	r1, [pc, #544]	@ (8002d40 <HAL_I2C_IsDeviceReady+0x254>)
 8002b1e:	68f8      	ldr	r0, [r7, #12]
 8002b20:	f000 fa62 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	e104      	b.n	8002d38 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d101      	bne.n	8002b3c <HAL_I2C_IsDeviceReady+0x50>
 8002b38:	2302      	movs	r3, #2
 8002b3a:	e0fd      	b.n	8002d38 <HAL_I2C_IsDeviceReady+0x24c>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d007      	beq.n	8002b62 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f042 0201 	orr.w	r2, r2, #1
 8002b60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b70:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2224      	movs	r2, #36	@ 0x24
 8002b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	4a70      	ldr	r2, [pc, #448]	@ (8002d44 <HAL_I2C_IsDeviceReady+0x258>)
 8002b84:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b94:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	9300      	str	r3, [sp, #0]
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 fa20 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00d      	beq.n	8002bca <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bbc:	d103      	bne.n	8002bc6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bc4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e0b6      	b.n	8002d38 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002bca:	897b      	ldrh	r3, [r7, #10]
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	461a      	mov	r2, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002bd8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002bda:	f7ff f84f 	bl	8001c7c <HAL_GetTick>
 8002bde:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	f003 0302 	and.w	r3, r3, #2
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	bf0c      	ite	eq
 8002bee:	2301      	moveq	r3, #1
 8002bf0:	2300      	movne	r3, #0
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	695b      	ldr	r3, [r3, #20]
 8002bfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c04:	bf0c      	ite	eq
 8002c06:	2301      	moveq	r3, #1
 8002c08:	2300      	movne	r3, #0
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002c0e:	e025      	b.n	8002c5c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c10:	f7ff f834 	bl	8001c7c <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d302      	bcc.n	8002c26 <HAL_I2C_IsDeviceReady+0x13a>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d103      	bne.n	8002c2e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	22a0      	movs	r2, #160	@ 0xa0
 8002c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	695b      	ldr	r3, [r3, #20]
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	bf0c      	ite	eq
 8002c3c:	2301      	moveq	r3, #1
 8002c3e:	2300      	movne	r3, #0
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c52:	bf0c      	ite	eq
 8002c54:	2301      	moveq	r3, #1
 8002c56:	2300      	movne	r3, #0
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	2ba0      	cmp	r3, #160	@ 0xa0
 8002c66:	d005      	beq.n	8002c74 <HAL_I2C_IsDeviceReady+0x188>
 8002c68:	7dfb      	ldrb	r3, [r7, #23]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d102      	bne.n	8002c74 <HAL_I2C_IsDeviceReady+0x188>
 8002c6e:	7dbb      	ldrb	r3, [r7, #22]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d0cd      	beq.n	8002c10 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2220      	movs	r2, #32
 8002c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d129      	bne.n	8002cde <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c98:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	613b      	str	r3, [r7, #16]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	695b      	ldr	r3, [r3, #20]
 8002ca4:	613b      	str	r3, [r7, #16]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	613b      	str	r3, [r7, #16]
 8002cae:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	2319      	movs	r3, #25
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	4921      	ldr	r1, [pc, #132]	@ (8002d40 <HAL_I2C_IsDeviceReady+0x254>)
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f000 f994 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e036      	b.n	8002d38 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2220      	movs	r2, #32
 8002cce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	e02c      	b.n	8002d38 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cec:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002cf6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	9300      	str	r3, [sp, #0]
 8002cfc:	2319      	movs	r3, #25
 8002cfe:	2201      	movs	r2, #1
 8002d00:	490f      	ldr	r1, [pc, #60]	@ (8002d40 <HAL_I2C_IsDeviceReady+0x254>)
 8002d02:	68f8      	ldr	r0, [r7, #12]
 8002d04:	f000 f970 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e012      	b.n	8002d38 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	3301      	adds	r3, #1
 8002d16:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	f4ff af32 	bcc.w	8002b86 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2220      	movs	r2, #32
 8002d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e000      	b.n	8002d38 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002d36:	2302      	movs	r3, #2
  }
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3720      	adds	r7, #32
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	00100002 	.word	0x00100002
 8002d44:	ffff0000 	.word	0xffff0000

08002d48 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b088      	sub	sp, #32
 8002d4c:	af02      	add	r7, sp, #8
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	607a      	str	r2, [r7, #4]
 8002d52:	603b      	str	r3, [r7, #0]
 8002d54:	460b      	mov	r3, r1
 8002d56:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d5c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	2b08      	cmp	r3, #8
 8002d62:	d006      	beq.n	8002d72 <I2C_MasterRequestWrite+0x2a>
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d003      	beq.n	8002d72 <I2C_MasterRequestWrite+0x2a>
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002d70:	d108      	bne.n	8002d84 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	e00b      	b.n	8002d9c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d88:	2b12      	cmp	r3, #18
 8002d8a:	d107      	bne.n	8002d9c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d9a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	9300      	str	r3, [sp, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 f91d 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d00d      	beq.n	8002dd0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dc2:	d103      	bne.n	8002dcc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e035      	b.n	8002e3c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002dd8:	d108      	bne.n	8002dec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002dda:	897b      	ldrh	r3, [r7, #10]
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	461a      	mov	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002de8:	611a      	str	r2, [r3, #16]
 8002dea:	e01b      	b.n	8002e24 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002dec:	897b      	ldrh	r3, [r7, #10]
 8002dee:	11db      	asrs	r3, r3, #7
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	f003 0306 	and.w	r3, r3, #6
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	f063 030f 	orn	r3, r3, #15
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	490e      	ldr	r1, [pc, #56]	@ (8002e44 <I2C_MasterRequestWrite+0xfc>)
 8002e0a:	68f8      	ldr	r0, [r7, #12]
 8002e0c:	f000 f966 	bl	80030dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e010      	b.n	8002e3c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002e1a:	897b      	ldrh	r3, [r7, #10]
 8002e1c:	b2da      	uxtb	r2, r3
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	4907      	ldr	r1, [pc, #28]	@ (8002e48 <I2C_MasterRequestWrite+0x100>)
 8002e2a:	68f8      	ldr	r0, [r7, #12]
 8002e2c:	f000 f956 	bl	80030dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e000      	b.n	8002e3c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3718      	adds	r7, #24
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	00010008 	.word	0x00010008
 8002e48:	00010002 	.word	0x00010002

08002e4c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b088      	sub	sp, #32
 8002e50:	af02      	add	r7, sp, #8
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	607a      	str	r2, [r7, #4]
 8002e56:	603b      	str	r3, [r7, #0]
 8002e58:	460b      	mov	r3, r1
 8002e5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e60:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002e70:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	2b08      	cmp	r3, #8
 8002e76:	d006      	beq.n	8002e86 <I2C_MasterRequestRead+0x3a>
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d003      	beq.n	8002e86 <I2C_MasterRequestRead+0x3a>
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e84:	d108      	bne.n	8002e98 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	e00b      	b.n	8002eb0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9c:	2b11      	cmp	r3, #17
 8002e9e:	d107      	bne.n	8002eb0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002eae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ebc:	68f8      	ldr	r0, [r7, #12]
 8002ebe:	f000 f893 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d00d      	beq.n	8002ee4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ed2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ed6:	d103      	bne.n	8002ee0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ede:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e079      	b.n	8002fd8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002eec:	d108      	bne.n	8002f00 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002eee:	897b      	ldrh	r3, [r7, #10]
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	f043 0301 	orr.w	r3, r3, #1
 8002ef6:	b2da      	uxtb	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	611a      	str	r2, [r3, #16]
 8002efe:	e05f      	b.n	8002fc0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002f00:	897b      	ldrh	r3, [r7, #10]
 8002f02:	11db      	asrs	r3, r3, #7
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	f003 0306 	and.w	r3, r3, #6
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	f063 030f 	orn	r3, r3, #15
 8002f10:	b2da      	uxtb	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	4930      	ldr	r1, [pc, #192]	@ (8002fe0 <I2C_MasterRequestRead+0x194>)
 8002f1e:	68f8      	ldr	r0, [r7, #12]
 8002f20:	f000 f8dc 	bl	80030dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e054      	b.n	8002fd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002f2e:	897b      	ldrh	r3, [r7, #10]
 8002f30:	b2da      	uxtb	r2, r3
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	4929      	ldr	r1, [pc, #164]	@ (8002fe4 <I2C_MasterRequestRead+0x198>)
 8002f3e:	68f8      	ldr	r0, [r7, #12]
 8002f40:	f000 f8cc 	bl	80030dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e044      	b.n	8002fd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f4e:	2300      	movs	r3, #0
 8002f50:	613b      	str	r3, [r7, #16]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	695b      	ldr	r3, [r3, #20]
 8002f58:	613b      	str	r3, [r7, #16]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	613b      	str	r3, [r7, #16]
 8002f62:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f72:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f000 f831 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00d      	beq.n	8002fa8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f9a:	d103      	bne.n	8002fa4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fa2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e017      	b.n	8002fd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002fa8:	897b      	ldrh	r3, [r7, #10]
 8002faa:	11db      	asrs	r3, r3, #7
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	f003 0306 	and.w	r3, r3, #6
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	f063 030e 	orn	r3, r3, #14
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	4907      	ldr	r1, [pc, #28]	@ (8002fe4 <I2C_MasterRequestRead+0x198>)
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 f888 	bl	80030dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e000      	b.n	8002fd8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3718      	adds	r7, #24
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	00010008 	.word	0x00010008
 8002fe4:	00010002 	.word	0x00010002

08002fe8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	603b      	str	r3, [r7, #0]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ff8:	e048      	b.n	800308c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003000:	d044      	beq.n	800308c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003002:	f7fe fe3b 	bl	8001c7c <HAL_GetTick>
 8003006:	4602      	mov	r2, r0
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	683a      	ldr	r2, [r7, #0]
 800300e:	429a      	cmp	r2, r3
 8003010:	d302      	bcc.n	8003018 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d139      	bne.n	800308c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	0c1b      	lsrs	r3, r3, #16
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b01      	cmp	r3, #1
 8003020:	d10d      	bne.n	800303e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	695b      	ldr	r3, [r3, #20]
 8003028:	43da      	mvns	r2, r3
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	4013      	ands	r3, r2
 800302e:	b29b      	uxth	r3, r3
 8003030:	2b00      	cmp	r3, #0
 8003032:	bf0c      	ite	eq
 8003034:	2301      	moveq	r3, #1
 8003036:	2300      	movne	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	461a      	mov	r2, r3
 800303c:	e00c      	b.n	8003058 <I2C_WaitOnFlagUntilTimeout+0x70>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	43da      	mvns	r2, r3
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	4013      	ands	r3, r2
 800304a:	b29b      	uxth	r3, r3
 800304c:	2b00      	cmp	r3, #0
 800304e:	bf0c      	ite	eq
 8003050:	2301      	moveq	r3, #1
 8003052:	2300      	movne	r3, #0
 8003054:	b2db      	uxtb	r3, r3
 8003056:	461a      	mov	r2, r3
 8003058:	79fb      	ldrb	r3, [r7, #7]
 800305a:	429a      	cmp	r2, r3
 800305c:	d116      	bne.n	800308c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2200      	movs	r2, #0
 8003062:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2220      	movs	r2, #32
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003078:	f043 0220 	orr.w	r2, r3, #32
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e023      	b.n	80030d4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	0c1b      	lsrs	r3, r3, #16
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b01      	cmp	r3, #1
 8003094:	d10d      	bne.n	80030b2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	695b      	ldr	r3, [r3, #20]
 800309c:	43da      	mvns	r2, r3
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	4013      	ands	r3, r2
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	bf0c      	ite	eq
 80030a8:	2301      	moveq	r3, #1
 80030aa:	2300      	movne	r3, #0
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	461a      	mov	r2, r3
 80030b0:	e00c      	b.n	80030cc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	699b      	ldr	r3, [r3, #24]
 80030b8:	43da      	mvns	r2, r3
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	4013      	ands	r3, r2
 80030be:	b29b      	uxth	r3, r3
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	bf0c      	ite	eq
 80030c4:	2301      	moveq	r3, #1
 80030c6:	2300      	movne	r3, #0
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	461a      	mov	r2, r3
 80030cc:	79fb      	ldrb	r3, [r7, #7]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d093      	beq.n	8002ffa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3710      	adds	r7, #16
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	607a      	str	r2, [r7, #4]
 80030e8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030ea:	e071      	b.n	80031d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030fa:	d123      	bne.n	8003144 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800310a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003114:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2220      	movs	r2, #32
 8003120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003130:	f043 0204 	orr.w	r2, r3, #4
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e067      	b.n	8003214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800314a:	d041      	beq.n	80031d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800314c:	f7fe fd96 	bl	8001c7c <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	429a      	cmp	r2, r3
 800315a:	d302      	bcc.n	8003162 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d136      	bne.n	80031d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	0c1b      	lsrs	r3, r3, #16
 8003166:	b2db      	uxtb	r3, r3
 8003168:	2b01      	cmp	r3, #1
 800316a:	d10c      	bne.n	8003186 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	43da      	mvns	r2, r3
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	4013      	ands	r3, r2
 8003178:	b29b      	uxth	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	bf14      	ite	ne
 800317e:	2301      	movne	r3, #1
 8003180:	2300      	moveq	r3, #0
 8003182:	b2db      	uxtb	r3, r3
 8003184:	e00b      	b.n	800319e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	43da      	mvns	r2, r3
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	4013      	ands	r3, r2
 8003192:	b29b      	uxth	r3, r3
 8003194:	2b00      	cmp	r3, #0
 8003196:	bf14      	ite	ne
 8003198:	2301      	movne	r3, #1
 800319a:	2300      	moveq	r3, #0
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d016      	beq.n	80031d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2200      	movs	r2, #0
 80031a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2220      	movs	r2, #32
 80031ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031bc:	f043 0220 	orr.w	r2, r3, #32
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e021      	b.n	8003214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	0c1b      	lsrs	r3, r3, #16
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d10c      	bne.n	80031f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	43da      	mvns	r2, r3
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	4013      	ands	r3, r2
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	bf14      	ite	ne
 80031ec:	2301      	movne	r3, #1
 80031ee:	2300      	moveq	r3, #0
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	e00b      	b.n	800320c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	43da      	mvns	r2, r3
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	4013      	ands	r3, r2
 8003200:	b29b      	uxth	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	bf14      	ite	ne
 8003206:	2301      	movne	r3, #1
 8003208:	2300      	moveq	r3, #0
 800320a:	b2db      	uxtb	r3, r3
 800320c:	2b00      	cmp	r3, #0
 800320e:	f47f af6d 	bne.w	80030ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003212:	2300      	movs	r3, #0
}
 8003214:	4618      	mov	r0, r3
 8003216:	3710      	adds	r7, #16
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003228:	e034      	b.n	8003294 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f000 f8e3 	bl	80033f6 <I2C_IsAcknowledgeFailed>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e034      	b.n	80032a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003240:	d028      	beq.n	8003294 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003242:	f7fe fd1b 	bl	8001c7c <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	68ba      	ldr	r2, [r7, #8]
 800324e:	429a      	cmp	r2, r3
 8003250:	d302      	bcc.n	8003258 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d11d      	bne.n	8003294 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003262:	2b80      	cmp	r3, #128	@ 0x80
 8003264:	d016      	beq.n	8003294 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2200      	movs	r2, #0
 800326a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2220      	movs	r2, #32
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003280:	f043 0220 	orr.w	r2, r3, #32
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e007      	b.n	80032a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	695b      	ldr	r3, [r3, #20]
 800329a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800329e:	2b80      	cmp	r3, #128	@ 0x80
 80032a0:	d1c3      	bne.n	800322a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80032a2:	2300      	movs	r3, #0
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3710      	adds	r7, #16
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	60b9      	str	r1, [r7, #8]
 80032b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80032b8:	e034      	b.n	8003324 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f000 f89b 	bl	80033f6 <I2C_IsAcknowledgeFailed>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d001      	beq.n	80032ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e034      	b.n	8003334 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032d0:	d028      	beq.n	8003324 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032d2:	f7fe fcd3 	bl	8001c7c <HAL_GetTick>
 80032d6:	4602      	mov	r2, r0
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	68ba      	ldr	r2, [r7, #8]
 80032de:	429a      	cmp	r2, r3
 80032e0:	d302      	bcc.n	80032e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d11d      	bne.n	8003324 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	f003 0304 	and.w	r3, r3, #4
 80032f2:	2b04      	cmp	r3, #4
 80032f4:	d016      	beq.n	8003324 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2200      	movs	r2, #0
 80032fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2220      	movs	r2, #32
 8003300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003310:	f043 0220 	orr.w	r2, r3, #32
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e007      	b.n	8003334 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	f003 0304 	and.w	r3, r3, #4
 800332e:	2b04      	cmp	r3, #4
 8003330:	d1c3      	bne.n	80032ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003348:	e049      	b.n	80033de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	695b      	ldr	r3, [r3, #20]
 8003350:	f003 0310 	and.w	r3, r3, #16
 8003354:	2b10      	cmp	r3, #16
 8003356:	d119      	bne.n	800338c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f06f 0210 	mvn.w	r2, #16
 8003360:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2220      	movs	r2, #32
 800336c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e030      	b.n	80033ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800338c:	f7fe fc76 	bl	8001c7c <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	68ba      	ldr	r2, [r7, #8]
 8003398:	429a      	cmp	r2, r3
 800339a:	d302      	bcc.n	80033a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d11d      	bne.n	80033de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	695b      	ldr	r3, [r3, #20]
 80033a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033ac:	2b40      	cmp	r3, #64	@ 0x40
 80033ae:	d016      	beq.n	80033de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2200      	movs	r2, #0
 80033b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2220      	movs	r2, #32
 80033ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ca:	f043 0220 	orr.w	r2, r3, #32
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e007      	b.n	80033ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	695b      	ldr	r3, [r3, #20]
 80033e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033e8:	2b40      	cmp	r3, #64	@ 0x40
 80033ea:	d1ae      	bne.n	800334a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b083      	sub	sp, #12
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	695b      	ldr	r3, [r3, #20]
 8003404:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003408:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800340c:	d11b      	bne.n	8003446 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003416:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2220      	movs	r2, #32
 8003422:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003432:	f043 0204 	orr.w	r2, r3, #4
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e000      	b.n	8003448 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d101      	bne.n	8003468 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e0cc      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003468:	4b68      	ldr	r3, [pc, #416]	@ (800360c <HAL_RCC_ClockConfig+0x1b8>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 030f 	and.w	r3, r3, #15
 8003470:	683a      	ldr	r2, [r7, #0]
 8003472:	429a      	cmp	r2, r3
 8003474:	d90c      	bls.n	8003490 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003476:	4b65      	ldr	r3, [pc, #404]	@ (800360c <HAL_RCC_ClockConfig+0x1b8>)
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	b2d2      	uxtb	r2, r2
 800347c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800347e:	4b63      	ldr	r3, [pc, #396]	@ (800360c <HAL_RCC_ClockConfig+0x1b8>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 030f 	and.w	r3, r3, #15
 8003486:	683a      	ldr	r2, [r7, #0]
 8003488:	429a      	cmp	r2, r3
 800348a:	d001      	beq.n	8003490 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e0b8      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d020      	beq.n	80034de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0304 	and.w	r3, r3, #4
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d005      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034a8:	4b59      	ldr	r3, [pc, #356]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	4a58      	ldr	r2, [pc, #352]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80034b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0308 	and.w	r3, r3, #8
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d005      	beq.n	80034cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034c0:	4b53      	ldr	r3, [pc, #332]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	4a52      	ldr	r2, [pc, #328]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80034ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034cc:	4b50      	ldr	r3, [pc, #320]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	494d      	ldr	r1, [pc, #308]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d044      	beq.n	8003574 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d107      	bne.n	8003502 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034f2:	4b47      	ldr	r3, [pc, #284]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d119      	bne.n	8003532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e07f      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	2b02      	cmp	r3, #2
 8003508:	d003      	beq.n	8003512 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800350e:	2b03      	cmp	r3, #3
 8003510:	d107      	bne.n	8003522 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003512:	4b3f      	ldr	r3, [pc, #252]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d109      	bne.n	8003532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e06f      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003522:	4b3b      	ldr	r3, [pc, #236]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e067      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003532:	4b37      	ldr	r3, [pc, #220]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f023 0203 	bic.w	r2, r3, #3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	4934      	ldr	r1, [pc, #208]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003540:	4313      	orrs	r3, r2
 8003542:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003544:	f7fe fb9a 	bl	8001c7c <HAL_GetTick>
 8003548:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800354a:	e00a      	b.n	8003562 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800354c:	f7fe fb96 	bl	8001c7c <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	f241 3288 	movw	r2, #5000	@ 0x1388
 800355a:	4293      	cmp	r3, r2
 800355c:	d901      	bls.n	8003562 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e04f      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003562:	4b2b      	ldr	r3, [pc, #172]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f003 020c 	and.w	r2, r3, #12
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	429a      	cmp	r2, r3
 8003572:	d1eb      	bne.n	800354c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003574:	4b25      	ldr	r3, [pc, #148]	@ (800360c <HAL_RCC_ClockConfig+0x1b8>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 030f 	and.w	r3, r3, #15
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	429a      	cmp	r2, r3
 8003580:	d20c      	bcs.n	800359c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003582:	4b22      	ldr	r3, [pc, #136]	@ (800360c <HAL_RCC_ClockConfig+0x1b8>)
 8003584:	683a      	ldr	r2, [r7, #0]
 8003586:	b2d2      	uxtb	r2, r2
 8003588:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800358a:	4b20      	ldr	r3, [pc, #128]	@ (800360c <HAL_RCC_ClockConfig+0x1b8>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 030f 	and.w	r3, r3, #15
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	429a      	cmp	r2, r3
 8003596:	d001      	beq.n	800359c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e032      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0304 	and.w	r3, r3, #4
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d008      	beq.n	80035ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035a8:	4b19      	ldr	r3, [pc, #100]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	4916      	ldr	r1, [pc, #88]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0308 	and.w	r3, r3, #8
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d009      	beq.n	80035da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035c6:	4b12      	ldr	r3, [pc, #72]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	00db      	lsls	r3, r3, #3
 80035d4:	490e      	ldr	r1, [pc, #56]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035da:	f000 f855 	bl	8003688 <HAL_RCC_GetSysClockFreq>
 80035de:	4602      	mov	r2, r0
 80035e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	091b      	lsrs	r3, r3, #4
 80035e6:	f003 030f 	and.w	r3, r3, #15
 80035ea:	490a      	ldr	r1, [pc, #40]	@ (8003614 <HAL_RCC_ClockConfig+0x1c0>)
 80035ec:	5ccb      	ldrb	r3, [r1, r3]
 80035ee:	fa22 f303 	lsr.w	r3, r2, r3
 80035f2:	4a09      	ldr	r2, [pc, #36]	@ (8003618 <HAL_RCC_ClockConfig+0x1c4>)
 80035f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80035f6:	4b09      	ldr	r3, [pc, #36]	@ (800361c <HAL_RCC_ClockConfig+0x1c8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7fe fafa 	bl	8001bf4 <HAL_InitTick>

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	40023c00 	.word	0x40023c00
 8003610:	40023800 	.word	0x40023800
 8003614:	0800743c 	.word	0x0800743c
 8003618:	20000040 	.word	0x20000040
 800361c:	2000005c 	.word	0x2000005c

08003620 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003624:	4b03      	ldr	r3, [pc, #12]	@ (8003634 <HAL_RCC_GetHCLKFreq+0x14>)
 8003626:	681b      	ldr	r3, [r3, #0]
}
 8003628:	4618      	mov	r0, r3
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	20000040 	.word	0x20000040

08003638 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800363c:	f7ff fff0 	bl	8003620 <HAL_RCC_GetHCLKFreq>
 8003640:	4602      	mov	r2, r0
 8003642:	4b05      	ldr	r3, [pc, #20]	@ (8003658 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	0a9b      	lsrs	r3, r3, #10
 8003648:	f003 0307 	and.w	r3, r3, #7
 800364c:	4903      	ldr	r1, [pc, #12]	@ (800365c <HAL_RCC_GetPCLK1Freq+0x24>)
 800364e:	5ccb      	ldrb	r3, [r1, r3]
 8003650:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003654:	4618      	mov	r0, r3
 8003656:	bd80      	pop	{r7, pc}
 8003658:	40023800 	.word	0x40023800
 800365c:	0800744c 	.word	0x0800744c

08003660 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003664:	f7ff ffdc 	bl	8003620 <HAL_RCC_GetHCLKFreq>
 8003668:	4602      	mov	r2, r0
 800366a:	4b05      	ldr	r3, [pc, #20]	@ (8003680 <HAL_RCC_GetPCLK2Freq+0x20>)
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	0b5b      	lsrs	r3, r3, #13
 8003670:	f003 0307 	and.w	r3, r3, #7
 8003674:	4903      	ldr	r1, [pc, #12]	@ (8003684 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003676:	5ccb      	ldrb	r3, [r1, r3]
 8003678:	fa22 f303 	lsr.w	r3, r2, r3
}
 800367c:	4618      	mov	r0, r3
 800367e:	bd80      	pop	{r7, pc}
 8003680:	40023800 	.word	0x40023800
 8003684:	0800744c 	.word	0x0800744c

08003688 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003688:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800368c:	b0ae      	sub	sp, #184	@ 0xb8
 800368e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003690:	2300      	movs	r3, #0
 8003692:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003696:	2300      	movs	r3, #0
 8003698:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800369c:	2300      	movs	r3, #0
 800369e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80036a2:	2300      	movs	r3, #0
 80036a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80036a8:	2300      	movs	r3, #0
 80036aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036ae:	4bcb      	ldr	r3, [pc, #812]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f003 030c 	and.w	r3, r3, #12
 80036b6:	2b0c      	cmp	r3, #12
 80036b8:	f200 8206 	bhi.w	8003ac8 <HAL_RCC_GetSysClockFreq+0x440>
 80036bc:	a201      	add	r2, pc, #4	@ (adr r2, 80036c4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80036be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c2:	bf00      	nop
 80036c4:	080036f9 	.word	0x080036f9
 80036c8:	08003ac9 	.word	0x08003ac9
 80036cc:	08003ac9 	.word	0x08003ac9
 80036d0:	08003ac9 	.word	0x08003ac9
 80036d4:	08003701 	.word	0x08003701
 80036d8:	08003ac9 	.word	0x08003ac9
 80036dc:	08003ac9 	.word	0x08003ac9
 80036e0:	08003ac9 	.word	0x08003ac9
 80036e4:	08003709 	.word	0x08003709
 80036e8:	08003ac9 	.word	0x08003ac9
 80036ec:	08003ac9 	.word	0x08003ac9
 80036f0:	08003ac9 	.word	0x08003ac9
 80036f4:	080038f9 	.word	0x080038f9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036f8:	4bb9      	ldr	r3, [pc, #740]	@ (80039e0 <HAL_RCC_GetSysClockFreq+0x358>)
 80036fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80036fe:	e1e7      	b.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003700:	4bb8      	ldr	r3, [pc, #736]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003702:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003706:	e1e3      	b.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003708:	4bb4      	ldr	r3, [pc, #720]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003710:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003714:	4bb1      	ldr	r3, [pc, #708]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d071      	beq.n	8003804 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003720:	4bae      	ldr	r3, [pc, #696]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	099b      	lsrs	r3, r3, #6
 8003726:	2200      	movs	r2, #0
 8003728:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800372c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003730:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003734:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003738:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800373c:	2300      	movs	r3, #0
 800373e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003742:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003746:	4622      	mov	r2, r4
 8003748:	462b      	mov	r3, r5
 800374a:	f04f 0000 	mov.w	r0, #0
 800374e:	f04f 0100 	mov.w	r1, #0
 8003752:	0159      	lsls	r1, r3, #5
 8003754:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003758:	0150      	lsls	r0, r2, #5
 800375a:	4602      	mov	r2, r0
 800375c:	460b      	mov	r3, r1
 800375e:	4621      	mov	r1, r4
 8003760:	1a51      	subs	r1, r2, r1
 8003762:	6439      	str	r1, [r7, #64]	@ 0x40
 8003764:	4629      	mov	r1, r5
 8003766:	eb63 0301 	sbc.w	r3, r3, r1
 800376a:	647b      	str	r3, [r7, #68]	@ 0x44
 800376c:	f04f 0200 	mov.w	r2, #0
 8003770:	f04f 0300 	mov.w	r3, #0
 8003774:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003778:	4649      	mov	r1, r9
 800377a:	018b      	lsls	r3, r1, #6
 800377c:	4641      	mov	r1, r8
 800377e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003782:	4641      	mov	r1, r8
 8003784:	018a      	lsls	r2, r1, #6
 8003786:	4641      	mov	r1, r8
 8003788:	1a51      	subs	r1, r2, r1
 800378a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800378c:	4649      	mov	r1, r9
 800378e:	eb63 0301 	sbc.w	r3, r3, r1
 8003792:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003794:	f04f 0200 	mov.w	r2, #0
 8003798:	f04f 0300 	mov.w	r3, #0
 800379c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80037a0:	4649      	mov	r1, r9
 80037a2:	00cb      	lsls	r3, r1, #3
 80037a4:	4641      	mov	r1, r8
 80037a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037aa:	4641      	mov	r1, r8
 80037ac:	00ca      	lsls	r2, r1, #3
 80037ae:	4610      	mov	r0, r2
 80037b0:	4619      	mov	r1, r3
 80037b2:	4603      	mov	r3, r0
 80037b4:	4622      	mov	r2, r4
 80037b6:	189b      	adds	r3, r3, r2
 80037b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80037ba:	462b      	mov	r3, r5
 80037bc:	460a      	mov	r2, r1
 80037be:	eb42 0303 	adc.w	r3, r2, r3
 80037c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80037c4:	f04f 0200 	mov.w	r2, #0
 80037c8:	f04f 0300 	mov.w	r3, #0
 80037cc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80037d0:	4629      	mov	r1, r5
 80037d2:	024b      	lsls	r3, r1, #9
 80037d4:	4621      	mov	r1, r4
 80037d6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80037da:	4621      	mov	r1, r4
 80037dc:	024a      	lsls	r2, r1, #9
 80037de:	4610      	mov	r0, r2
 80037e0:	4619      	mov	r1, r3
 80037e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80037e6:	2200      	movs	r2, #0
 80037e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80037ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80037f0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80037f4:	f7fd fa08 	bl	8000c08 <__aeabi_uldivmod>
 80037f8:	4602      	mov	r2, r0
 80037fa:	460b      	mov	r3, r1
 80037fc:	4613      	mov	r3, r2
 80037fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003802:	e067      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003804:	4b75      	ldr	r3, [pc, #468]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	099b      	lsrs	r3, r3, #6
 800380a:	2200      	movs	r2, #0
 800380c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003810:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003814:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003818:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800381c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800381e:	2300      	movs	r3, #0
 8003820:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003822:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003826:	4622      	mov	r2, r4
 8003828:	462b      	mov	r3, r5
 800382a:	f04f 0000 	mov.w	r0, #0
 800382e:	f04f 0100 	mov.w	r1, #0
 8003832:	0159      	lsls	r1, r3, #5
 8003834:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003838:	0150      	lsls	r0, r2, #5
 800383a:	4602      	mov	r2, r0
 800383c:	460b      	mov	r3, r1
 800383e:	4621      	mov	r1, r4
 8003840:	1a51      	subs	r1, r2, r1
 8003842:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003844:	4629      	mov	r1, r5
 8003846:	eb63 0301 	sbc.w	r3, r3, r1
 800384a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800384c:	f04f 0200 	mov.w	r2, #0
 8003850:	f04f 0300 	mov.w	r3, #0
 8003854:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003858:	4649      	mov	r1, r9
 800385a:	018b      	lsls	r3, r1, #6
 800385c:	4641      	mov	r1, r8
 800385e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003862:	4641      	mov	r1, r8
 8003864:	018a      	lsls	r2, r1, #6
 8003866:	4641      	mov	r1, r8
 8003868:	ebb2 0a01 	subs.w	sl, r2, r1
 800386c:	4649      	mov	r1, r9
 800386e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003872:	f04f 0200 	mov.w	r2, #0
 8003876:	f04f 0300 	mov.w	r3, #0
 800387a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800387e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003882:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003886:	4692      	mov	sl, r2
 8003888:	469b      	mov	fp, r3
 800388a:	4623      	mov	r3, r4
 800388c:	eb1a 0303 	adds.w	r3, sl, r3
 8003890:	623b      	str	r3, [r7, #32]
 8003892:	462b      	mov	r3, r5
 8003894:	eb4b 0303 	adc.w	r3, fp, r3
 8003898:	627b      	str	r3, [r7, #36]	@ 0x24
 800389a:	f04f 0200 	mov.w	r2, #0
 800389e:	f04f 0300 	mov.w	r3, #0
 80038a2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80038a6:	4629      	mov	r1, r5
 80038a8:	028b      	lsls	r3, r1, #10
 80038aa:	4621      	mov	r1, r4
 80038ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038b0:	4621      	mov	r1, r4
 80038b2:	028a      	lsls	r2, r1, #10
 80038b4:	4610      	mov	r0, r2
 80038b6:	4619      	mov	r1, r3
 80038b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038bc:	2200      	movs	r2, #0
 80038be:	673b      	str	r3, [r7, #112]	@ 0x70
 80038c0:	677a      	str	r2, [r7, #116]	@ 0x74
 80038c2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80038c6:	f7fd f99f 	bl	8000c08 <__aeabi_uldivmod>
 80038ca:	4602      	mov	r2, r0
 80038cc:	460b      	mov	r3, r1
 80038ce:	4613      	mov	r3, r2
 80038d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80038d4:	4b41      	ldr	r3, [pc, #260]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	0c1b      	lsrs	r3, r3, #16
 80038da:	f003 0303 	and.w	r3, r3, #3
 80038de:	3301      	adds	r3, #1
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80038e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80038ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80038ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80038f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80038f6:	e0eb      	b.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038f8:	4b38      	ldr	r3, [pc, #224]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003900:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003904:	4b35      	ldr	r3, [pc, #212]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d06b      	beq.n	80039e8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003910:	4b32      	ldr	r3, [pc, #200]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	099b      	lsrs	r3, r3, #6
 8003916:	2200      	movs	r2, #0
 8003918:	66bb      	str	r3, [r7, #104]	@ 0x68
 800391a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800391c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800391e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003922:	663b      	str	r3, [r7, #96]	@ 0x60
 8003924:	2300      	movs	r3, #0
 8003926:	667b      	str	r3, [r7, #100]	@ 0x64
 8003928:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800392c:	4622      	mov	r2, r4
 800392e:	462b      	mov	r3, r5
 8003930:	f04f 0000 	mov.w	r0, #0
 8003934:	f04f 0100 	mov.w	r1, #0
 8003938:	0159      	lsls	r1, r3, #5
 800393a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800393e:	0150      	lsls	r0, r2, #5
 8003940:	4602      	mov	r2, r0
 8003942:	460b      	mov	r3, r1
 8003944:	4621      	mov	r1, r4
 8003946:	1a51      	subs	r1, r2, r1
 8003948:	61b9      	str	r1, [r7, #24]
 800394a:	4629      	mov	r1, r5
 800394c:	eb63 0301 	sbc.w	r3, r3, r1
 8003950:	61fb      	str	r3, [r7, #28]
 8003952:	f04f 0200 	mov.w	r2, #0
 8003956:	f04f 0300 	mov.w	r3, #0
 800395a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800395e:	4659      	mov	r1, fp
 8003960:	018b      	lsls	r3, r1, #6
 8003962:	4651      	mov	r1, sl
 8003964:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003968:	4651      	mov	r1, sl
 800396a:	018a      	lsls	r2, r1, #6
 800396c:	4651      	mov	r1, sl
 800396e:	ebb2 0801 	subs.w	r8, r2, r1
 8003972:	4659      	mov	r1, fp
 8003974:	eb63 0901 	sbc.w	r9, r3, r1
 8003978:	f04f 0200 	mov.w	r2, #0
 800397c:	f04f 0300 	mov.w	r3, #0
 8003980:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003984:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003988:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800398c:	4690      	mov	r8, r2
 800398e:	4699      	mov	r9, r3
 8003990:	4623      	mov	r3, r4
 8003992:	eb18 0303 	adds.w	r3, r8, r3
 8003996:	613b      	str	r3, [r7, #16]
 8003998:	462b      	mov	r3, r5
 800399a:	eb49 0303 	adc.w	r3, r9, r3
 800399e:	617b      	str	r3, [r7, #20]
 80039a0:	f04f 0200 	mov.w	r2, #0
 80039a4:	f04f 0300 	mov.w	r3, #0
 80039a8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80039ac:	4629      	mov	r1, r5
 80039ae:	024b      	lsls	r3, r1, #9
 80039b0:	4621      	mov	r1, r4
 80039b2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80039b6:	4621      	mov	r1, r4
 80039b8:	024a      	lsls	r2, r1, #9
 80039ba:	4610      	mov	r0, r2
 80039bc:	4619      	mov	r1, r3
 80039be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039c2:	2200      	movs	r2, #0
 80039c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80039c6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80039c8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80039cc:	f7fd f91c 	bl	8000c08 <__aeabi_uldivmod>
 80039d0:	4602      	mov	r2, r0
 80039d2:	460b      	mov	r3, r1
 80039d4:	4613      	mov	r3, r2
 80039d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039da:	e065      	b.n	8003aa8 <HAL_RCC_GetSysClockFreq+0x420>
 80039dc:	40023800 	.word	0x40023800
 80039e0:	00f42400 	.word	0x00f42400
 80039e4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039e8:	4b3d      	ldr	r3, [pc, #244]	@ (8003ae0 <HAL_RCC_GetSysClockFreq+0x458>)
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	099b      	lsrs	r3, r3, #6
 80039ee:	2200      	movs	r2, #0
 80039f0:	4618      	mov	r0, r3
 80039f2:	4611      	mov	r1, r2
 80039f4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80039fa:	2300      	movs	r3, #0
 80039fc:	657b      	str	r3, [r7, #84]	@ 0x54
 80039fe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003a02:	4642      	mov	r2, r8
 8003a04:	464b      	mov	r3, r9
 8003a06:	f04f 0000 	mov.w	r0, #0
 8003a0a:	f04f 0100 	mov.w	r1, #0
 8003a0e:	0159      	lsls	r1, r3, #5
 8003a10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a14:	0150      	lsls	r0, r2, #5
 8003a16:	4602      	mov	r2, r0
 8003a18:	460b      	mov	r3, r1
 8003a1a:	4641      	mov	r1, r8
 8003a1c:	1a51      	subs	r1, r2, r1
 8003a1e:	60b9      	str	r1, [r7, #8]
 8003a20:	4649      	mov	r1, r9
 8003a22:	eb63 0301 	sbc.w	r3, r3, r1
 8003a26:	60fb      	str	r3, [r7, #12]
 8003a28:	f04f 0200 	mov.w	r2, #0
 8003a2c:	f04f 0300 	mov.w	r3, #0
 8003a30:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003a34:	4659      	mov	r1, fp
 8003a36:	018b      	lsls	r3, r1, #6
 8003a38:	4651      	mov	r1, sl
 8003a3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a3e:	4651      	mov	r1, sl
 8003a40:	018a      	lsls	r2, r1, #6
 8003a42:	4651      	mov	r1, sl
 8003a44:	1a54      	subs	r4, r2, r1
 8003a46:	4659      	mov	r1, fp
 8003a48:	eb63 0501 	sbc.w	r5, r3, r1
 8003a4c:	f04f 0200 	mov.w	r2, #0
 8003a50:	f04f 0300 	mov.w	r3, #0
 8003a54:	00eb      	lsls	r3, r5, #3
 8003a56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a5a:	00e2      	lsls	r2, r4, #3
 8003a5c:	4614      	mov	r4, r2
 8003a5e:	461d      	mov	r5, r3
 8003a60:	4643      	mov	r3, r8
 8003a62:	18e3      	adds	r3, r4, r3
 8003a64:	603b      	str	r3, [r7, #0]
 8003a66:	464b      	mov	r3, r9
 8003a68:	eb45 0303 	adc.w	r3, r5, r3
 8003a6c:	607b      	str	r3, [r7, #4]
 8003a6e:	f04f 0200 	mov.w	r2, #0
 8003a72:	f04f 0300 	mov.w	r3, #0
 8003a76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a7a:	4629      	mov	r1, r5
 8003a7c:	028b      	lsls	r3, r1, #10
 8003a7e:	4621      	mov	r1, r4
 8003a80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a84:	4621      	mov	r1, r4
 8003a86:	028a      	lsls	r2, r1, #10
 8003a88:	4610      	mov	r0, r2
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a90:	2200      	movs	r2, #0
 8003a92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a94:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003a96:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003a9a:	f7fd f8b5 	bl	8000c08 <__aeabi_uldivmod>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8003ae0 <HAL_RCC_GetSysClockFreq+0x458>)
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	0f1b      	lsrs	r3, r3, #28
 8003aae:	f003 0307 	and.w	r3, r3, #7
 8003ab2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003ab6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003aba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ac6:	e003      	b.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ac8:	4b06      	ldr	r3, [pc, #24]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003aca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ace:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ad0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	37b8      	adds	r7, #184	@ 0xb8
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ade:	bf00      	nop
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	00f42400 	.word	0x00f42400

08003ae8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d101      	bne.n	8003afa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e28d      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	f000 8083 	beq.w	8003c0e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003b08:	4b94      	ldr	r3, [pc, #592]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f003 030c 	and.w	r3, r3, #12
 8003b10:	2b04      	cmp	r3, #4
 8003b12:	d019      	beq.n	8003b48 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003b14:	4b91      	ldr	r3, [pc, #580]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f003 030c 	and.w	r3, r3, #12
        || \
 8003b1c:	2b08      	cmp	r3, #8
 8003b1e:	d106      	bne.n	8003b2e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003b20:	4b8e      	ldr	r3, [pc, #568]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b2c:	d00c      	beq.n	8003b48 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b2e:	4b8b      	ldr	r3, [pc, #556]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003b36:	2b0c      	cmp	r3, #12
 8003b38:	d112      	bne.n	8003b60 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b3a:	4b88      	ldr	r3, [pc, #544]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b46:	d10b      	bne.n	8003b60 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b48:	4b84      	ldr	r3, [pc, #528]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d05b      	beq.n	8003c0c <HAL_RCC_OscConfig+0x124>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d157      	bne.n	8003c0c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e25a      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b68:	d106      	bne.n	8003b78 <HAL_RCC_OscConfig+0x90>
 8003b6a:	4b7c      	ldr	r3, [pc, #496]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a7b      	ldr	r2, [pc, #492]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b74:	6013      	str	r3, [r2, #0]
 8003b76:	e01d      	b.n	8003bb4 <HAL_RCC_OscConfig+0xcc>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b80:	d10c      	bne.n	8003b9c <HAL_RCC_OscConfig+0xb4>
 8003b82:	4b76      	ldr	r3, [pc, #472]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a75      	ldr	r2, [pc, #468]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003b88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b8c:	6013      	str	r3, [r2, #0]
 8003b8e:	4b73      	ldr	r3, [pc, #460]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a72      	ldr	r2, [pc, #456]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003b94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b98:	6013      	str	r3, [r2, #0]
 8003b9a:	e00b      	b.n	8003bb4 <HAL_RCC_OscConfig+0xcc>
 8003b9c:	4b6f      	ldr	r3, [pc, #444]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a6e      	ldr	r2, [pc, #440]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003ba2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ba6:	6013      	str	r3, [r2, #0]
 8003ba8:	4b6c      	ldr	r3, [pc, #432]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a6b      	ldr	r2, [pc, #428]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003bae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d013      	beq.n	8003be4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bbc:	f7fe f85e 	bl	8001c7c <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bc2:	e008      	b.n	8003bd6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bc4:	f7fe f85a 	bl	8001c7c <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	2b64      	cmp	r3, #100	@ 0x64
 8003bd0:	d901      	bls.n	8003bd6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e21f      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd6:	4b61      	ldr	r3, [pc, #388]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d0f0      	beq.n	8003bc4 <HAL_RCC_OscConfig+0xdc>
 8003be2:	e014      	b.n	8003c0e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be4:	f7fe f84a 	bl	8001c7c <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bec:	f7fe f846 	bl	8001c7c <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b64      	cmp	r3, #100	@ 0x64
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e20b      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bfe:	4b57      	ldr	r3, [pc, #348]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1f0      	bne.n	8003bec <HAL_RCC_OscConfig+0x104>
 8003c0a:	e000      	b.n	8003c0e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d06f      	beq.n	8003cfa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003c1a:	4b50      	ldr	r3, [pc, #320]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f003 030c 	and.w	r3, r3, #12
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d017      	beq.n	8003c56 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003c26:	4b4d      	ldr	r3, [pc, #308]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 030c 	and.w	r3, r3, #12
        || \
 8003c2e:	2b08      	cmp	r3, #8
 8003c30:	d105      	bne.n	8003c3e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003c32:	4b4a      	ldr	r3, [pc, #296]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00b      	beq.n	8003c56 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c3e:	4b47      	ldr	r3, [pc, #284]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003c46:	2b0c      	cmp	r3, #12
 8003c48:	d11c      	bne.n	8003c84 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c4a:	4b44      	ldr	r3, [pc, #272]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d116      	bne.n	8003c84 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c56:	4b41      	ldr	r3, [pc, #260]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d005      	beq.n	8003c6e <HAL_RCC_OscConfig+0x186>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d001      	beq.n	8003c6e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e1d3      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c6e:	4b3b      	ldr	r3, [pc, #236]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	00db      	lsls	r3, r3, #3
 8003c7c:	4937      	ldr	r1, [pc, #220]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c82:	e03a      	b.n	8003cfa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d020      	beq.n	8003cce <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c8c:	4b34      	ldr	r3, [pc, #208]	@ (8003d60 <HAL_RCC_OscConfig+0x278>)
 8003c8e:	2201      	movs	r2, #1
 8003c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c92:	f7fd fff3 	bl	8001c7c <HAL_GetTick>
 8003c96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c98:	e008      	b.n	8003cac <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c9a:	f7fd ffef 	bl	8001c7c <HAL_GetTick>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d901      	bls.n	8003cac <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003ca8:	2303      	movs	r3, #3
 8003caa:	e1b4      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cac:	4b2b      	ldr	r3, [pc, #172]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0302 	and.w	r3, r3, #2
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d0f0      	beq.n	8003c9a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb8:	4b28      	ldr	r3, [pc, #160]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	691b      	ldr	r3, [r3, #16]
 8003cc4:	00db      	lsls	r3, r3, #3
 8003cc6:	4925      	ldr	r1, [pc, #148]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	600b      	str	r3, [r1, #0]
 8003ccc:	e015      	b.n	8003cfa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cce:	4b24      	ldr	r3, [pc, #144]	@ (8003d60 <HAL_RCC_OscConfig+0x278>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd4:	f7fd ffd2 	bl	8001c7c <HAL_GetTick>
 8003cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cda:	e008      	b.n	8003cee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cdc:	f7fd ffce 	bl	8001c7c <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e193      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cee:	4b1b      	ldr	r3, [pc, #108]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1f0      	bne.n	8003cdc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0308 	and.w	r3, r3, #8
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d036      	beq.n	8003d74 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	695b      	ldr	r3, [r3, #20]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d016      	beq.n	8003d3c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d0e:	4b15      	ldr	r3, [pc, #84]	@ (8003d64 <HAL_RCC_OscConfig+0x27c>)
 8003d10:	2201      	movs	r2, #1
 8003d12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d14:	f7fd ffb2 	bl	8001c7c <HAL_GetTick>
 8003d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d1a:	e008      	b.n	8003d2e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d1c:	f7fd ffae 	bl	8001c7c <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e173      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8003d5c <HAL_RCC_OscConfig+0x274>)
 8003d30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d0f0      	beq.n	8003d1c <HAL_RCC_OscConfig+0x234>
 8003d3a:	e01b      	b.n	8003d74 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d3c:	4b09      	ldr	r3, [pc, #36]	@ (8003d64 <HAL_RCC_OscConfig+0x27c>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d42:	f7fd ff9b 	bl	8001c7c <HAL_GetTick>
 8003d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d48:	e00e      	b.n	8003d68 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d4a:	f7fd ff97 	bl	8001c7c <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	2b02      	cmp	r3, #2
 8003d56:	d907      	bls.n	8003d68 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	e15c      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
 8003d5c:	40023800 	.word	0x40023800
 8003d60:	42470000 	.word	0x42470000
 8003d64:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d68:	4b8a      	ldr	r3, [pc, #552]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003d6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d6c:	f003 0302 	and.w	r3, r3, #2
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1ea      	bne.n	8003d4a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0304 	and.w	r3, r3, #4
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f000 8097 	beq.w	8003eb0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d82:	2300      	movs	r3, #0
 8003d84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d86:	4b83      	ldr	r3, [pc, #524]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d10f      	bne.n	8003db2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d92:	2300      	movs	r3, #0
 8003d94:	60bb      	str	r3, [r7, #8]
 8003d96:	4b7f      	ldr	r3, [pc, #508]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d9a:	4a7e      	ldr	r2, [pc, #504]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003d9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003da0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003da2:	4b7c      	ldr	r3, [pc, #496]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003daa:	60bb      	str	r3, [r7, #8]
 8003dac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dae:	2301      	movs	r3, #1
 8003db0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db2:	4b79      	ldr	r3, [pc, #484]	@ (8003f98 <HAL_RCC_OscConfig+0x4b0>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d118      	bne.n	8003df0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dbe:	4b76      	ldr	r3, [pc, #472]	@ (8003f98 <HAL_RCC_OscConfig+0x4b0>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a75      	ldr	r2, [pc, #468]	@ (8003f98 <HAL_RCC_OscConfig+0x4b0>)
 8003dc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dca:	f7fd ff57 	bl	8001c7c <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dd2:	f7fd ff53 	bl	8001c7c <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e118      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de4:	4b6c      	ldr	r3, [pc, #432]	@ (8003f98 <HAL_RCC_OscConfig+0x4b0>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d0f0      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d106      	bne.n	8003e06 <HAL_RCC_OscConfig+0x31e>
 8003df8:	4b66      	ldr	r3, [pc, #408]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dfc:	4a65      	ldr	r2, [pc, #404]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003dfe:	f043 0301 	orr.w	r3, r3, #1
 8003e02:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e04:	e01c      	b.n	8003e40 <HAL_RCC_OscConfig+0x358>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	2b05      	cmp	r3, #5
 8003e0c:	d10c      	bne.n	8003e28 <HAL_RCC_OscConfig+0x340>
 8003e0e:	4b61      	ldr	r3, [pc, #388]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003e10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e12:	4a60      	ldr	r2, [pc, #384]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003e14:	f043 0304 	orr.w	r3, r3, #4
 8003e18:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e1a:	4b5e      	ldr	r3, [pc, #376]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003e1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e1e:	4a5d      	ldr	r2, [pc, #372]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003e20:	f043 0301 	orr.w	r3, r3, #1
 8003e24:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e26:	e00b      	b.n	8003e40 <HAL_RCC_OscConfig+0x358>
 8003e28:	4b5a      	ldr	r3, [pc, #360]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003e2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e2c:	4a59      	ldr	r2, [pc, #356]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003e2e:	f023 0301 	bic.w	r3, r3, #1
 8003e32:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e34:	4b57      	ldr	r3, [pc, #348]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e38:	4a56      	ldr	r2, [pc, #344]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003e3a:	f023 0304 	bic.w	r3, r3, #4
 8003e3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d015      	beq.n	8003e74 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e48:	f7fd ff18 	bl	8001c7c <HAL_GetTick>
 8003e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e4e:	e00a      	b.n	8003e66 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e50:	f7fd ff14 	bl	8001c7c <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e0d7      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e66:	4b4b      	ldr	r3, [pc, #300]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d0ee      	beq.n	8003e50 <HAL_RCC_OscConfig+0x368>
 8003e72:	e014      	b.n	8003e9e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e74:	f7fd ff02 	bl	8001c7c <HAL_GetTick>
 8003e78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e7a:	e00a      	b.n	8003e92 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e7c:	f7fd fefe 	bl	8001c7c <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d901      	bls.n	8003e92 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e0c1      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e92:	4b40      	ldr	r3, [pc, #256]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003e94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1ee      	bne.n	8003e7c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e9e:	7dfb      	ldrb	r3, [r7, #23]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d105      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ea4:	4b3b      	ldr	r3, [pc, #236]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea8:	4a3a      	ldr	r2, [pc, #232]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003eaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003eae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	699b      	ldr	r3, [r3, #24]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f000 80ad 	beq.w	8004014 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003eba:	4b36      	ldr	r3, [pc, #216]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f003 030c 	and.w	r3, r3, #12
 8003ec2:	2b08      	cmp	r3, #8
 8003ec4:	d060      	beq.n	8003f88 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d145      	bne.n	8003f5a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ece:	4b33      	ldr	r3, [pc, #204]	@ (8003f9c <HAL_RCC_OscConfig+0x4b4>)
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed4:	f7fd fed2 	bl	8001c7c <HAL_GetTick>
 8003ed8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eda:	e008      	b.n	8003eee <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003edc:	f7fd fece 	bl	8001c7c <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d901      	bls.n	8003eee <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e093      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eee:	4b29      	ldr	r3, [pc, #164]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d1f0      	bne.n	8003edc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	69da      	ldr	r2, [r3, #28]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a1b      	ldr	r3, [r3, #32]
 8003f02:	431a      	orrs	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f08:	019b      	lsls	r3, r3, #6
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f10:	085b      	lsrs	r3, r3, #1
 8003f12:	3b01      	subs	r3, #1
 8003f14:	041b      	lsls	r3, r3, #16
 8003f16:	431a      	orrs	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f1c:	061b      	lsls	r3, r3, #24
 8003f1e:	431a      	orrs	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f24:	071b      	lsls	r3, r3, #28
 8003f26:	491b      	ldr	r1, [pc, #108]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003f9c <HAL_RCC_OscConfig+0x4b4>)
 8003f2e:	2201      	movs	r2, #1
 8003f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f32:	f7fd fea3 	bl	8001c7c <HAL_GetTick>
 8003f36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f38:	e008      	b.n	8003f4c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f3a:	f7fd fe9f 	bl	8001c7c <HAL_GetTick>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	2b02      	cmp	r3, #2
 8003f46:	d901      	bls.n	8003f4c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e064      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f4c:	4b11      	ldr	r3, [pc, #68]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d0f0      	beq.n	8003f3a <HAL_RCC_OscConfig+0x452>
 8003f58:	e05c      	b.n	8004014 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f5a:	4b10      	ldr	r3, [pc, #64]	@ (8003f9c <HAL_RCC_OscConfig+0x4b4>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f60:	f7fd fe8c 	bl	8001c7c <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f68:	f7fd fe88 	bl	8001c7c <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e04d      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f7a:	4b06      	ldr	r3, [pc, #24]	@ (8003f94 <HAL_RCC_OscConfig+0x4ac>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1f0      	bne.n	8003f68 <HAL_RCC_OscConfig+0x480>
 8003f86:	e045      	b.n	8004014 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d107      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e040      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
 8003f94:	40023800 	.word	0x40023800
 8003f98:	40007000 	.word	0x40007000
 8003f9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fa0:	4b1f      	ldr	r3, [pc, #124]	@ (8004020 <HAL_RCC_OscConfig+0x538>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d030      	beq.n	8004010 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d129      	bne.n	8004010 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d122      	bne.n	8004010 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003fd6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d119      	bne.n	8004010 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe6:	085b      	lsrs	r3, r3, #1
 8003fe8:	3b01      	subs	r3, #1
 8003fea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d10f      	bne.n	8004010 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ffa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d107      	bne.n	8004010 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800400a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800400c:	429a      	cmp	r2, r3
 800400e:	d001      	beq.n	8004014 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e000      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3718      	adds	r7, #24
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	40023800 	.word	0x40023800

08004024 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e042      	b.n	80040bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	d106      	bne.n	8004050 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7fd fbb4 	bl	80017b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2224      	movs	r2, #36	@ 0x24
 8004054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68da      	ldr	r2, [r3, #12]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004066:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f000 f973 	bl	8004354 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	691a      	ldr	r2, [r3, #16]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800407c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	695a      	ldr	r2, [r3, #20]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800408c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68da      	ldr	r2, [r3, #12]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800409c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2220      	movs	r2, #32
 80040a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2220      	movs	r2, #32
 80040b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80040ba:	2300      	movs	r3, #0
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3708      	adds	r7, #8
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}

080040c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b08a      	sub	sp, #40	@ 0x28
 80040c8:	af02      	add	r7, sp, #8
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	603b      	str	r3, [r7, #0]
 80040d0:	4613      	mov	r3, r2
 80040d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80040d4:	2300      	movs	r3, #0
 80040d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	2b20      	cmp	r3, #32
 80040e2:	d175      	bne.n	80041d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d002      	beq.n	80040f0 <HAL_UART_Transmit+0x2c>
 80040ea:	88fb      	ldrh	r3, [r7, #6]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d101      	bne.n	80040f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e06e      	b.n	80041d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2221      	movs	r2, #33	@ 0x21
 80040fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004102:	f7fd fdbb 	bl	8001c7c <HAL_GetTick>
 8004106:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	88fa      	ldrh	r2, [r7, #6]
 800410c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	88fa      	ldrh	r2, [r7, #6]
 8004112:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800411c:	d108      	bne.n	8004130 <HAL_UART_Transmit+0x6c>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d104      	bne.n	8004130 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004126:	2300      	movs	r3, #0
 8004128:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	61bb      	str	r3, [r7, #24]
 800412e:	e003      	b.n	8004138 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004134:	2300      	movs	r3, #0
 8004136:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004138:	e02e      	b.n	8004198 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	9300      	str	r3, [sp, #0]
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	2200      	movs	r2, #0
 8004142:	2180      	movs	r1, #128	@ 0x80
 8004144:	68f8      	ldr	r0, [r7, #12]
 8004146:	f000 f848 	bl	80041da <UART_WaitOnFlagUntilTimeout>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d005      	beq.n	800415c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2220      	movs	r2, #32
 8004154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004158:	2303      	movs	r3, #3
 800415a:	e03a      	b.n	80041d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d10b      	bne.n	800417a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	881b      	ldrh	r3, [r3, #0]
 8004166:	461a      	mov	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004170:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	3302      	adds	r3, #2
 8004176:	61bb      	str	r3, [r7, #24]
 8004178:	e007      	b.n	800418a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	781a      	ldrb	r2, [r3, #0]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	3301      	adds	r3, #1
 8004188:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800418e:	b29b      	uxth	r3, r3
 8004190:	3b01      	subs	r3, #1
 8004192:	b29a      	uxth	r2, r3
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800419c:	b29b      	uxth	r3, r3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1cb      	bne.n	800413a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	9300      	str	r3, [sp, #0]
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	2200      	movs	r2, #0
 80041aa:	2140      	movs	r1, #64	@ 0x40
 80041ac:	68f8      	ldr	r0, [r7, #12]
 80041ae:	f000 f814 	bl	80041da <UART_WaitOnFlagUntilTimeout>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d005      	beq.n	80041c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2220      	movs	r2, #32
 80041bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80041c0:	2303      	movs	r3, #3
 80041c2:	e006      	b.n	80041d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2220      	movs	r2, #32
 80041c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80041cc:	2300      	movs	r3, #0
 80041ce:	e000      	b.n	80041d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80041d0:	2302      	movs	r3, #2
  }
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3720      	adds	r7, #32
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}

080041da <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80041da:	b580      	push	{r7, lr}
 80041dc:	b086      	sub	sp, #24
 80041de:	af00      	add	r7, sp, #0
 80041e0:	60f8      	str	r0, [r7, #12]
 80041e2:	60b9      	str	r1, [r7, #8]
 80041e4:	603b      	str	r3, [r7, #0]
 80041e6:	4613      	mov	r3, r2
 80041e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041ea:	e03b      	b.n	8004264 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041ec:	6a3b      	ldr	r3, [r7, #32]
 80041ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041f2:	d037      	beq.n	8004264 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041f4:	f7fd fd42 	bl	8001c7c <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	6a3a      	ldr	r2, [r7, #32]
 8004200:	429a      	cmp	r2, r3
 8004202:	d302      	bcc.n	800420a <UART_WaitOnFlagUntilTimeout+0x30>
 8004204:	6a3b      	ldr	r3, [r7, #32]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e03a      	b.n	8004284 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	f003 0304 	and.w	r3, r3, #4
 8004218:	2b00      	cmp	r3, #0
 800421a:	d023      	beq.n	8004264 <UART_WaitOnFlagUntilTimeout+0x8a>
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	2b80      	cmp	r3, #128	@ 0x80
 8004220:	d020      	beq.n	8004264 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	2b40      	cmp	r3, #64	@ 0x40
 8004226:	d01d      	beq.n	8004264 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0308 	and.w	r3, r3, #8
 8004232:	2b08      	cmp	r3, #8
 8004234:	d116      	bne.n	8004264 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004236:	2300      	movs	r3, #0
 8004238:	617b      	str	r3, [r7, #20]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	617b      	str	r3, [r7, #20]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	617b      	str	r3, [r7, #20]
 800424a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800424c:	68f8      	ldr	r0, [r7, #12]
 800424e:	f000 f81d 	bl	800428c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2208      	movs	r2, #8
 8004256:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e00f      	b.n	8004284 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	4013      	ands	r3, r2
 800426e:	68ba      	ldr	r2, [r7, #8]
 8004270:	429a      	cmp	r2, r3
 8004272:	bf0c      	ite	eq
 8004274:	2301      	moveq	r3, #1
 8004276:	2300      	movne	r3, #0
 8004278:	b2db      	uxtb	r3, r3
 800427a:	461a      	mov	r2, r3
 800427c:	79fb      	ldrb	r3, [r7, #7]
 800427e:	429a      	cmp	r2, r3
 8004280:	d0b4      	beq.n	80041ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3718      	adds	r7, #24
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800428c:	b480      	push	{r7}
 800428e:	b095      	sub	sp, #84	@ 0x54
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	330c      	adds	r3, #12
 800429a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800429e:	e853 3f00 	ldrex	r3, [r3]
 80042a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80042a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	330c      	adds	r3, #12
 80042b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80042b4:	643a      	str	r2, [r7, #64]	@ 0x40
 80042b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80042ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042bc:	e841 2300 	strex	r3, r2, [r1]
 80042c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d1e5      	bne.n	8004294 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	3314      	adds	r3, #20
 80042ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d0:	6a3b      	ldr	r3, [r7, #32]
 80042d2:	e853 3f00 	ldrex	r3, [r3]
 80042d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	f023 0301 	bic.w	r3, r3, #1
 80042de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	3314      	adds	r3, #20
 80042e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042f0:	e841 2300 	strex	r3, r2, [r1]
 80042f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80042f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d1e5      	bne.n	80042c8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004300:	2b01      	cmp	r3, #1
 8004302:	d119      	bne.n	8004338 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	330c      	adds	r3, #12
 800430a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	e853 3f00 	ldrex	r3, [r3]
 8004312:	60bb      	str	r3, [r7, #8]
   return(result);
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	f023 0310 	bic.w	r3, r3, #16
 800431a:	647b      	str	r3, [r7, #68]	@ 0x44
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	330c      	adds	r3, #12
 8004322:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004324:	61ba      	str	r2, [r7, #24]
 8004326:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004328:	6979      	ldr	r1, [r7, #20]
 800432a:	69ba      	ldr	r2, [r7, #24]
 800432c:	e841 2300 	strex	r3, r2, [r1]
 8004330:	613b      	str	r3, [r7, #16]
   return(result);
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1e5      	bne.n	8004304 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2220      	movs	r2, #32
 800433c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004346:	bf00      	nop
 8004348:	3754      	adds	r7, #84	@ 0x54
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
	...

08004354 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004354:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004358:	b0c0      	sub	sp, #256	@ 0x100
 800435a:	af00      	add	r7, sp, #0
 800435c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	691b      	ldr	r3, [r3, #16]
 8004368:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800436c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004370:	68d9      	ldr	r1, [r3, #12]
 8004372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	ea40 0301 	orr.w	r3, r0, r1
 800437c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800437e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004382:	689a      	ldr	r2, [r3, #8]
 8004384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004388:	691b      	ldr	r3, [r3, #16]
 800438a:	431a      	orrs	r2, r3
 800438c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	431a      	orrs	r2, r3
 8004394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004398:	69db      	ldr	r3, [r3, #28]
 800439a:	4313      	orrs	r3, r2
 800439c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80043a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80043ac:	f021 010c 	bic.w	r1, r1, #12
 80043b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80043ba:	430b      	orrs	r3, r1
 80043bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	695b      	ldr	r3, [r3, #20]
 80043c6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80043ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ce:	6999      	ldr	r1, [r3, #24]
 80043d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	ea40 0301 	orr.w	r3, r0, r1
 80043da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	4b8f      	ldr	r3, [pc, #572]	@ (8004620 <UART_SetConfig+0x2cc>)
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d005      	beq.n	80043f4 <UART_SetConfig+0xa0>
 80043e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	4b8d      	ldr	r3, [pc, #564]	@ (8004624 <UART_SetConfig+0x2d0>)
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d104      	bne.n	80043fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80043f4:	f7ff f934 	bl	8003660 <HAL_RCC_GetPCLK2Freq>
 80043f8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80043fc:	e003      	b.n	8004406 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80043fe:	f7ff f91b 	bl	8003638 <HAL_RCC_GetPCLK1Freq>
 8004402:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800440a:	69db      	ldr	r3, [r3, #28]
 800440c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004410:	f040 810c 	bne.w	800462c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004414:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004418:	2200      	movs	r2, #0
 800441a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800441e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004422:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004426:	4622      	mov	r2, r4
 8004428:	462b      	mov	r3, r5
 800442a:	1891      	adds	r1, r2, r2
 800442c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800442e:	415b      	adcs	r3, r3
 8004430:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004432:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004436:	4621      	mov	r1, r4
 8004438:	eb12 0801 	adds.w	r8, r2, r1
 800443c:	4629      	mov	r1, r5
 800443e:	eb43 0901 	adc.w	r9, r3, r1
 8004442:	f04f 0200 	mov.w	r2, #0
 8004446:	f04f 0300 	mov.w	r3, #0
 800444a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800444e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004452:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004456:	4690      	mov	r8, r2
 8004458:	4699      	mov	r9, r3
 800445a:	4623      	mov	r3, r4
 800445c:	eb18 0303 	adds.w	r3, r8, r3
 8004460:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004464:	462b      	mov	r3, r5
 8004466:	eb49 0303 	adc.w	r3, r9, r3
 800446a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800446e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800447a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800447e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004482:	460b      	mov	r3, r1
 8004484:	18db      	adds	r3, r3, r3
 8004486:	653b      	str	r3, [r7, #80]	@ 0x50
 8004488:	4613      	mov	r3, r2
 800448a:	eb42 0303 	adc.w	r3, r2, r3
 800448e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004490:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004494:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004498:	f7fc fbb6 	bl	8000c08 <__aeabi_uldivmod>
 800449c:	4602      	mov	r2, r0
 800449e:	460b      	mov	r3, r1
 80044a0:	4b61      	ldr	r3, [pc, #388]	@ (8004628 <UART_SetConfig+0x2d4>)
 80044a2:	fba3 2302 	umull	r2, r3, r3, r2
 80044a6:	095b      	lsrs	r3, r3, #5
 80044a8:	011c      	lsls	r4, r3, #4
 80044aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044ae:	2200      	movs	r2, #0
 80044b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80044b4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80044b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80044bc:	4642      	mov	r2, r8
 80044be:	464b      	mov	r3, r9
 80044c0:	1891      	adds	r1, r2, r2
 80044c2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80044c4:	415b      	adcs	r3, r3
 80044c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80044cc:	4641      	mov	r1, r8
 80044ce:	eb12 0a01 	adds.w	sl, r2, r1
 80044d2:	4649      	mov	r1, r9
 80044d4:	eb43 0b01 	adc.w	fp, r3, r1
 80044d8:	f04f 0200 	mov.w	r2, #0
 80044dc:	f04f 0300 	mov.w	r3, #0
 80044e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80044e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80044e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044ec:	4692      	mov	sl, r2
 80044ee:	469b      	mov	fp, r3
 80044f0:	4643      	mov	r3, r8
 80044f2:	eb1a 0303 	adds.w	r3, sl, r3
 80044f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044fa:	464b      	mov	r3, r9
 80044fc:	eb4b 0303 	adc.w	r3, fp, r3
 8004500:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	2200      	movs	r2, #0
 800450c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004510:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004514:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004518:	460b      	mov	r3, r1
 800451a:	18db      	adds	r3, r3, r3
 800451c:	643b      	str	r3, [r7, #64]	@ 0x40
 800451e:	4613      	mov	r3, r2
 8004520:	eb42 0303 	adc.w	r3, r2, r3
 8004524:	647b      	str	r3, [r7, #68]	@ 0x44
 8004526:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800452a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800452e:	f7fc fb6b 	bl	8000c08 <__aeabi_uldivmod>
 8004532:	4602      	mov	r2, r0
 8004534:	460b      	mov	r3, r1
 8004536:	4611      	mov	r1, r2
 8004538:	4b3b      	ldr	r3, [pc, #236]	@ (8004628 <UART_SetConfig+0x2d4>)
 800453a:	fba3 2301 	umull	r2, r3, r3, r1
 800453e:	095b      	lsrs	r3, r3, #5
 8004540:	2264      	movs	r2, #100	@ 0x64
 8004542:	fb02 f303 	mul.w	r3, r2, r3
 8004546:	1acb      	subs	r3, r1, r3
 8004548:	00db      	lsls	r3, r3, #3
 800454a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800454e:	4b36      	ldr	r3, [pc, #216]	@ (8004628 <UART_SetConfig+0x2d4>)
 8004550:	fba3 2302 	umull	r2, r3, r3, r2
 8004554:	095b      	lsrs	r3, r3, #5
 8004556:	005b      	lsls	r3, r3, #1
 8004558:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800455c:	441c      	add	r4, r3
 800455e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004562:	2200      	movs	r2, #0
 8004564:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004568:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800456c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004570:	4642      	mov	r2, r8
 8004572:	464b      	mov	r3, r9
 8004574:	1891      	adds	r1, r2, r2
 8004576:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004578:	415b      	adcs	r3, r3
 800457a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800457c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004580:	4641      	mov	r1, r8
 8004582:	1851      	adds	r1, r2, r1
 8004584:	6339      	str	r1, [r7, #48]	@ 0x30
 8004586:	4649      	mov	r1, r9
 8004588:	414b      	adcs	r3, r1
 800458a:	637b      	str	r3, [r7, #52]	@ 0x34
 800458c:	f04f 0200 	mov.w	r2, #0
 8004590:	f04f 0300 	mov.w	r3, #0
 8004594:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004598:	4659      	mov	r1, fp
 800459a:	00cb      	lsls	r3, r1, #3
 800459c:	4651      	mov	r1, sl
 800459e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045a2:	4651      	mov	r1, sl
 80045a4:	00ca      	lsls	r2, r1, #3
 80045a6:	4610      	mov	r0, r2
 80045a8:	4619      	mov	r1, r3
 80045aa:	4603      	mov	r3, r0
 80045ac:	4642      	mov	r2, r8
 80045ae:	189b      	adds	r3, r3, r2
 80045b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045b4:	464b      	mov	r3, r9
 80045b6:	460a      	mov	r2, r1
 80045b8:	eb42 0303 	adc.w	r3, r2, r3
 80045bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80045cc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80045d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80045d4:	460b      	mov	r3, r1
 80045d6:	18db      	adds	r3, r3, r3
 80045d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045da:	4613      	mov	r3, r2
 80045dc:	eb42 0303 	adc.w	r3, r2, r3
 80045e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80045e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80045ea:	f7fc fb0d 	bl	8000c08 <__aeabi_uldivmod>
 80045ee:	4602      	mov	r2, r0
 80045f0:	460b      	mov	r3, r1
 80045f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004628 <UART_SetConfig+0x2d4>)
 80045f4:	fba3 1302 	umull	r1, r3, r3, r2
 80045f8:	095b      	lsrs	r3, r3, #5
 80045fa:	2164      	movs	r1, #100	@ 0x64
 80045fc:	fb01 f303 	mul.w	r3, r1, r3
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	3332      	adds	r3, #50	@ 0x32
 8004606:	4a08      	ldr	r2, [pc, #32]	@ (8004628 <UART_SetConfig+0x2d4>)
 8004608:	fba2 2303 	umull	r2, r3, r2, r3
 800460c:	095b      	lsrs	r3, r3, #5
 800460e:	f003 0207 	and.w	r2, r3, #7
 8004612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4422      	add	r2, r4
 800461a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800461c:	e106      	b.n	800482c <UART_SetConfig+0x4d8>
 800461e:	bf00      	nop
 8004620:	40011000 	.word	0x40011000
 8004624:	40011400 	.word	0x40011400
 8004628:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800462c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004630:	2200      	movs	r2, #0
 8004632:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004636:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800463a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800463e:	4642      	mov	r2, r8
 8004640:	464b      	mov	r3, r9
 8004642:	1891      	adds	r1, r2, r2
 8004644:	6239      	str	r1, [r7, #32]
 8004646:	415b      	adcs	r3, r3
 8004648:	627b      	str	r3, [r7, #36]	@ 0x24
 800464a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800464e:	4641      	mov	r1, r8
 8004650:	1854      	adds	r4, r2, r1
 8004652:	4649      	mov	r1, r9
 8004654:	eb43 0501 	adc.w	r5, r3, r1
 8004658:	f04f 0200 	mov.w	r2, #0
 800465c:	f04f 0300 	mov.w	r3, #0
 8004660:	00eb      	lsls	r3, r5, #3
 8004662:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004666:	00e2      	lsls	r2, r4, #3
 8004668:	4614      	mov	r4, r2
 800466a:	461d      	mov	r5, r3
 800466c:	4643      	mov	r3, r8
 800466e:	18e3      	adds	r3, r4, r3
 8004670:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004674:	464b      	mov	r3, r9
 8004676:	eb45 0303 	adc.w	r3, r5, r3
 800467a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800467e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800468a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800468e:	f04f 0200 	mov.w	r2, #0
 8004692:	f04f 0300 	mov.w	r3, #0
 8004696:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800469a:	4629      	mov	r1, r5
 800469c:	008b      	lsls	r3, r1, #2
 800469e:	4621      	mov	r1, r4
 80046a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046a4:	4621      	mov	r1, r4
 80046a6:	008a      	lsls	r2, r1, #2
 80046a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80046ac:	f7fc faac 	bl	8000c08 <__aeabi_uldivmod>
 80046b0:	4602      	mov	r2, r0
 80046b2:	460b      	mov	r3, r1
 80046b4:	4b60      	ldr	r3, [pc, #384]	@ (8004838 <UART_SetConfig+0x4e4>)
 80046b6:	fba3 2302 	umull	r2, r3, r3, r2
 80046ba:	095b      	lsrs	r3, r3, #5
 80046bc:	011c      	lsls	r4, r3, #4
 80046be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046c2:	2200      	movs	r2, #0
 80046c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80046c8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80046cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80046d0:	4642      	mov	r2, r8
 80046d2:	464b      	mov	r3, r9
 80046d4:	1891      	adds	r1, r2, r2
 80046d6:	61b9      	str	r1, [r7, #24]
 80046d8:	415b      	adcs	r3, r3
 80046da:	61fb      	str	r3, [r7, #28]
 80046dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046e0:	4641      	mov	r1, r8
 80046e2:	1851      	adds	r1, r2, r1
 80046e4:	6139      	str	r1, [r7, #16]
 80046e6:	4649      	mov	r1, r9
 80046e8:	414b      	adcs	r3, r1
 80046ea:	617b      	str	r3, [r7, #20]
 80046ec:	f04f 0200 	mov.w	r2, #0
 80046f0:	f04f 0300 	mov.w	r3, #0
 80046f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046f8:	4659      	mov	r1, fp
 80046fa:	00cb      	lsls	r3, r1, #3
 80046fc:	4651      	mov	r1, sl
 80046fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004702:	4651      	mov	r1, sl
 8004704:	00ca      	lsls	r2, r1, #3
 8004706:	4610      	mov	r0, r2
 8004708:	4619      	mov	r1, r3
 800470a:	4603      	mov	r3, r0
 800470c:	4642      	mov	r2, r8
 800470e:	189b      	adds	r3, r3, r2
 8004710:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004714:	464b      	mov	r3, r9
 8004716:	460a      	mov	r2, r1
 8004718:	eb42 0303 	adc.w	r3, r2, r3
 800471c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	67bb      	str	r3, [r7, #120]	@ 0x78
 800472a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800472c:	f04f 0200 	mov.w	r2, #0
 8004730:	f04f 0300 	mov.w	r3, #0
 8004734:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004738:	4649      	mov	r1, r9
 800473a:	008b      	lsls	r3, r1, #2
 800473c:	4641      	mov	r1, r8
 800473e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004742:	4641      	mov	r1, r8
 8004744:	008a      	lsls	r2, r1, #2
 8004746:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800474a:	f7fc fa5d 	bl	8000c08 <__aeabi_uldivmod>
 800474e:	4602      	mov	r2, r0
 8004750:	460b      	mov	r3, r1
 8004752:	4611      	mov	r1, r2
 8004754:	4b38      	ldr	r3, [pc, #224]	@ (8004838 <UART_SetConfig+0x4e4>)
 8004756:	fba3 2301 	umull	r2, r3, r3, r1
 800475a:	095b      	lsrs	r3, r3, #5
 800475c:	2264      	movs	r2, #100	@ 0x64
 800475e:	fb02 f303 	mul.w	r3, r2, r3
 8004762:	1acb      	subs	r3, r1, r3
 8004764:	011b      	lsls	r3, r3, #4
 8004766:	3332      	adds	r3, #50	@ 0x32
 8004768:	4a33      	ldr	r2, [pc, #204]	@ (8004838 <UART_SetConfig+0x4e4>)
 800476a:	fba2 2303 	umull	r2, r3, r2, r3
 800476e:	095b      	lsrs	r3, r3, #5
 8004770:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004774:	441c      	add	r4, r3
 8004776:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800477a:	2200      	movs	r2, #0
 800477c:	673b      	str	r3, [r7, #112]	@ 0x70
 800477e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004780:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004784:	4642      	mov	r2, r8
 8004786:	464b      	mov	r3, r9
 8004788:	1891      	adds	r1, r2, r2
 800478a:	60b9      	str	r1, [r7, #8]
 800478c:	415b      	adcs	r3, r3
 800478e:	60fb      	str	r3, [r7, #12]
 8004790:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004794:	4641      	mov	r1, r8
 8004796:	1851      	adds	r1, r2, r1
 8004798:	6039      	str	r1, [r7, #0]
 800479a:	4649      	mov	r1, r9
 800479c:	414b      	adcs	r3, r1
 800479e:	607b      	str	r3, [r7, #4]
 80047a0:	f04f 0200 	mov.w	r2, #0
 80047a4:	f04f 0300 	mov.w	r3, #0
 80047a8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80047ac:	4659      	mov	r1, fp
 80047ae:	00cb      	lsls	r3, r1, #3
 80047b0:	4651      	mov	r1, sl
 80047b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047b6:	4651      	mov	r1, sl
 80047b8:	00ca      	lsls	r2, r1, #3
 80047ba:	4610      	mov	r0, r2
 80047bc:	4619      	mov	r1, r3
 80047be:	4603      	mov	r3, r0
 80047c0:	4642      	mov	r2, r8
 80047c2:	189b      	adds	r3, r3, r2
 80047c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047c6:	464b      	mov	r3, r9
 80047c8:	460a      	mov	r2, r1
 80047ca:	eb42 0303 	adc.w	r3, r2, r3
 80047ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80047d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80047da:	667a      	str	r2, [r7, #100]	@ 0x64
 80047dc:	f04f 0200 	mov.w	r2, #0
 80047e0:	f04f 0300 	mov.w	r3, #0
 80047e4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80047e8:	4649      	mov	r1, r9
 80047ea:	008b      	lsls	r3, r1, #2
 80047ec:	4641      	mov	r1, r8
 80047ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047f2:	4641      	mov	r1, r8
 80047f4:	008a      	lsls	r2, r1, #2
 80047f6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80047fa:	f7fc fa05 	bl	8000c08 <__aeabi_uldivmod>
 80047fe:	4602      	mov	r2, r0
 8004800:	460b      	mov	r3, r1
 8004802:	4b0d      	ldr	r3, [pc, #52]	@ (8004838 <UART_SetConfig+0x4e4>)
 8004804:	fba3 1302 	umull	r1, r3, r3, r2
 8004808:	095b      	lsrs	r3, r3, #5
 800480a:	2164      	movs	r1, #100	@ 0x64
 800480c:	fb01 f303 	mul.w	r3, r1, r3
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	011b      	lsls	r3, r3, #4
 8004814:	3332      	adds	r3, #50	@ 0x32
 8004816:	4a08      	ldr	r2, [pc, #32]	@ (8004838 <UART_SetConfig+0x4e4>)
 8004818:	fba2 2303 	umull	r2, r3, r2, r3
 800481c:	095b      	lsrs	r3, r3, #5
 800481e:	f003 020f 	and.w	r2, r3, #15
 8004822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4422      	add	r2, r4
 800482a:	609a      	str	r2, [r3, #8]
}
 800482c:	bf00      	nop
 800482e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004832:	46bd      	mov	sp, r7
 8004834:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004838:	51eb851f 	.word	0x51eb851f

0800483c <__cvt>:
 800483c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004840:	ec57 6b10 	vmov	r6, r7, d0
 8004844:	2f00      	cmp	r7, #0
 8004846:	460c      	mov	r4, r1
 8004848:	4619      	mov	r1, r3
 800484a:	463b      	mov	r3, r7
 800484c:	bfbb      	ittet	lt
 800484e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004852:	461f      	movlt	r7, r3
 8004854:	2300      	movge	r3, #0
 8004856:	232d      	movlt	r3, #45	@ 0x2d
 8004858:	700b      	strb	r3, [r1, #0]
 800485a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800485c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004860:	4691      	mov	r9, r2
 8004862:	f023 0820 	bic.w	r8, r3, #32
 8004866:	bfbc      	itt	lt
 8004868:	4632      	movlt	r2, r6
 800486a:	4616      	movlt	r6, r2
 800486c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004870:	d005      	beq.n	800487e <__cvt+0x42>
 8004872:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004876:	d100      	bne.n	800487a <__cvt+0x3e>
 8004878:	3401      	adds	r4, #1
 800487a:	2102      	movs	r1, #2
 800487c:	e000      	b.n	8004880 <__cvt+0x44>
 800487e:	2103      	movs	r1, #3
 8004880:	ab03      	add	r3, sp, #12
 8004882:	9301      	str	r3, [sp, #4]
 8004884:	ab02      	add	r3, sp, #8
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	ec47 6b10 	vmov	d0, r6, r7
 800488c:	4653      	mov	r3, sl
 800488e:	4622      	mov	r2, r4
 8004890:	f000 ff56 	bl	8005740 <_dtoa_r>
 8004894:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004898:	4605      	mov	r5, r0
 800489a:	d119      	bne.n	80048d0 <__cvt+0x94>
 800489c:	f019 0f01 	tst.w	r9, #1
 80048a0:	d00e      	beq.n	80048c0 <__cvt+0x84>
 80048a2:	eb00 0904 	add.w	r9, r0, r4
 80048a6:	2200      	movs	r2, #0
 80048a8:	2300      	movs	r3, #0
 80048aa:	4630      	mov	r0, r6
 80048ac:	4639      	mov	r1, r7
 80048ae:	f7fc f93b 	bl	8000b28 <__aeabi_dcmpeq>
 80048b2:	b108      	cbz	r0, 80048b8 <__cvt+0x7c>
 80048b4:	f8cd 900c 	str.w	r9, [sp, #12]
 80048b8:	2230      	movs	r2, #48	@ 0x30
 80048ba:	9b03      	ldr	r3, [sp, #12]
 80048bc:	454b      	cmp	r3, r9
 80048be:	d31e      	bcc.n	80048fe <__cvt+0xc2>
 80048c0:	9b03      	ldr	r3, [sp, #12]
 80048c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80048c4:	1b5b      	subs	r3, r3, r5
 80048c6:	4628      	mov	r0, r5
 80048c8:	6013      	str	r3, [r2, #0]
 80048ca:	b004      	add	sp, #16
 80048cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80048d4:	eb00 0904 	add.w	r9, r0, r4
 80048d8:	d1e5      	bne.n	80048a6 <__cvt+0x6a>
 80048da:	7803      	ldrb	r3, [r0, #0]
 80048dc:	2b30      	cmp	r3, #48	@ 0x30
 80048de:	d10a      	bne.n	80048f6 <__cvt+0xba>
 80048e0:	2200      	movs	r2, #0
 80048e2:	2300      	movs	r3, #0
 80048e4:	4630      	mov	r0, r6
 80048e6:	4639      	mov	r1, r7
 80048e8:	f7fc f91e 	bl	8000b28 <__aeabi_dcmpeq>
 80048ec:	b918      	cbnz	r0, 80048f6 <__cvt+0xba>
 80048ee:	f1c4 0401 	rsb	r4, r4, #1
 80048f2:	f8ca 4000 	str.w	r4, [sl]
 80048f6:	f8da 3000 	ldr.w	r3, [sl]
 80048fa:	4499      	add	r9, r3
 80048fc:	e7d3      	b.n	80048a6 <__cvt+0x6a>
 80048fe:	1c59      	adds	r1, r3, #1
 8004900:	9103      	str	r1, [sp, #12]
 8004902:	701a      	strb	r2, [r3, #0]
 8004904:	e7d9      	b.n	80048ba <__cvt+0x7e>

08004906 <__exponent>:
 8004906:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004908:	2900      	cmp	r1, #0
 800490a:	bfba      	itte	lt
 800490c:	4249      	neglt	r1, r1
 800490e:	232d      	movlt	r3, #45	@ 0x2d
 8004910:	232b      	movge	r3, #43	@ 0x2b
 8004912:	2909      	cmp	r1, #9
 8004914:	7002      	strb	r2, [r0, #0]
 8004916:	7043      	strb	r3, [r0, #1]
 8004918:	dd29      	ble.n	800496e <__exponent+0x68>
 800491a:	f10d 0307 	add.w	r3, sp, #7
 800491e:	461d      	mov	r5, r3
 8004920:	270a      	movs	r7, #10
 8004922:	461a      	mov	r2, r3
 8004924:	fbb1 f6f7 	udiv	r6, r1, r7
 8004928:	fb07 1416 	mls	r4, r7, r6, r1
 800492c:	3430      	adds	r4, #48	@ 0x30
 800492e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004932:	460c      	mov	r4, r1
 8004934:	2c63      	cmp	r4, #99	@ 0x63
 8004936:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800493a:	4631      	mov	r1, r6
 800493c:	dcf1      	bgt.n	8004922 <__exponent+0x1c>
 800493e:	3130      	adds	r1, #48	@ 0x30
 8004940:	1e94      	subs	r4, r2, #2
 8004942:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004946:	1c41      	adds	r1, r0, #1
 8004948:	4623      	mov	r3, r4
 800494a:	42ab      	cmp	r3, r5
 800494c:	d30a      	bcc.n	8004964 <__exponent+0x5e>
 800494e:	f10d 0309 	add.w	r3, sp, #9
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	42ac      	cmp	r4, r5
 8004956:	bf88      	it	hi
 8004958:	2300      	movhi	r3, #0
 800495a:	3302      	adds	r3, #2
 800495c:	4403      	add	r3, r0
 800495e:	1a18      	subs	r0, r3, r0
 8004960:	b003      	add	sp, #12
 8004962:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004964:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004968:	f801 6f01 	strb.w	r6, [r1, #1]!
 800496c:	e7ed      	b.n	800494a <__exponent+0x44>
 800496e:	2330      	movs	r3, #48	@ 0x30
 8004970:	3130      	adds	r1, #48	@ 0x30
 8004972:	7083      	strb	r3, [r0, #2]
 8004974:	70c1      	strb	r1, [r0, #3]
 8004976:	1d03      	adds	r3, r0, #4
 8004978:	e7f1      	b.n	800495e <__exponent+0x58>
	...

0800497c <_printf_float>:
 800497c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004980:	b08d      	sub	sp, #52	@ 0x34
 8004982:	460c      	mov	r4, r1
 8004984:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004988:	4616      	mov	r6, r2
 800498a:	461f      	mov	r7, r3
 800498c:	4605      	mov	r5, r0
 800498e:	f000 fdc7 	bl	8005520 <_localeconv_r>
 8004992:	6803      	ldr	r3, [r0, #0]
 8004994:	9304      	str	r3, [sp, #16]
 8004996:	4618      	mov	r0, r3
 8004998:	f7fb fc9a 	bl	80002d0 <strlen>
 800499c:	2300      	movs	r3, #0
 800499e:	930a      	str	r3, [sp, #40]	@ 0x28
 80049a0:	f8d8 3000 	ldr.w	r3, [r8]
 80049a4:	9005      	str	r0, [sp, #20]
 80049a6:	3307      	adds	r3, #7
 80049a8:	f023 0307 	bic.w	r3, r3, #7
 80049ac:	f103 0208 	add.w	r2, r3, #8
 80049b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80049b4:	f8d4 b000 	ldr.w	fp, [r4]
 80049b8:	f8c8 2000 	str.w	r2, [r8]
 80049bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80049c0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80049c4:	9307      	str	r3, [sp, #28]
 80049c6:	f8cd 8018 	str.w	r8, [sp, #24]
 80049ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80049ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80049d2:	4b9c      	ldr	r3, [pc, #624]	@ (8004c44 <_printf_float+0x2c8>)
 80049d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80049d8:	f7fc f8d8 	bl	8000b8c <__aeabi_dcmpun>
 80049dc:	bb70      	cbnz	r0, 8004a3c <_printf_float+0xc0>
 80049de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80049e2:	4b98      	ldr	r3, [pc, #608]	@ (8004c44 <_printf_float+0x2c8>)
 80049e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80049e8:	f7fc f8b2 	bl	8000b50 <__aeabi_dcmple>
 80049ec:	bb30      	cbnz	r0, 8004a3c <_printf_float+0xc0>
 80049ee:	2200      	movs	r2, #0
 80049f0:	2300      	movs	r3, #0
 80049f2:	4640      	mov	r0, r8
 80049f4:	4649      	mov	r1, r9
 80049f6:	f7fc f8a1 	bl	8000b3c <__aeabi_dcmplt>
 80049fa:	b110      	cbz	r0, 8004a02 <_printf_float+0x86>
 80049fc:	232d      	movs	r3, #45	@ 0x2d
 80049fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a02:	4a91      	ldr	r2, [pc, #580]	@ (8004c48 <_printf_float+0x2cc>)
 8004a04:	4b91      	ldr	r3, [pc, #580]	@ (8004c4c <_printf_float+0x2d0>)
 8004a06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004a0a:	bf8c      	ite	hi
 8004a0c:	4690      	movhi	r8, r2
 8004a0e:	4698      	movls	r8, r3
 8004a10:	2303      	movs	r3, #3
 8004a12:	6123      	str	r3, [r4, #16]
 8004a14:	f02b 0304 	bic.w	r3, fp, #4
 8004a18:	6023      	str	r3, [r4, #0]
 8004a1a:	f04f 0900 	mov.w	r9, #0
 8004a1e:	9700      	str	r7, [sp, #0]
 8004a20:	4633      	mov	r3, r6
 8004a22:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004a24:	4621      	mov	r1, r4
 8004a26:	4628      	mov	r0, r5
 8004a28:	f000 f9d2 	bl	8004dd0 <_printf_common>
 8004a2c:	3001      	adds	r0, #1
 8004a2e:	f040 808d 	bne.w	8004b4c <_printf_float+0x1d0>
 8004a32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a36:	b00d      	add	sp, #52	@ 0x34
 8004a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a3c:	4642      	mov	r2, r8
 8004a3e:	464b      	mov	r3, r9
 8004a40:	4640      	mov	r0, r8
 8004a42:	4649      	mov	r1, r9
 8004a44:	f7fc f8a2 	bl	8000b8c <__aeabi_dcmpun>
 8004a48:	b140      	cbz	r0, 8004a5c <_printf_float+0xe0>
 8004a4a:	464b      	mov	r3, r9
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	bfbc      	itt	lt
 8004a50:	232d      	movlt	r3, #45	@ 0x2d
 8004a52:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004a56:	4a7e      	ldr	r2, [pc, #504]	@ (8004c50 <_printf_float+0x2d4>)
 8004a58:	4b7e      	ldr	r3, [pc, #504]	@ (8004c54 <_printf_float+0x2d8>)
 8004a5a:	e7d4      	b.n	8004a06 <_printf_float+0x8a>
 8004a5c:	6863      	ldr	r3, [r4, #4]
 8004a5e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004a62:	9206      	str	r2, [sp, #24]
 8004a64:	1c5a      	adds	r2, r3, #1
 8004a66:	d13b      	bne.n	8004ae0 <_printf_float+0x164>
 8004a68:	2306      	movs	r3, #6
 8004a6a:	6063      	str	r3, [r4, #4]
 8004a6c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004a70:	2300      	movs	r3, #0
 8004a72:	6022      	str	r2, [r4, #0]
 8004a74:	9303      	str	r3, [sp, #12]
 8004a76:	ab0a      	add	r3, sp, #40	@ 0x28
 8004a78:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004a7c:	ab09      	add	r3, sp, #36	@ 0x24
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	6861      	ldr	r1, [r4, #4]
 8004a82:	ec49 8b10 	vmov	d0, r8, r9
 8004a86:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004a8a:	4628      	mov	r0, r5
 8004a8c:	f7ff fed6 	bl	800483c <__cvt>
 8004a90:	9b06      	ldr	r3, [sp, #24]
 8004a92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004a94:	2b47      	cmp	r3, #71	@ 0x47
 8004a96:	4680      	mov	r8, r0
 8004a98:	d129      	bne.n	8004aee <_printf_float+0x172>
 8004a9a:	1cc8      	adds	r0, r1, #3
 8004a9c:	db02      	blt.n	8004aa4 <_printf_float+0x128>
 8004a9e:	6863      	ldr	r3, [r4, #4]
 8004aa0:	4299      	cmp	r1, r3
 8004aa2:	dd41      	ble.n	8004b28 <_printf_float+0x1ac>
 8004aa4:	f1aa 0a02 	sub.w	sl, sl, #2
 8004aa8:	fa5f fa8a 	uxtb.w	sl, sl
 8004aac:	3901      	subs	r1, #1
 8004aae:	4652      	mov	r2, sl
 8004ab0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004ab4:	9109      	str	r1, [sp, #36]	@ 0x24
 8004ab6:	f7ff ff26 	bl	8004906 <__exponent>
 8004aba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004abc:	1813      	adds	r3, r2, r0
 8004abe:	2a01      	cmp	r2, #1
 8004ac0:	4681      	mov	r9, r0
 8004ac2:	6123      	str	r3, [r4, #16]
 8004ac4:	dc02      	bgt.n	8004acc <_printf_float+0x150>
 8004ac6:	6822      	ldr	r2, [r4, #0]
 8004ac8:	07d2      	lsls	r2, r2, #31
 8004aca:	d501      	bpl.n	8004ad0 <_printf_float+0x154>
 8004acc:	3301      	adds	r3, #1
 8004ace:	6123      	str	r3, [r4, #16]
 8004ad0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d0a2      	beq.n	8004a1e <_printf_float+0xa2>
 8004ad8:	232d      	movs	r3, #45	@ 0x2d
 8004ada:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ade:	e79e      	b.n	8004a1e <_printf_float+0xa2>
 8004ae0:	9a06      	ldr	r2, [sp, #24]
 8004ae2:	2a47      	cmp	r2, #71	@ 0x47
 8004ae4:	d1c2      	bne.n	8004a6c <_printf_float+0xf0>
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1c0      	bne.n	8004a6c <_printf_float+0xf0>
 8004aea:	2301      	movs	r3, #1
 8004aec:	e7bd      	b.n	8004a6a <_printf_float+0xee>
 8004aee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004af2:	d9db      	bls.n	8004aac <_printf_float+0x130>
 8004af4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004af8:	d118      	bne.n	8004b2c <_printf_float+0x1b0>
 8004afa:	2900      	cmp	r1, #0
 8004afc:	6863      	ldr	r3, [r4, #4]
 8004afe:	dd0b      	ble.n	8004b18 <_printf_float+0x19c>
 8004b00:	6121      	str	r1, [r4, #16]
 8004b02:	b913      	cbnz	r3, 8004b0a <_printf_float+0x18e>
 8004b04:	6822      	ldr	r2, [r4, #0]
 8004b06:	07d0      	lsls	r0, r2, #31
 8004b08:	d502      	bpl.n	8004b10 <_printf_float+0x194>
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	440b      	add	r3, r1
 8004b0e:	6123      	str	r3, [r4, #16]
 8004b10:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004b12:	f04f 0900 	mov.w	r9, #0
 8004b16:	e7db      	b.n	8004ad0 <_printf_float+0x154>
 8004b18:	b913      	cbnz	r3, 8004b20 <_printf_float+0x1a4>
 8004b1a:	6822      	ldr	r2, [r4, #0]
 8004b1c:	07d2      	lsls	r2, r2, #31
 8004b1e:	d501      	bpl.n	8004b24 <_printf_float+0x1a8>
 8004b20:	3302      	adds	r3, #2
 8004b22:	e7f4      	b.n	8004b0e <_printf_float+0x192>
 8004b24:	2301      	movs	r3, #1
 8004b26:	e7f2      	b.n	8004b0e <_printf_float+0x192>
 8004b28:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004b2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b2e:	4299      	cmp	r1, r3
 8004b30:	db05      	blt.n	8004b3e <_printf_float+0x1c2>
 8004b32:	6823      	ldr	r3, [r4, #0]
 8004b34:	6121      	str	r1, [r4, #16]
 8004b36:	07d8      	lsls	r0, r3, #31
 8004b38:	d5ea      	bpl.n	8004b10 <_printf_float+0x194>
 8004b3a:	1c4b      	adds	r3, r1, #1
 8004b3c:	e7e7      	b.n	8004b0e <_printf_float+0x192>
 8004b3e:	2900      	cmp	r1, #0
 8004b40:	bfd4      	ite	le
 8004b42:	f1c1 0202 	rsble	r2, r1, #2
 8004b46:	2201      	movgt	r2, #1
 8004b48:	4413      	add	r3, r2
 8004b4a:	e7e0      	b.n	8004b0e <_printf_float+0x192>
 8004b4c:	6823      	ldr	r3, [r4, #0]
 8004b4e:	055a      	lsls	r2, r3, #21
 8004b50:	d407      	bmi.n	8004b62 <_printf_float+0x1e6>
 8004b52:	6923      	ldr	r3, [r4, #16]
 8004b54:	4642      	mov	r2, r8
 8004b56:	4631      	mov	r1, r6
 8004b58:	4628      	mov	r0, r5
 8004b5a:	47b8      	blx	r7
 8004b5c:	3001      	adds	r0, #1
 8004b5e:	d12b      	bne.n	8004bb8 <_printf_float+0x23c>
 8004b60:	e767      	b.n	8004a32 <_printf_float+0xb6>
 8004b62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004b66:	f240 80dd 	bls.w	8004d24 <_printf_float+0x3a8>
 8004b6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004b6e:	2200      	movs	r2, #0
 8004b70:	2300      	movs	r3, #0
 8004b72:	f7fb ffd9 	bl	8000b28 <__aeabi_dcmpeq>
 8004b76:	2800      	cmp	r0, #0
 8004b78:	d033      	beq.n	8004be2 <_printf_float+0x266>
 8004b7a:	4a37      	ldr	r2, [pc, #220]	@ (8004c58 <_printf_float+0x2dc>)
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	4631      	mov	r1, r6
 8004b80:	4628      	mov	r0, r5
 8004b82:	47b8      	blx	r7
 8004b84:	3001      	adds	r0, #1
 8004b86:	f43f af54 	beq.w	8004a32 <_printf_float+0xb6>
 8004b8a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004b8e:	4543      	cmp	r3, r8
 8004b90:	db02      	blt.n	8004b98 <_printf_float+0x21c>
 8004b92:	6823      	ldr	r3, [r4, #0]
 8004b94:	07d8      	lsls	r0, r3, #31
 8004b96:	d50f      	bpl.n	8004bb8 <_printf_float+0x23c>
 8004b98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b9c:	4631      	mov	r1, r6
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	47b8      	blx	r7
 8004ba2:	3001      	adds	r0, #1
 8004ba4:	f43f af45 	beq.w	8004a32 <_printf_float+0xb6>
 8004ba8:	f04f 0900 	mov.w	r9, #0
 8004bac:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004bb0:	f104 0a1a 	add.w	sl, r4, #26
 8004bb4:	45c8      	cmp	r8, r9
 8004bb6:	dc09      	bgt.n	8004bcc <_printf_float+0x250>
 8004bb8:	6823      	ldr	r3, [r4, #0]
 8004bba:	079b      	lsls	r3, r3, #30
 8004bbc:	f100 8103 	bmi.w	8004dc6 <_printf_float+0x44a>
 8004bc0:	68e0      	ldr	r0, [r4, #12]
 8004bc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004bc4:	4298      	cmp	r0, r3
 8004bc6:	bfb8      	it	lt
 8004bc8:	4618      	movlt	r0, r3
 8004bca:	e734      	b.n	8004a36 <_printf_float+0xba>
 8004bcc:	2301      	movs	r3, #1
 8004bce:	4652      	mov	r2, sl
 8004bd0:	4631      	mov	r1, r6
 8004bd2:	4628      	mov	r0, r5
 8004bd4:	47b8      	blx	r7
 8004bd6:	3001      	adds	r0, #1
 8004bd8:	f43f af2b 	beq.w	8004a32 <_printf_float+0xb6>
 8004bdc:	f109 0901 	add.w	r9, r9, #1
 8004be0:	e7e8      	b.n	8004bb4 <_printf_float+0x238>
 8004be2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	dc39      	bgt.n	8004c5c <_printf_float+0x2e0>
 8004be8:	4a1b      	ldr	r2, [pc, #108]	@ (8004c58 <_printf_float+0x2dc>)
 8004bea:	2301      	movs	r3, #1
 8004bec:	4631      	mov	r1, r6
 8004bee:	4628      	mov	r0, r5
 8004bf0:	47b8      	blx	r7
 8004bf2:	3001      	adds	r0, #1
 8004bf4:	f43f af1d 	beq.w	8004a32 <_printf_float+0xb6>
 8004bf8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004bfc:	ea59 0303 	orrs.w	r3, r9, r3
 8004c00:	d102      	bne.n	8004c08 <_printf_float+0x28c>
 8004c02:	6823      	ldr	r3, [r4, #0]
 8004c04:	07d9      	lsls	r1, r3, #31
 8004c06:	d5d7      	bpl.n	8004bb8 <_printf_float+0x23c>
 8004c08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c0c:	4631      	mov	r1, r6
 8004c0e:	4628      	mov	r0, r5
 8004c10:	47b8      	blx	r7
 8004c12:	3001      	adds	r0, #1
 8004c14:	f43f af0d 	beq.w	8004a32 <_printf_float+0xb6>
 8004c18:	f04f 0a00 	mov.w	sl, #0
 8004c1c:	f104 0b1a 	add.w	fp, r4, #26
 8004c20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c22:	425b      	negs	r3, r3
 8004c24:	4553      	cmp	r3, sl
 8004c26:	dc01      	bgt.n	8004c2c <_printf_float+0x2b0>
 8004c28:	464b      	mov	r3, r9
 8004c2a:	e793      	b.n	8004b54 <_printf_float+0x1d8>
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	465a      	mov	r2, fp
 8004c30:	4631      	mov	r1, r6
 8004c32:	4628      	mov	r0, r5
 8004c34:	47b8      	blx	r7
 8004c36:	3001      	adds	r0, #1
 8004c38:	f43f aefb 	beq.w	8004a32 <_printf_float+0xb6>
 8004c3c:	f10a 0a01 	add.w	sl, sl, #1
 8004c40:	e7ee      	b.n	8004c20 <_printf_float+0x2a4>
 8004c42:	bf00      	nop
 8004c44:	7fefffff 	.word	0x7fefffff
 8004c48:	08007458 	.word	0x08007458
 8004c4c:	08007454 	.word	0x08007454
 8004c50:	08007460 	.word	0x08007460
 8004c54:	0800745c 	.word	0x0800745c
 8004c58:	08007464 	.word	0x08007464
 8004c5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004c5e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004c62:	4553      	cmp	r3, sl
 8004c64:	bfa8      	it	ge
 8004c66:	4653      	movge	r3, sl
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	4699      	mov	r9, r3
 8004c6c:	dc36      	bgt.n	8004cdc <_printf_float+0x360>
 8004c6e:	f04f 0b00 	mov.w	fp, #0
 8004c72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c76:	f104 021a 	add.w	r2, r4, #26
 8004c7a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004c7c:	9306      	str	r3, [sp, #24]
 8004c7e:	eba3 0309 	sub.w	r3, r3, r9
 8004c82:	455b      	cmp	r3, fp
 8004c84:	dc31      	bgt.n	8004cea <_printf_float+0x36e>
 8004c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c88:	459a      	cmp	sl, r3
 8004c8a:	dc3a      	bgt.n	8004d02 <_printf_float+0x386>
 8004c8c:	6823      	ldr	r3, [r4, #0]
 8004c8e:	07da      	lsls	r2, r3, #31
 8004c90:	d437      	bmi.n	8004d02 <_printf_float+0x386>
 8004c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c94:	ebaa 0903 	sub.w	r9, sl, r3
 8004c98:	9b06      	ldr	r3, [sp, #24]
 8004c9a:	ebaa 0303 	sub.w	r3, sl, r3
 8004c9e:	4599      	cmp	r9, r3
 8004ca0:	bfa8      	it	ge
 8004ca2:	4699      	movge	r9, r3
 8004ca4:	f1b9 0f00 	cmp.w	r9, #0
 8004ca8:	dc33      	bgt.n	8004d12 <_printf_float+0x396>
 8004caa:	f04f 0800 	mov.w	r8, #0
 8004cae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004cb2:	f104 0b1a 	add.w	fp, r4, #26
 8004cb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cb8:	ebaa 0303 	sub.w	r3, sl, r3
 8004cbc:	eba3 0309 	sub.w	r3, r3, r9
 8004cc0:	4543      	cmp	r3, r8
 8004cc2:	f77f af79 	ble.w	8004bb8 <_printf_float+0x23c>
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	465a      	mov	r2, fp
 8004cca:	4631      	mov	r1, r6
 8004ccc:	4628      	mov	r0, r5
 8004cce:	47b8      	blx	r7
 8004cd0:	3001      	adds	r0, #1
 8004cd2:	f43f aeae 	beq.w	8004a32 <_printf_float+0xb6>
 8004cd6:	f108 0801 	add.w	r8, r8, #1
 8004cda:	e7ec      	b.n	8004cb6 <_printf_float+0x33a>
 8004cdc:	4642      	mov	r2, r8
 8004cde:	4631      	mov	r1, r6
 8004ce0:	4628      	mov	r0, r5
 8004ce2:	47b8      	blx	r7
 8004ce4:	3001      	adds	r0, #1
 8004ce6:	d1c2      	bne.n	8004c6e <_printf_float+0x2f2>
 8004ce8:	e6a3      	b.n	8004a32 <_printf_float+0xb6>
 8004cea:	2301      	movs	r3, #1
 8004cec:	4631      	mov	r1, r6
 8004cee:	4628      	mov	r0, r5
 8004cf0:	9206      	str	r2, [sp, #24]
 8004cf2:	47b8      	blx	r7
 8004cf4:	3001      	adds	r0, #1
 8004cf6:	f43f ae9c 	beq.w	8004a32 <_printf_float+0xb6>
 8004cfa:	9a06      	ldr	r2, [sp, #24]
 8004cfc:	f10b 0b01 	add.w	fp, fp, #1
 8004d00:	e7bb      	b.n	8004c7a <_printf_float+0x2fe>
 8004d02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d06:	4631      	mov	r1, r6
 8004d08:	4628      	mov	r0, r5
 8004d0a:	47b8      	blx	r7
 8004d0c:	3001      	adds	r0, #1
 8004d0e:	d1c0      	bne.n	8004c92 <_printf_float+0x316>
 8004d10:	e68f      	b.n	8004a32 <_printf_float+0xb6>
 8004d12:	9a06      	ldr	r2, [sp, #24]
 8004d14:	464b      	mov	r3, r9
 8004d16:	4442      	add	r2, r8
 8004d18:	4631      	mov	r1, r6
 8004d1a:	4628      	mov	r0, r5
 8004d1c:	47b8      	blx	r7
 8004d1e:	3001      	adds	r0, #1
 8004d20:	d1c3      	bne.n	8004caa <_printf_float+0x32e>
 8004d22:	e686      	b.n	8004a32 <_printf_float+0xb6>
 8004d24:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004d28:	f1ba 0f01 	cmp.w	sl, #1
 8004d2c:	dc01      	bgt.n	8004d32 <_printf_float+0x3b6>
 8004d2e:	07db      	lsls	r3, r3, #31
 8004d30:	d536      	bpl.n	8004da0 <_printf_float+0x424>
 8004d32:	2301      	movs	r3, #1
 8004d34:	4642      	mov	r2, r8
 8004d36:	4631      	mov	r1, r6
 8004d38:	4628      	mov	r0, r5
 8004d3a:	47b8      	blx	r7
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	f43f ae78 	beq.w	8004a32 <_printf_float+0xb6>
 8004d42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d46:	4631      	mov	r1, r6
 8004d48:	4628      	mov	r0, r5
 8004d4a:	47b8      	blx	r7
 8004d4c:	3001      	adds	r0, #1
 8004d4e:	f43f ae70 	beq.w	8004a32 <_printf_float+0xb6>
 8004d52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004d56:	2200      	movs	r2, #0
 8004d58:	2300      	movs	r3, #0
 8004d5a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004d5e:	f7fb fee3 	bl	8000b28 <__aeabi_dcmpeq>
 8004d62:	b9c0      	cbnz	r0, 8004d96 <_printf_float+0x41a>
 8004d64:	4653      	mov	r3, sl
 8004d66:	f108 0201 	add.w	r2, r8, #1
 8004d6a:	4631      	mov	r1, r6
 8004d6c:	4628      	mov	r0, r5
 8004d6e:	47b8      	blx	r7
 8004d70:	3001      	adds	r0, #1
 8004d72:	d10c      	bne.n	8004d8e <_printf_float+0x412>
 8004d74:	e65d      	b.n	8004a32 <_printf_float+0xb6>
 8004d76:	2301      	movs	r3, #1
 8004d78:	465a      	mov	r2, fp
 8004d7a:	4631      	mov	r1, r6
 8004d7c:	4628      	mov	r0, r5
 8004d7e:	47b8      	blx	r7
 8004d80:	3001      	adds	r0, #1
 8004d82:	f43f ae56 	beq.w	8004a32 <_printf_float+0xb6>
 8004d86:	f108 0801 	add.w	r8, r8, #1
 8004d8a:	45d0      	cmp	r8, sl
 8004d8c:	dbf3      	blt.n	8004d76 <_printf_float+0x3fa>
 8004d8e:	464b      	mov	r3, r9
 8004d90:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004d94:	e6df      	b.n	8004b56 <_printf_float+0x1da>
 8004d96:	f04f 0800 	mov.w	r8, #0
 8004d9a:	f104 0b1a 	add.w	fp, r4, #26
 8004d9e:	e7f4      	b.n	8004d8a <_printf_float+0x40e>
 8004da0:	2301      	movs	r3, #1
 8004da2:	4642      	mov	r2, r8
 8004da4:	e7e1      	b.n	8004d6a <_printf_float+0x3ee>
 8004da6:	2301      	movs	r3, #1
 8004da8:	464a      	mov	r2, r9
 8004daa:	4631      	mov	r1, r6
 8004dac:	4628      	mov	r0, r5
 8004dae:	47b8      	blx	r7
 8004db0:	3001      	adds	r0, #1
 8004db2:	f43f ae3e 	beq.w	8004a32 <_printf_float+0xb6>
 8004db6:	f108 0801 	add.w	r8, r8, #1
 8004dba:	68e3      	ldr	r3, [r4, #12]
 8004dbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004dbe:	1a5b      	subs	r3, r3, r1
 8004dc0:	4543      	cmp	r3, r8
 8004dc2:	dcf0      	bgt.n	8004da6 <_printf_float+0x42a>
 8004dc4:	e6fc      	b.n	8004bc0 <_printf_float+0x244>
 8004dc6:	f04f 0800 	mov.w	r8, #0
 8004dca:	f104 0919 	add.w	r9, r4, #25
 8004dce:	e7f4      	b.n	8004dba <_printf_float+0x43e>

08004dd0 <_printf_common>:
 8004dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dd4:	4616      	mov	r6, r2
 8004dd6:	4698      	mov	r8, r3
 8004dd8:	688a      	ldr	r2, [r1, #8]
 8004dda:	690b      	ldr	r3, [r1, #16]
 8004ddc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004de0:	4293      	cmp	r3, r2
 8004de2:	bfb8      	it	lt
 8004de4:	4613      	movlt	r3, r2
 8004de6:	6033      	str	r3, [r6, #0]
 8004de8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004dec:	4607      	mov	r7, r0
 8004dee:	460c      	mov	r4, r1
 8004df0:	b10a      	cbz	r2, 8004df6 <_printf_common+0x26>
 8004df2:	3301      	adds	r3, #1
 8004df4:	6033      	str	r3, [r6, #0]
 8004df6:	6823      	ldr	r3, [r4, #0]
 8004df8:	0699      	lsls	r1, r3, #26
 8004dfa:	bf42      	ittt	mi
 8004dfc:	6833      	ldrmi	r3, [r6, #0]
 8004dfe:	3302      	addmi	r3, #2
 8004e00:	6033      	strmi	r3, [r6, #0]
 8004e02:	6825      	ldr	r5, [r4, #0]
 8004e04:	f015 0506 	ands.w	r5, r5, #6
 8004e08:	d106      	bne.n	8004e18 <_printf_common+0x48>
 8004e0a:	f104 0a19 	add.w	sl, r4, #25
 8004e0e:	68e3      	ldr	r3, [r4, #12]
 8004e10:	6832      	ldr	r2, [r6, #0]
 8004e12:	1a9b      	subs	r3, r3, r2
 8004e14:	42ab      	cmp	r3, r5
 8004e16:	dc26      	bgt.n	8004e66 <_printf_common+0x96>
 8004e18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004e1c:	6822      	ldr	r2, [r4, #0]
 8004e1e:	3b00      	subs	r3, #0
 8004e20:	bf18      	it	ne
 8004e22:	2301      	movne	r3, #1
 8004e24:	0692      	lsls	r2, r2, #26
 8004e26:	d42b      	bmi.n	8004e80 <_printf_common+0xb0>
 8004e28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004e2c:	4641      	mov	r1, r8
 8004e2e:	4638      	mov	r0, r7
 8004e30:	47c8      	blx	r9
 8004e32:	3001      	adds	r0, #1
 8004e34:	d01e      	beq.n	8004e74 <_printf_common+0xa4>
 8004e36:	6823      	ldr	r3, [r4, #0]
 8004e38:	6922      	ldr	r2, [r4, #16]
 8004e3a:	f003 0306 	and.w	r3, r3, #6
 8004e3e:	2b04      	cmp	r3, #4
 8004e40:	bf02      	ittt	eq
 8004e42:	68e5      	ldreq	r5, [r4, #12]
 8004e44:	6833      	ldreq	r3, [r6, #0]
 8004e46:	1aed      	subeq	r5, r5, r3
 8004e48:	68a3      	ldr	r3, [r4, #8]
 8004e4a:	bf0c      	ite	eq
 8004e4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e50:	2500      	movne	r5, #0
 8004e52:	4293      	cmp	r3, r2
 8004e54:	bfc4      	itt	gt
 8004e56:	1a9b      	subgt	r3, r3, r2
 8004e58:	18ed      	addgt	r5, r5, r3
 8004e5a:	2600      	movs	r6, #0
 8004e5c:	341a      	adds	r4, #26
 8004e5e:	42b5      	cmp	r5, r6
 8004e60:	d11a      	bne.n	8004e98 <_printf_common+0xc8>
 8004e62:	2000      	movs	r0, #0
 8004e64:	e008      	b.n	8004e78 <_printf_common+0xa8>
 8004e66:	2301      	movs	r3, #1
 8004e68:	4652      	mov	r2, sl
 8004e6a:	4641      	mov	r1, r8
 8004e6c:	4638      	mov	r0, r7
 8004e6e:	47c8      	blx	r9
 8004e70:	3001      	adds	r0, #1
 8004e72:	d103      	bne.n	8004e7c <_printf_common+0xac>
 8004e74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004e78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e7c:	3501      	adds	r5, #1
 8004e7e:	e7c6      	b.n	8004e0e <_printf_common+0x3e>
 8004e80:	18e1      	adds	r1, r4, r3
 8004e82:	1c5a      	adds	r2, r3, #1
 8004e84:	2030      	movs	r0, #48	@ 0x30
 8004e86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004e8a:	4422      	add	r2, r4
 8004e8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004e90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004e94:	3302      	adds	r3, #2
 8004e96:	e7c7      	b.n	8004e28 <_printf_common+0x58>
 8004e98:	2301      	movs	r3, #1
 8004e9a:	4622      	mov	r2, r4
 8004e9c:	4641      	mov	r1, r8
 8004e9e:	4638      	mov	r0, r7
 8004ea0:	47c8      	blx	r9
 8004ea2:	3001      	adds	r0, #1
 8004ea4:	d0e6      	beq.n	8004e74 <_printf_common+0xa4>
 8004ea6:	3601      	adds	r6, #1
 8004ea8:	e7d9      	b.n	8004e5e <_printf_common+0x8e>
	...

08004eac <_printf_i>:
 8004eac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004eb0:	7e0f      	ldrb	r7, [r1, #24]
 8004eb2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004eb4:	2f78      	cmp	r7, #120	@ 0x78
 8004eb6:	4691      	mov	r9, r2
 8004eb8:	4680      	mov	r8, r0
 8004eba:	460c      	mov	r4, r1
 8004ebc:	469a      	mov	sl, r3
 8004ebe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ec2:	d807      	bhi.n	8004ed4 <_printf_i+0x28>
 8004ec4:	2f62      	cmp	r7, #98	@ 0x62
 8004ec6:	d80a      	bhi.n	8004ede <_printf_i+0x32>
 8004ec8:	2f00      	cmp	r7, #0
 8004eca:	f000 80d1 	beq.w	8005070 <_printf_i+0x1c4>
 8004ece:	2f58      	cmp	r7, #88	@ 0x58
 8004ed0:	f000 80b8 	beq.w	8005044 <_printf_i+0x198>
 8004ed4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ed8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004edc:	e03a      	b.n	8004f54 <_printf_i+0xa8>
 8004ede:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004ee2:	2b15      	cmp	r3, #21
 8004ee4:	d8f6      	bhi.n	8004ed4 <_printf_i+0x28>
 8004ee6:	a101      	add	r1, pc, #4	@ (adr r1, 8004eec <_printf_i+0x40>)
 8004ee8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004eec:	08004f45 	.word	0x08004f45
 8004ef0:	08004f59 	.word	0x08004f59
 8004ef4:	08004ed5 	.word	0x08004ed5
 8004ef8:	08004ed5 	.word	0x08004ed5
 8004efc:	08004ed5 	.word	0x08004ed5
 8004f00:	08004ed5 	.word	0x08004ed5
 8004f04:	08004f59 	.word	0x08004f59
 8004f08:	08004ed5 	.word	0x08004ed5
 8004f0c:	08004ed5 	.word	0x08004ed5
 8004f10:	08004ed5 	.word	0x08004ed5
 8004f14:	08004ed5 	.word	0x08004ed5
 8004f18:	08005057 	.word	0x08005057
 8004f1c:	08004f83 	.word	0x08004f83
 8004f20:	08005011 	.word	0x08005011
 8004f24:	08004ed5 	.word	0x08004ed5
 8004f28:	08004ed5 	.word	0x08004ed5
 8004f2c:	08005079 	.word	0x08005079
 8004f30:	08004ed5 	.word	0x08004ed5
 8004f34:	08004f83 	.word	0x08004f83
 8004f38:	08004ed5 	.word	0x08004ed5
 8004f3c:	08004ed5 	.word	0x08004ed5
 8004f40:	08005019 	.word	0x08005019
 8004f44:	6833      	ldr	r3, [r6, #0]
 8004f46:	1d1a      	adds	r2, r3, #4
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	6032      	str	r2, [r6, #0]
 8004f4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004f54:	2301      	movs	r3, #1
 8004f56:	e09c      	b.n	8005092 <_printf_i+0x1e6>
 8004f58:	6833      	ldr	r3, [r6, #0]
 8004f5a:	6820      	ldr	r0, [r4, #0]
 8004f5c:	1d19      	adds	r1, r3, #4
 8004f5e:	6031      	str	r1, [r6, #0]
 8004f60:	0606      	lsls	r6, r0, #24
 8004f62:	d501      	bpl.n	8004f68 <_printf_i+0xbc>
 8004f64:	681d      	ldr	r5, [r3, #0]
 8004f66:	e003      	b.n	8004f70 <_printf_i+0xc4>
 8004f68:	0645      	lsls	r5, r0, #25
 8004f6a:	d5fb      	bpl.n	8004f64 <_printf_i+0xb8>
 8004f6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004f70:	2d00      	cmp	r5, #0
 8004f72:	da03      	bge.n	8004f7c <_printf_i+0xd0>
 8004f74:	232d      	movs	r3, #45	@ 0x2d
 8004f76:	426d      	negs	r5, r5
 8004f78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f7c:	4858      	ldr	r0, [pc, #352]	@ (80050e0 <_printf_i+0x234>)
 8004f7e:	230a      	movs	r3, #10
 8004f80:	e011      	b.n	8004fa6 <_printf_i+0xfa>
 8004f82:	6821      	ldr	r1, [r4, #0]
 8004f84:	6833      	ldr	r3, [r6, #0]
 8004f86:	0608      	lsls	r0, r1, #24
 8004f88:	f853 5b04 	ldr.w	r5, [r3], #4
 8004f8c:	d402      	bmi.n	8004f94 <_printf_i+0xe8>
 8004f8e:	0649      	lsls	r1, r1, #25
 8004f90:	bf48      	it	mi
 8004f92:	b2ad      	uxthmi	r5, r5
 8004f94:	2f6f      	cmp	r7, #111	@ 0x6f
 8004f96:	4852      	ldr	r0, [pc, #328]	@ (80050e0 <_printf_i+0x234>)
 8004f98:	6033      	str	r3, [r6, #0]
 8004f9a:	bf14      	ite	ne
 8004f9c:	230a      	movne	r3, #10
 8004f9e:	2308      	moveq	r3, #8
 8004fa0:	2100      	movs	r1, #0
 8004fa2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004fa6:	6866      	ldr	r6, [r4, #4]
 8004fa8:	60a6      	str	r6, [r4, #8]
 8004faa:	2e00      	cmp	r6, #0
 8004fac:	db05      	blt.n	8004fba <_printf_i+0x10e>
 8004fae:	6821      	ldr	r1, [r4, #0]
 8004fb0:	432e      	orrs	r6, r5
 8004fb2:	f021 0104 	bic.w	r1, r1, #4
 8004fb6:	6021      	str	r1, [r4, #0]
 8004fb8:	d04b      	beq.n	8005052 <_printf_i+0x1a6>
 8004fba:	4616      	mov	r6, r2
 8004fbc:	fbb5 f1f3 	udiv	r1, r5, r3
 8004fc0:	fb03 5711 	mls	r7, r3, r1, r5
 8004fc4:	5dc7      	ldrb	r7, [r0, r7]
 8004fc6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004fca:	462f      	mov	r7, r5
 8004fcc:	42bb      	cmp	r3, r7
 8004fce:	460d      	mov	r5, r1
 8004fd0:	d9f4      	bls.n	8004fbc <_printf_i+0x110>
 8004fd2:	2b08      	cmp	r3, #8
 8004fd4:	d10b      	bne.n	8004fee <_printf_i+0x142>
 8004fd6:	6823      	ldr	r3, [r4, #0]
 8004fd8:	07df      	lsls	r7, r3, #31
 8004fda:	d508      	bpl.n	8004fee <_printf_i+0x142>
 8004fdc:	6923      	ldr	r3, [r4, #16]
 8004fde:	6861      	ldr	r1, [r4, #4]
 8004fe0:	4299      	cmp	r1, r3
 8004fe2:	bfde      	ittt	le
 8004fe4:	2330      	movle	r3, #48	@ 0x30
 8004fe6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004fea:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004fee:	1b92      	subs	r2, r2, r6
 8004ff0:	6122      	str	r2, [r4, #16]
 8004ff2:	f8cd a000 	str.w	sl, [sp]
 8004ff6:	464b      	mov	r3, r9
 8004ff8:	aa03      	add	r2, sp, #12
 8004ffa:	4621      	mov	r1, r4
 8004ffc:	4640      	mov	r0, r8
 8004ffe:	f7ff fee7 	bl	8004dd0 <_printf_common>
 8005002:	3001      	adds	r0, #1
 8005004:	d14a      	bne.n	800509c <_printf_i+0x1f0>
 8005006:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800500a:	b004      	add	sp, #16
 800500c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005010:	6823      	ldr	r3, [r4, #0]
 8005012:	f043 0320 	orr.w	r3, r3, #32
 8005016:	6023      	str	r3, [r4, #0]
 8005018:	4832      	ldr	r0, [pc, #200]	@ (80050e4 <_printf_i+0x238>)
 800501a:	2778      	movs	r7, #120	@ 0x78
 800501c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005020:	6823      	ldr	r3, [r4, #0]
 8005022:	6831      	ldr	r1, [r6, #0]
 8005024:	061f      	lsls	r7, r3, #24
 8005026:	f851 5b04 	ldr.w	r5, [r1], #4
 800502a:	d402      	bmi.n	8005032 <_printf_i+0x186>
 800502c:	065f      	lsls	r7, r3, #25
 800502e:	bf48      	it	mi
 8005030:	b2ad      	uxthmi	r5, r5
 8005032:	6031      	str	r1, [r6, #0]
 8005034:	07d9      	lsls	r1, r3, #31
 8005036:	bf44      	itt	mi
 8005038:	f043 0320 	orrmi.w	r3, r3, #32
 800503c:	6023      	strmi	r3, [r4, #0]
 800503e:	b11d      	cbz	r5, 8005048 <_printf_i+0x19c>
 8005040:	2310      	movs	r3, #16
 8005042:	e7ad      	b.n	8004fa0 <_printf_i+0xf4>
 8005044:	4826      	ldr	r0, [pc, #152]	@ (80050e0 <_printf_i+0x234>)
 8005046:	e7e9      	b.n	800501c <_printf_i+0x170>
 8005048:	6823      	ldr	r3, [r4, #0]
 800504a:	f023 0320 	bic.w	r3, r3, #32
 800504e:	6023      	str	r3, [r4, #0]
 8005050:	e7f6      	b.n	8005040 <_printf_i+0x194>
 8005052:	4616      	mov	r6, r2
 8005054:	e7bd      	b.n	8004fd2 <_printf_i+0x126>
 8005056:	6833      	ldr	r3, [r6, #0]
 8005058:	6825      	ldr	r5, [r4, #0]
 800505a:	6961      	ldr	r1, [r4, #20]
 800505c:	1d18      	adds	r0, r3, #4
 800505e:	6030      	str	r0, [r6, #0]
 8005060:	062e      	lsls	r6, r5, #24
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	d501      	bpl.n	800506a <_printf_i+0x1be>
 8005066:	6019      	str	r1, [r3, #0]
 8005068:	e002      	b.n	8005070 <_printf_i+0x1c4>
 800506a:	0668      	lsls	r0, r5, #25
 800506c:	d5fb      	bpl.n	8005066 <_printf_i+0x1ba>
 800506e:	8019      	strh	r1, [r3, #0]
 8005070:	2300      	movs	r3, #0
 8005072:	6123      	str	r3, [r4, #16]
 8005074:	4616      	mov	r6, r2
 8005076:	e7bc      	b.n	8004ff2 <_printf_i+0x146>
 8005078:	6833      	ldr	r3, [r6, #0]
 800507a:	1d1a      	adds	r2, r3, #4
 800507c:	6032      	str	r2, [r6, #0]
 800507e:	681e      	ldr	r6, [r3, #0]
 8005080:	6862      	ldr	r2, [r4, #4]
 8005082:	2100      	movs	r1, #0
 8005084:	4630      	mov	r0, r6
 8005086:	f7fb f8d3 	bl	8000230 <memchr>
 800508a:	b108      	cbz	r0, 8005090 <_printf_i+0x1e4>
 800508c:	1b80      	subs	r0, r0, r6
 800508e:	6060      	str	r0, [r4, #4]
 8005090:	6863      	ldr	r3, [r4, #4]
 8005092:	6123      	str	r3, [r4, #16]
 8005094:	2300      	movs	r3, #0
 8005096:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800509a:	e7aa      	b.n	8004ff2 <_printf_i+0x146>
 800509c:	6923      	ldr	r3, [r4, #16]
 800509e:	4632      	mov	r2, r6
 80050a0:	4649      	mov	r1, r9
 80050a2:	4640      	mov	r0, r8
 80050a4:	47d0      	blx	sl
 80050a6:	3001      	adds	r0, #1
 80050a8:	d0ad      	beq.n	8005006 <_printf_i+0x15a>
 80050aa:	6823      	ldr	r3, [r4, #0]
 80050ac:	079b      	lsls	r3, r3, #30
 80050ae:	d413      	bmi.n	80050d8 <_printf_i+0x22c>
 80050b0:	68e0      	ldr	r0, [r4, #12]
 80050b2:	9b03      	ldr	r3, [sp, #12]
 80050b4:	4298      	cmp	r0, r3
 80050b6:	bfb8      	it	lt
 80050b8:	4618      	movlt	r0, r3
 80050ba:	e7a6      	b.n	800500a <_printf_i+0x15e>
 80050bc:	2301      	movs	r3, #1
 80050be:	4632      	mov	r2, r6
 80050c0:	4649      	mov	r1, r9
 80050c2:	4640      	mov	r0, r8
 80050c4:	47d0      	blx	sl
 80050c6:	3001      	adds	r0, #1
 80050c8:	d09d      	beq.n	8005006 <_printf_i+0x15a>
 80050ca:	3501      	adds	r5, #1
 80050cc:	68e3      	ldr	r3, [r4, #12]
 80050ce:	9903      	ldr	r1, [sp, #12]
 80050d0:	1a5b      	subs	r3, r3, r1
 80050d2:	42ab      	cmp	r3, r5
 80050d4:	dcf2      	bgt.n	80050bc <_printf_i+0x210>
 80050d6:	e7eb      	b.n	80050b0 <_printf_i+0x204>
 80050d8:	2500      	movs	r5, #0
 80050da:	f104 0619 	add.w	r6, r4, #25
 80050de:	e7f5      	b.n	80050cc <_printf_i+0x220>
 80050e0:	08007466 	.word	0x08007466
 80050e4:	08007477 	.word	0x08007477

080050e8 <std>:
 80050e8:	2300      	movs	r3, #0
 80050ea:	b510      	push	{r4, lr}
 80050ec:	4604      	mov	r4, r0
 80050ee:	e9c0 3300 	strd	r3, r3, [r0]
 80050f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80050f6:	6083      	str	r3, [r0, #8]
 80050f8:	8181      	strh	r1, [r0, #12]
 80050fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80050fc:	81c2      	strh	r2, [r0, #14]
 80050fe:	6183      	str	r3, [r0, #24]
 8005100:	4619      	mov	r1, r3
 8005102:	2208      	movs	r2, #8
 8005104:	305c      	adds	r0, #92	@ 0x5c
 8005106:	f000 fa03 	bl	8005510 <memset>
 800510a:	4b0d      	ldr	r3, [pc, #52]	@ (8005140 <std+0x58>)
 800510c:	6263      	str	r3, [r4, #36]	@ 0x24
 800510e:	4b0d      	ldr	r3, [pc, #52]	@ (8005144 <std+0x5c>)
 8005110:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005112:	4b0d      	ldr	r3, [pc, #52]	@ (8005148 <std+0x60>)
 8005114:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005116:	4b0d      	ldr	r3, [pc, #52]	@ (800514c <std+0x64>)
 8005118:	6323      	str	r3, [r4, #48]	@ 0x30
 800511a:	4b0d      	ldr	r3, [pc, #52]	@ (8005150 <std+0x68>)
 800511c:	6224      	str	r4, [r4, #32]
 800511e:	429c      	cmp	r4, r3
 8005120:	d006      	beq.n	8005130 <std+0x48>
 8005122:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005126:	4294      	cmp	r4, r2
 8005128:	d002      	beq.n	8005130 <std+0x48>
 800512a:	33d0      	adds	r3, #208	@ 0xd0
 800512c:	429c      	cmp	r4, r3
 800512e:	d105      	bne.n	800513c <std+0x54>
 8005130:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005138:	f000 ba66 	b.w	8005608 <__retarget_lock_init_recursive>
 800513c:	bd10      	pop	{r4, pc}
 800513e:	bf00      	nop
 8005140:	0800534d 	.word	0x0800534d
 8005144:	0800536f 	.word	0x0800536f
 8005148:	080053a7 	.word	0x080053a7
 800514c:	080053cb 	.word	0x080053cb
 8005150:	200002f8 	.word	0x200002f8

08005154 <stdio_exit_handler>:
 8005154:	4a02      	ldr	r2, [pc, #8]	@ (8005160 <stdio_exit_handler+0xc>)
 8005156:	4903      	ldr	r1, [pc, #12]	@ (8005164 <stdio_exit_handler+0x10>)
 8005158:	4803      	ldr	r0, [pc, #12]	@ (8005168 <stdio_exit_handler+0x14>)
 800515a:	f000 b869 	b.w	8005230 <_fwalk_sglue>
 800515e:	bf00      	nop
 8005160:	20000064 	.word	0x20000064
 8005164:	08006f61 	.word	0x08006f61
 8005168:	20000074 	.word	0x20000074

0800516c <cleanup_stdio>:
 800516c:	6841      	ldr	r1, [r0, #4]
 800516e:	4b0c      	ldr	r3, [pc, #48]	@ (80051a0 <cleanup_stdio+0x34>)
 8005170:	4299      	cmp	r1, r3
 8005172:	b510      	push	{r4, lr}
 8005174:	4604      	mov	r4, r0
 8005176:	d001      	beq.n	800517c <cleanup_stdio+0x10>
 8005178:	f001 fef2 	bl	8006f60 <_fflush_r>
 800517c:	68a1      	ldr	r1, [r4, #8]
 800517e:	4b09      	ldr	r3, [pc, #36]	@ (80051a4 <cleanup_stdio+0x38>)
 8005180:	4299      	cmp	r1, r3
 8005182:	d002      	beq.n	800518a <cleanup_stdio+0x1e>
 8005184:	4620      	mov	r0, r4
 8005186:	f001 feeb 	bl	8006f60 <_fflush_r>
 800518a:	68e1      	ldr	r1, [r4, #12]
 800518c:	4b06      	ldr	r3, [pc, #24]	@ (80051a8 <cleanup_stdio+0x3c>)
 800518e:	4299      	cmp	r1, r3
 8005190:	d004      	beq.n	800519c <cleanup_stdio+0x30>
 8005192:	4620      	mov	r0, r4
 8005194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005198:	f001 bee2 	b.w	8006f60 <_fflush_r>
 800519c:	bd10      	pop	{r4, pc}
 800519e:	bf00      	nop
 80051a0:	200002f8 	.word	0x200002f8
 80051a4:	20000360 	.word	0x20000360
 80051a8:	200003c8 	.word	0x200003c8

080051ac <global_stdio_init.part.0>:
 80051ac:	b510      	push	{r4, lr}
 80051ae:	4b0b      	ldr	r3, [pc, #44]	@ (80051dc <global_stdio_init.part.0+0x30>)
 80051b0:	4c0b      	ldr	r4, [pc, #44]	@ (80051e0 <global_stdio_init.part.0+0x34>)
 80051b2:	4a0c      	ldr	r2, [pc, #48]	@ (80051e4 <global_stdio_init.part.0+0x38>)
 80051b4:	601a      	str	r2, [r3, #0]
 80051b6:	4620      	mov	r0, r4
 80051b8:	2200      	movs	r2, #0
 80051ba:	2104      	movs	r1, #4
 80051bc:	f7ff ff94 	bl	80050e8 <std>
 80051c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80051c4:	2201      	movs	r2, #1
 80051c6:	2109      	movs	r1, #9
 80051c8:	f7ff ff8e 	bl	80050e8 <std>
 80051cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80051d0:	2202      	movs	r2, #2
 80051d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051d6:	2112      	movs	r1, #18
 80051d8:	f7ff bf86 	b.w	80050e8 <std>
 80051dc:	20000430 	.word	0x20000430
 80051e0:	200002f8 	.word	0x200002f8
 80051e4:	08005155 	.word	0x08005155

080051e8 <__sfp_lock_acquire>:
 80051e8:	4801      	ldr	r0, [pc, #4]	@ (80051f0 <__sfp_lock_acquire+0x8>)
 80051ea:	f000 ba0e 	b.w	800560a <__retarget_lock_acquire_recursive>
 80051ee:	bf00      	nop
 80051f0:	20000439 	.word	0x20000439

080051f4 <__sfp_lock_release>:
 80051f4:	4801      	ldr	r0, [pc, #4]	@ (80051fc <__sfp_lock_release+0x8>)
 80051f6:	f000 ba09 	b.w	800560c <__retarget_lock_release_recursive>
 80051fa:	bf00      	nop
 80051fc:	20000439 	.word	0x20000439

08005200 <__sinit>:
 8005200:	b510      	push	{r4, lr}
 8005202:	4604      	mov	r4, r0
 8005204:	f7ff fff0 	bl	80051e8 <__sfp_lock_acquire>
 8005208:	6a23      	ldr	r3, [r4, #32]
 800520a:	b11b      	cbz	r3, 8005214 <__sinit+0x14>
 800520c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005210:	f7ff bff0 	b.w	80051f4 <__sfp_lock_release>
 8005214:	4b04      	ldr	r3, [pc, #16]	@ (8005228 <__sinit+0x28>)
 8005216:	6223      	str	r3, [r4, #32]
 8005218:	4b04      	ldr	r3, [pc, #16]	@ (800522c <__sinit+0x2c>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d1f5      	bne.n	800520c <__sinit+0xc>
 8005220:	f7ff ffc4 	bl	80051ac <global_stdio_init.part.0>
 8005224:	e7f2      	b.n	800520c <__sinit+0xc>
 8005226:	bf00      	nop
 8005228:	0800516d 	.word	0x0800516d
 800522c:	20000430 	.word	0x20000430

08005230 <_fwalk_sglue>:
 8005230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005234:	4607      	mov	r7, r0
 8005236:	4688      	mov	r8, r1
 8005238:	4614      	mov	r4, r2
 800523a:	2600      	movs	r6, #0
 800523c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005240:	f1b9 0901 	subs.w	r9, r9, #1
 8005244:	d505      	bpl.n	8005252 <_fwalk_sglue+0x22>
 8005246:	6824      	ldr	r4, [r4, #0]
 8005248:	2c00      	cmp	r4, #0
 800524a:	d1f7      	bne.n	800523c <_fwalk_sglue+0xc>
 800524c:	4630      	mov	r0, r6
 800524e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005252:	89ab      	ldrh	r3, [r5, #12]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d907      	bls.n	8005268 <_fwalk_sglue+0x38>
 8005258:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800525c:	3301      	adds	r3, #1
 800525e:	d003      	beq.n	8005268 <_fwalk_sglue+0x38>
 8005260:	4629      	mov	r1, r5
 8005262:	4638      	mov	r0, r7
 8005264:	47c0      	blx	r8
 8005266:	4306      	orrs	r6, r0
 8005268:	3568      	adds	r5, #104	@ 0x68
 800526a:	e7e9      	b.n	8005240 <_fwalk_sglue+0x10>

0800526c <iprintf>:
 800526c:	b40f      	push	{r0, r1, r2, r3}
 800526e:	b507      	push	{r0, r1, r2, lr}
 8005270:	4906      	ldr	r1, [pc, #24]	@ (800528c <iprintf+0x20>)
 8005272:	ab04      	add	r3, sp, #16
 8005274:	6808      	ldr	r0, [r1, #0]
 8005276:	f853 2b04 	ldr.w	r2, [r3], #4
 800527a:	6881      	ldr	r1, [r0, #8]
 800527c:	9301      	str	r3, [sp, #4]
 800527e:	f001 fcd3 	bl	8006c28 <_vfiprintf_r>
 8005282:	b003      	add	sp, #12
 8005284:	f85d eb04 	ldr.w	lr, [sp], #4
 8005288:	b004      	add	sp, #16
 800528a:	4770      	bx	lr
 800528c:	20000070 	.word	0x20000070

08005290 <_puts_r>:
 8005290:	6a03      	ldr	r3, [r0, #32]
 8005292:	b570      	push	{r4, r5, r6, lr}
 8005294:	6884      	ldr	r4, [r0, #8]
 8005296:	4605      	mov	r5, r0
 8005298:	460e      	mov	r6, r1
 800529a:	b90b      	cbnz	r3, 80052a0 <_puts_r+0x10>
 800529c:	f7ff ffb0 	bl	8005200 <__sinit>
 80052a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80052a2:	07db      	lsls	r3, r3, #31
 80052a4:	d405      	bmi.n	80052b2 <_puts_r+0x22>
 80052a6:	89a3      	ldrh	r3, [r4, #12]
 80052a8:	0598      	lsls	r0, r3, #22
 80052aa:	d402      	bmi.n	80052b2 <_puts_r+0x22>
 80052ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052ae:	f000 f9ac 	bl	800560a <__retarget_lock_acquire_recursive>
 80052b2:	89a3      	ldrh	r3, [r4, #12]
 80052b4:	0719      	lsls	r1, r3, #28
 80052b6:	d502      	bpl.n	80052be <_puts_r+0x2e>
 80052b8:	6923      	ldr	r3, [r4, #16]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d135      	bne.n	800532a <_puts_r+0x9a>
 80052be:	4621      	mov	r1, r4
 80052c0:	4628      	mov	r0, r5
 80052c2:	f000 f8cf 	bl	8005464 <__swsetup_r>
 80052c6:	b380      	cbz	r0, 800532a <_puts_r+0x9a>
 80052c8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80052cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80052ce:	07da      	lsls	r2, r3, #31
 80052d0:	d405      	bmi.n	80052de <_puts_r+0x4e>
 80052d2:	89a3      	ldrh	r3, [r4, #12]
 80052d4:	059b      	lsls	r3, r3, #22
 80052d6:	d402      	bmi.n	80052de <_puts_r+0x4e>
 80052d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052da:	f000 f997 	bl	800560c <__retarget_lock_release_recursive>
 80052de:	4628      	mov	r0, r5
 80052e0:	bd70      	pop	{r4, r5, r6, pc}
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	da04      	bge.n	80052f0 <_puts_r+0x60>
 80052e6:	69a2      	ldr	r2, [r4, #24]
 80052e8:	429a      	cmp	r2, r3
 80052ea:	dc17      	bgt.n	800531c <_puts_r+0x8c>
 80052ec:	290a      	cmp	r1, #10
 80052ee:	d015      	beq.n	800531c <_puts_r+0x8c>
 80052f0:	6823      	ldr	r3, [r4, #0]
 80052f2:	1c5a      	adds	r2, r3, #1
 80052f4:	6022      	str	r2, [r4, #0]
 80052f6:	7019      	strb	r1, [r3, #0]
 80052f8:	68a3      	ldr	r3, [r4, #8]
 80052fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80052fe:	3b01      	subs	r3, #1
 8005300:	60a3      	str	r3, [r4, #8]
 8005302:	2900      	cmp	r1, #0
 8005304:	d1ed      	bne.n	80052e2 <_puts_r+0x52>
 8005306:	2b00      	cmp	r3, #0
 8005308:	da11      	bge.n	800532e <_puts_r+0x9e>
 800530a:	4622      	mov	r2, r4
 800530c:	210a      	movs	r1, #10
 800530e:	4628      	mov	r0, r5
 8005310:	f000 f86a 	bl	80053e8 <__swbuf_r>
 8005314:	3001      	adds	r0, #1
 8005316:	d0d7      	beq.n	80052c8 <_puts_r+0x38>
 8005318:	250a      	movs	r5, #10
 800531a:	e7d7      	b.n	80052cc <_puts_r+0x3c>
 800531c:	4622      	mov	r2, r4
 800531e:	4628      	mov	r0, r5
 8005320:	f000 f862 	bl	80053e8 <__swbuf_r>
 8005324:	3001      	adds	r0, #1
 8005326:	d1e7      	bne.n	80052f8 <_puts_r+0x68>
 8005328:	e7ce      	b.n	80052c8 <_puts_r+0x38>
 800532a:	3e01      	subs	r6, #1
 800532c:	e7e4      	b.n	80052f8 <_puts_r+0x68>
 800532e:	6823      	ldr	r3, [r4, #0]
 8005330:	1c5a      	adds	r2, r3, #1
 8005332:	6022      	str	r2, [r4, #0]
 8005334:	220a      	movs	r2, #10
 8005336:	701a      	strb	r2, [r3, #0]
 8005338:	e7ee      	b.n	8005318 <_puts_r+0x88>
	...

0800533c <puts>:
 800533c:	4b02      	ldr	r3, [pc, #8]	@ (8005348 <puts+0xc>)
 800533e:	4601      	mov	r1, r0
 8005340:	6818      	ldr	r0, [r3, #0]
 8005342:	f7ff bfa5 	b.w	8005290 <_puts_r>
 8005346:	bf00      	nop
 8005348:	20000070 	.word	0x20000070

0800534c <__sread>:
 800534c:	b510      	push	{r4, lr}
 800534e:	460c      	mov	r4, r1
 8005350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005354:	f000 f90a 	bl	800556c <_read_r>
 8005358:	2800      	cmp	r0, #0
 800535a:	bfab      	itete	ge
 800535c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800535e:	89a3      	ldrhlt	r3, [r4, #12]
 8005360:	181b      	addge	r3, r3, r0
 8005362:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005366:	bfac      	ite	ge
 8005368:	6563      	strge	r3, [r4, #84]	@ 0x54
 800536a:	81a3      	strhlt	r3, [r4, #12]
 800536c:	bd10      	pop	{r4, pc}

0800536e <__swrite>:
 800536e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005372:	461f      	mov	r7, r3
 8005374:	898b      	ldrh	r3, [r1, #12]
 8005376:	05db      	lsls	r3, r3, #23
 8005378:	4605      	mov	r5, r0
 800537a:	460c      	mov	r4, r1
 800537c:	4616      	mov	r6, r2
 800537e:	d505      	bpl.n	800538c <__swrite+0x1e>
 8005380:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005384:	2302      	movs	r3, #2
 8005386:	2200      	movs	r2, #0
 8005388:	f000 f8de 	bl	8005548 <_lseek_r>
 800538c:	89a3      	ldrh	r3, [r4, #12]
 800538e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005392:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005396:	81a3      	strh	r3, [r4, #12]
 8005398:	4632      	mov	r2, r6
 800539a:	463b      	mov	r3, r7
 800539c:	4628      	mov	r0, r5
 800539e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053a2:	f000 b8f5 	b.w	8005590 <_write_r>

080053a6 <__sseek>:
 80053a6:	b510      	push	{r4, lr}
 80053a8:	460c      	mov	r4, r1
 80053aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053ae:	f000 f8cb 	bl	8005548 <_lseek_r>
 80053b2:	1c43      	adds	r3, r0, #1
 80053b4:	89a3      	ldrh	r3, [r4, #12]
 80053b6:	bf15      	itete	ne
 80053b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80053ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80053be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80053c2:	81a3      	strheq	r3, [r4, #12]
 80053c4:	bf18      	it	ne
 80053c6:	81a3      	strhne	r3, [r4, #12]
 80053c8:	bd10      	pop	{r4, pc}

080053ca <__sclose>:
 80053ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053ce:	f000 b8ab 	b.w	8005528 <_close_r>
	...

080053d4 <viprintf>:
 80053d4:	460b      	mov	r3, r1
 80053d6:	4903      	ldr	r1, [pc, #12]	@ (80053e4 <viprintf+0x10>)
 80053d8:	4602      	mov	r2, r0
 80053da:	6808      	ldr	r0, [r1, #0]
 80053dc:	6881      	ldr	r1, [r0, #8]
 80053de:	f001 bc23 	b.w	8006c28 <_vfiprintf_r>
 80053e2:	bf00      	nop
 80053e4:	20000070 	.word	0x20000070

080053e8 <__swbuf_r>:
 80053e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ea:	460e      	mov	r6, r1
 80053ec:	4614      	mov	r4, r2
 80053ee:	4605      	mov	r5, r0
 80053f0:	b118      	cbz	r0, 80053fa <__swbuf_r+0x12>
 80053f2:	6a03      	ldr	r3, [r0, #32]
 80053f4:	b90b      	cbnz	r3, 80053fa <__swbuf_r+0x12>
 80053f6:	f7ff ff03 	bl	8005200 <__sinit>
 80053fa:	69a3      	ldr	r3, [r4, #24]
 80053fc:	60a3      	str	r3, [r4, #8]
 80053fe:	89a3      	ldrh	r3, [r4, #12]
 8005400:	071a      	lsls	r2, r3, #28
 8005402:	d501      	bpl.n	8005408 <__swbuf_r+0x20>
 8005404:	6923      	ldr	r3, [r4, #16]
 8005406:	b943      	cbnz	r3, 800541a <__swbuf_r+0x32>
 8005408:	4621      	mov	r1, r4
 800540a:	4628      	mov	r0, r5
 800540c:	f000 f82a 	bl	8005464 <__swsetup_r>
 8005410:	b118      	cbz	r0, 800541a <__swbuf_r+0x32>
 8005412:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005416:	4638      	mov	r0, r7
 8005418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	6922      	ldr	r2, [r4, #16]
 800541e:	1a98      	subs	r0, r3, r2
 8005420:	6963      	ldr	r3, [r4, #20]
 8005422:	b2f6      	uxtb	r6, r6
 8005424:	4283      	cmp	r3, r0
 8005426:	4637      	mov	r7, r6
 8005428:	dc05      	bgt.n	8005436 <__swbuf_r+0x4e>
 800542a:	4621      	mov	r1, r4
 800542c:	4628      	mov	r0, r5
 800542e:	f001 fd97 	bl	8006f60 <_fflush_r>
 8005432:	2800      	cmp	r0, #0
 8005434:	d1ed      	bne.n	8005412 <__swbuf_r+0x2a>
 8005436:	68a3      	ldr	r3, [r4, #8]
 8005438:	3b01      	subs	r3, #1
 800543a:	60a3      	str	r3, [r4, #8]
 800543c:	6823      	ldr	r3, [r4, #0]
 800543e:	1c5a      	adds	r2, r3, #1
 8005440:	6022      	str	r2, [r4, #0]
 8005442:	701e      	strb	r6, [r3, #0]
 8005444:	6962      	ldr	r2, [r4, #20]
 8005446:	1c43      	adds	r3, r0, #1
 8005448:	429a      	cmp	r2, r3
 800544a:	d004      	beq.n	8005456 <__swbuf_r+0x6e>
 800544c:	89a3      	ldrh	r3, [r4, #12]
 800544e:	07db      	lsls	r3, r3, #31
 8005450:	d5e1      	bpl.n	8005416 <__swbuf_r+0x2e>
 8005452:	2e0a      	cmp	r6, #10
 8005454:	d1df      	bne.n	8005416 <__swbuf_r+0x2e>
 8005456:	4621      	mov	r1, r4
 8005458:	4628      	mov	r0, r5
 800545a:	f001 fd81 	bl	8006f60 <_fflush_r>
 800545e:	2800      	cmp	r0, #0
 8005460:	d0d9      	beq.n	8005416 <__swbuf_r+0x2e>
 8005462:	e7d6      	b.n	8005412 <__swbuf_r+0x2a>

08005464 <__swsetup_r>:
 8005464:	b538      	push	{r3, r4, r5, lr}
 8005466:	4b29      	ldr	r3, [pc, #164]	@ (800550c <__swsetup_r+0xa8>)
 8005468:	4605      	mov	r5, r0
 800546a:	6818      	ldr	r0, [r3, #0]
 800546c:	460c      	mov	r4, r1
 800546e:	b118      	cbz	r0, 8005478 <__swsetup_r+0x14>
 8005470:	6a03      	ldr	r3, [r0, #32]
 8005472:	b90b      	cbnz	r3, 8005478 <__swsetup_r+0x14>
 8005474:	f7ff fec4 	bl	8005200 <__sinit>
 8005478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800547c:	0719      	lsls	r1, r3, #28
 800547e:	d422      	bmi.n	80054c6 <__swsetup_r+0x62>
 8005480:	06da      	lsls	r2, r3, #27
 8005482:	d407      	bmi.n	8005494 <__swsetup_r+0x30>
 8005484:	2209      	movs	r2, #9
 8005486:	602a      	str	r2, [r5, #0]
 8005488:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800548c:	81a3      	strh	r3, [r4, #12]
 800548e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005492:	e033      	b.n	80054fc <__swsetup_r+0x98>
 8005494:	0758      	lsls	r0, r3, #29
 8005496:	d512      	bpl.n	80054be <__swsetup_r+0x5a>
 8005498:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800549a:	b141      	cbz	r1, 80054ae <__swsetup_r+0x4a>
 800549c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80054a0:	4299      	cmp	r1, r3
 80054a2:	d002      	beq.n	80054aa <__swsetup_r+0x46>
 80054a4:	4628      	mov	r0, r5
 80054a6:	f000 ff1b 	bl	80062e0 <_free_r>
 80054aa:	2300      	movs	r3, #0
 80054ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80054ae:	89a3      	ldrh	r3, [r4, #12]
 80054b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80054b4:	81a3      	strh	r3, [r4, #12]
 80054b6:	2300      	movs	r3, #0
 80054b8:	6063      	str	r3, [r4, #4]
 80054ba:	6923      	ldr	r3, [r4, #16]
 80054bc:	6023      	str	r3, [r4, #0]
 80054be:	89a3      	ldrh	r3, [r4, #12]
 80054c0:	f043 0308 	orr.w	r3, r3, #8
 80054c4:	81a3      	strh	r3, [r4, #12]
 80054c6:	6923      	ldr	r3, [r4, #16]
 80054c8:	b94b      	cbnz	r3, 80054de <__swsetup_r+0x7a>
 80054ca:	89a3      	ldrh	r3, [r4, #12]
 80054cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80054d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054d4:	d003      	beq.n	80054de <__swsetup_r+0x7a>
 80054d6:	4621      	mov	r1, r4
 80054d8:	4628      	mov	r0, r5
 80054da:	f001 fd8f 	bl	8006ffc <__smakebuf_r>
 80054de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054e2:	f013 0201 	ands.w	r2, r3, #1
 80054e6:	d00a      	beq.n	80054fe <__swsetup_r+0x9a>
 80054e8:	2200      	movs	r2, #0
 80054ea:	60a2      	str	r2, [r4, #8]
 80054ec:	6962      	ldr	r2, [r4, #20]
 80054ee:	4252      	negs	r2, r2
 80054f0:	61a2      	str	r2, [r4, #24]
 80054f2:	6922      	ldr	r2, [r4, #16]
 80054f4:	b942      	cbnz	r2, 8005508 <__swsetup_r+0xa4>
 80054f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80054fa:	d1c5      	bne.n	8005488 <__swsetup_r+0x24>
 80054fc:	bd38      	pop	{r3, r4, r5, pc}
 80054fe:	0799      	lsls	r1, r3, #30
 8005500:	bf58      	it	pl
 8005502:	6962      	ldrpl	r2, [r4, #20]
 8005504:	60a2      	str	r2, [r4, #8]
 8005506:	e7f4      	b.n	80054f2 <__swsetup_r+0x8e>
 8005508:	2000      	movs	r0, #0
 800550a:	e7f7      	b.n	80054fc <__swsetup_r+0x98>
 800550c:	20000070 	.word	0x20000070

08005510 <memset>:
 8005510:	4402      	add	r2, r0
 8005512:	4603      	mov	r3, r0
 8005514:	4293      	cmp	r3, r2
 8005516:	d100      	bne.n	800551a <memset+0xa>
 8005518:	4770      	bx	lr
 800551a:	f803 1b01 	strb.w	r1, [r3], #1
 800551e:	e7f9      	b.n	8005514 <memset+0x4>

08005520 <_localeconv_r>:
 8005520:	4800      	ldr	r0, [pc, #0]	@ (8005524 <_localeconv_r+0x4>)
 8005522:	4770      	bx	lr
 8005524:	200001b0 	.word	0x200001b0

08005528 <_close_r>:
 8005528:	b538      	push	{r3, r4, r5, lr}
 800552a:	4d06      	ldr	r5, [pc, #24]	@ (8005544 <_close_r+0x1c>)
 800552c:	2300      	movs	r3, #0
 800552e:	4604      	mov	r4, r0
 8005530:	4608      	mov	r0, r1
 8005532:	602b      	str	r3, [r5, #0]
 8005534:	f7fc f9f7 	bl	8001926 <_close>
 8005538:	1c43      	adds	r3, r0, #1
 800553a:	d102      	bne.n	8005542 <_close_r+0x1a>
 800553c:	682b      	ldr	r3, [r5, #0]
 800553e:	b103      	cbz	r3, 8005542 <_close_r+0x1a>
 8005540:	6023      	str	r3, [r4, #0]
 8005542:	bd38      	pop	{r3, r4, r5, pc}
 8005544:	20000434 	.word	0x20000434

08005548 <_lseek_r>:
 8005548:	b538      	push	{r3, r4, r5, lr}
 800554a:	4d07      	ldr	r5, [pc, #28]	@ (8005568 <_lseek_r+0x20>)
 800554c:	4604      	mov	r4, r0
 800554e:	4608      	mov	r0, r1
 8005550:	4611      	mov	r1, r2
 8005552:	2200      	movs	r2, #0
 8005554:	602a      	str	r2, [r5, #0]
 8005556:	461a      	mov	r2, r3
 8005558:	f7fc fa0c 	bl	8001974 <_lseek>
 800555c:	1c43      	adds	r3, r0, #1
 800555e:	d102      	bne.n	8005566 <_lseek_r+0x1e>
 8005560:	682b      	ldr	r3, [r5, #0]
 8005562:	b103      	cbz	r3, 8005566 <_lseek_r+0x1e>
 8005564:	6023      	str	r3, [r4, #0]
 8005566:	bd38      	pop	{r3, r4, r5, pc}
 8005568:	20000434 	.word	0x20000434

0800556c <_read_r>:
 800556c:	b538      	push	{r3, r4, r5, lr}
 800556e:	4d07      	ldr	r5, [pc, #28]	@ (800558c <_read_r+0x20>)
 8005570:	4604      	mov	r4, r0
 8005572:	4608      	mov	r0, r1
 8005574:	4611      	mov	r1, r2
 8005576:	2200      	movs	r2, #0
 8005578:	602a      	str	r2, [r5, #0]
 800557a:	461a      	mov	r2, r3
 800557c:	f7fc f9b6 	bl	80018ec <_read>
 8005580:	1c43      	adds	r3, r0, #1
 8005582:	d102      	bne.n	800558a <_read_r+0x1e>
 8005584:	682b      	ldr	r3, [r5, #0]
 8005586:	b103      	cbz	r3, 800558a <_read_r+0x1e>
 8005588:	6023      	str	r3, [r4, #0]
 800558a:	bd38      	pop	{r3, r4, r5, pc}
 800558c:	20000434 	.word	0x20000434

08005590 <_write_r>:
 8005590:	b538      	push	{r3, r4, r5, lr}
 8005592:	4d07      	ldr	r5, [pc, #28]	@ (80055b0 <_write_r+0x20>)
 8005594:	4604      	mov	r4, r0
 8005596:	4608      	mov	r0, r1
 8005598:	4611      	mov	r1, r2
 800559a:	2200      	movs	r2, #0
 800559c:	602a      	str	r2, [r5, #0]
 800559e:	461a      	mov	r2, r3
 80055a0:	f7fb fec0 	bl	8001324 <_write>
 80055a4:	1c43      	adds	r3, r0, #1
 80055a6:	d102      	bne.n	80055ae <_write_r+0x1e>
 80055a8:	682b      	ldr	r3, [r5, #0]
 80055aa:	b103      	cbz	r3, 80055ae <_write_r+0x1e>
 80055ac:	6023      	str	r3, [r4, #0]
 80055ae:	bd38      	pop	{r3, r4, r5, pc}
 80055b0:	20000434 	.word	0x20000434

080055b4 <__errno>:
 80055b4:	4b01      	ldr	r3, [pc, #4]	@ (80055bc <__errno+0x8>)
 80055b6:	6818      	ldr	r0, [r3, #0]
 80055b8:	4770      	bx	lr
 80055ba:	bf00      	nop
 80055bc:	20000070 	.word	0x20000070

080055c0 <__libc_init_array>:
 80055c0:	b570      	push	{r4, r5, r6, lr}
 80055c2:	4d0d      	ldr	r5, [pc, #52]	@ (80055f8 <__libc_init_array+0x38>)
 80055c4:	4c0d      	ldr	r4, [pc, #52]	@ (80055fc <__libc_init_array+0x3c>)
 80055c6:	1b64      	subs	r4, r4, r5
 80055c8:	10a4      	asrs	r4, r4, #2
 80055ca:	2600      	movs	r6, #0
 80055cc:	42a6      	cmp	r6, r4
 80055ce:	d109      	bne.n	80055e4 <__libc_init_array+0x24>
 80055d0:	4d0b      	ldr	r5, [pc, #44]	@ (8005600 <__libc_init_array+0x40>)
 80055d2:	4c0c      	ldr	r4, [pc, #48]	@ (8005604 <__libc_init_array+0x44>)
 80055d4:	f001 fe30 	bl	8007238 <_init>
 80055d8:	1b64      	subs	r4, r4, r5
 80055da:	10a4      	asrs	r4, r4, #2
 80055dc:	2600      	movs	r6, #0
 80055de:	42a6      	cmp	r6, r4
 80055e0:	d105      	bne.n	80055ee <__libc_init_array+0x2e>
 80055e2:	bd70      	pop	{r4, r5, r6, pc}
 80055e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80055e8:	4798      	blx	r3
 80055ea:	3601      	adds	r6, #1
 80055ec:	e7ee      	b.n	80055cc <__libc_init_array+0xc>
 80055ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80055f2:	4798      	blx	r3
 80055f4:	3601      	adds	r6, #1
 80055f6:	e7f2      	b.n	80055de <__libc_init_array+0x1e>
 80055f8:	080077d4 	.word	0x080077d4
 80055fc:	080077d4 	.word	0x080077d4
 8005600:	080077d4 	.word	0x080077d4
 8005604:	080077d8 	.word	0x080077d8

08005608 <__retarget_lock_init_recursive>:
 8005608:	4770      	bx	lr

0800560a <__retarget_lock_acquire_recursive>:
 800560a:	4770      	bx	lr

0800560c <__retarget_lock_release_recursive>:
 800560c:	4770      	bx	lr

0800560e <memcpy>:
 800560e:	440a      	add	r2, r1
 8005610:	4291      	cmp	r1, r2
 8005612:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005616:	d100      	bne.n	800561a <memcpy+0xc>
 8005618:	4770      	bx	lr
 800561a:	b510      	push	{r4, lr}
 800561c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005620:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005624:	4291      	cmp	r1, r2
 8005626:	d1f9      	bne.n	800561c <memcpy+0xe>
 8005628:	bd10      	pop	{r4, pc}

0800562a <quorem>:
 800562a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800562e:	6903      	ldr	r3, [r0, #16]
 8005630:	690c      	ldr	r4, [r1, #16]
 8005632:	42a3      	cmp	r3, r4
 8005634:	4607      	mov	r7, r0
 8005636:	db7e      	blt.n	8005736 <quorem+0x10c>
 8005638:	3c01      	subs	r4, #1
 800563a:	f101 0814 	add.w	r8, r1, #20
 800563e:	00a3      	lsls	r3, r4, #2
 8005640:	f100 0514 	add.w	r5, r0, #20
 8005644:	9300      	str	r3, [sp, #0]
 8005646:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800564a:	9301      	str	r3, [sp, #4]
 800564c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005650:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005654:	3301      	adds	r3, #1
 8005656:	429a      	cmp	r2, r3
 8005658:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800565c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005660:	d32e      	bcc.n	80056c0 <quorem+0x96>
 8005662:	f04f 0a00 	mov.w	sl, #0
 8005666:	46c4      	mov	ip, r8
 8005668:	46ae      	mov	lr, r5
 800566a:	46d3      	mov	fp, sl
 800566c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005670:	b298      	uxth	r0, r3
 8005672:	fb06 a000 	mla	r0, r6, r0, sl
 8005676:	0c02      	lsrs	r2, r0, #16
 8005678:	0c1b      	lsrs	r3, r3, #16
 800567a:	fb06 2303 	mla	r3, r6, r3, r2
 800567e:	f8de 2000 	ldr.w	r2, [lr]
 8005682:	b280      	uxth	r0, r0
 8005684:	b292      	uxth	r2, r2
 8005686:	1a12      	subs	r2, r2, r0
 8005688:	445a      	add	r2, fp
 800568a:	f8de 0000 	ldr.w	r0, [lr]
 800568e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005692:	b29b      	uxth	r3, r3
 8005694:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005698:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800569c:	b292      	uxth	r2, r2
 800569e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80056a2:	45e1      	cmp	r9, ip
 80056a4:	f84e 2b04 	str.w	r2, [lr], #4
 80056a8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80056ac:	d2de      	bcs.n	800566c <quorem+0x42>
 80056ae:	9b00      	ldr	r3, [sp, #0]
 80056b0:	58eb      	ldr	r3, [r5, r3]
 80056b2:	b92b      	cbnz	r3, 80056c0 <quorem+0x96>
 80056b4:	9b01      	ldr	r3, [sp, #4]
 80056b6:	3b04      	subs	r3, #4
 80056b8:	429d      	cmp	r5, r3
 80056ba:	461a      	mov	r2, r3
 80056bc:	d32f      	bcc.n	800571e <quorem+0xf4>
 80056be:	613c      	str	r4, [r7, #16]
 80056c0:	4638      	mov	r0, r7
 80056c2:	f001 f97f 	bl	80069c4 <__mcmp>
 80056c6:	2800      	cmp	r0, #0
 80056c8:	db25      	blt.n	8005716 <quorem+0xec>
 80056ca:	4629      	mov	r1, r5
 80056cc:	2000      	movs	r0, #0
 80056ce:	f858 2b04 	ldr.w	r2, [r8], #4
 80056d2:	f8d1 c000 	ldr.w	ip, [r1]
 80056d6:	fa1f fe82 	uxth.w	lr, r2
 80056da:	fa1f f38c 	uxth.w	r3, ip
 80056de:	eba3 030e 	sub.w	r3, r3, lr
 80056e2:	4403      	add	r3, r0
 80056e4:	0c12      	lsrs	r2, r2, #16
 80056e6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80056ea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056f4:	45c1      	cmp	r9, r8
 80056f6:	f841 3b04 	str.w	r3, [r1], #4
 80056fa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80056fe:	d2e6      	bcs.n	80056ce <quorem+0xa4>
 8005700:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005704:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005708:	b922      	cbnz	r2, 8005714 <quorem+0xea>
 800570a:	3b04      	subs	r3, #4
 800570c:	429d      	cmp	r5, r3
 800570e:	461a      	mov	r2, r3
 8005710:	d30b      	bcc.n	800572a <quorem+0x100>
 8005712:	613c      	str	r4, [r7, #16]
 8005714:	3601      	adds	r6, #1
 8005716:	4630      	mov	r0, r6
 8005718:	b003      	add	sp, #12
 800571a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800571e:	6812      	ldr	r2, [r2, #0]
 8005720:	3b04      	subs	r3, #4
 8005722:	2a00      	cmp	r2, #0
 8005724:	d1cb      	bne.n	80056be <quorem+0x94>
 8005726:	3c01      	subs	r4, #1
 8005728:	e7c6      	b.n	80056b8 <quorem+0x8e>
 800572a:	6812      	ldr	r2, [r2, #0]
 800572c:	3b04      	subs	r3, #4
 800572e:	2a00      	cmp	r2, #0
 8005730:	d1ef      	bne.n	8005712 <quorem+0xe8>
 8005732:	3c01      	subs	r4, #1
 8005734:	e7ea      	b.n	800570c <quorem+0xe2>
 8005736:	2000      	movs	r0, #0
 8005738:	e7ee      	b.n	8005718 <quorem+0xee>
 800573a:	0000      	movs	r0, r0
 800573c:	0000      	movs	r0, r0
	...

08005740 <_dtoa_r>:
 8005740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005744:	69c7      	ldr	r7, [r0, #28]
 8005746:	b097      	sub	sp, #92	@ 0x5c
 8005748:	ed8d 0b04 	vstr	d0, [sp, #16]
 800574c:	ec55 4b10 	vmov	r4, r5, d0
 8005750:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005752:	9107      	str	r1, [sp, #28]
 8005754:	4681      	mov	r9, r0
 8005756:	920c      	str	r2, [sp, #48]	@ 0x30
 8005758:	9311      	str	r3, [sp, #68]	@ 0x44
 800575a:	b97f      	cbnz	r7, 800577c <_dtoa_r+0x3c>
 800575c:	2010      	movs	r0, #16
 800575e:	f000 fe09 	bl	8006374 <malloc>
 8005762:	4602      	mov	r2, r0
 8005764:	f8c9 001c 	str.w	r0, [r9, #28]
 8005768:	b920      	cbnz	r0, 8005774 <_dtoa_r+0x34>
 800576a:	4ba9      	ldr	r3, [pc, #676]	@ (8005a10 <_dtoa_r+0x2d0>)
 800576c:	21ef      	movs	r1, #239	@ 0xef
 800576e:	48a9      	ldr	r0, [pc, #676]	@ (8005a14 <_dtoa_r+0x2d4>)
 8005770:	f001 fcb2 	bl	80070d8 <__assert_func>
 8005774:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005778:	6007      	str	r7, [r0, #0]
 800577a:	60c7      	str	r7, [r0, #12]
 800577c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005780:	6819      	ldr	r1, [r3, #0]
 8005782:	b159      	cbz	r1, 800579c <_dtoa_r+0x5c>
 8005784:	685a      	ldr	r2, [r3, #4]
 8005786:	604a      	str	r2, [r1, #4]
 8005788:	2301      	movs	r3, #1
 800578a:	4093      	lsls	r3, r2
 800578c:	608b      	str	r3, [r1, #8]
 800578e:	4648      	mov	r0, r9
 8005790:	f000 fee6 	bl	8006560 <_Bfree>
 8005794:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005798:	2200      	movs	r2, #0
 800579a:	601a      	str	r2, [r3, #0]
 800579c:	1e2b      	subs	r3, r5, #0
 800579e:	bfb9      	ittee	lt
 80057a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80057a4:	9305      	strlt	r3, [sp, #20]
 80057a6:	2300      	movge	r3, #0
 80057a8:	6033      	strge	r3, [r6, #0]
 80057aa:	9f05      	ldr	r7, [sp, #20]
 80057ac:	4b9a      	ldr	r3, [pc, #616]	@ (8005a18 <_dtoa_r+0x2d8>)
 80057ae:	bfbc      	itt	lt
 80057b0:	2201      	movlt	r2, #1
 80057b2:	6032      	strlt	r2, [r6, #0]
 80057b4:	43bb      	bics	r3, r7
 80057b6:	d112      	bne.n	80057de <_dtoa_r+0x9e>
 80057b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80057ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 80057be:	6013      	str	r3, [r2, #0]
 80057c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80057c4:	4323      	orrs	r3, r4
 80057c6:	f000 855a 	beq.w	800627e <_dtoa_r+0xb3e>
 80057ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80057cc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005a2c <_dtoa_r+0x2ec>
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	f000 855c 	beq.w	800628e <_dtoa_r+0xb4e>
 80057d6:	f10a 0303 	add.w	r3, sl, #3
 80057da:	f000 bd56 	b.w	800628a <_dtoa_r+0xb4a>
 80057de:	ed9d 7b04 	vldr	d7, [sp, #16]
 80057e2:	2200      	movs	r2, #0
 80057e4:	ec51 0b17 	vmov	r0, r1, d7
 80057e8:	2300      	movs	r3, #0
 80057ea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80057ee:	f7fb f99b 	bl	8000b28 <__aeabi_dcmpeq>
 80057f2:	4680      	mov	r8, r0
 80057f4:	b158      	cbz	r0, 800580e <_dtoa_r+0xce>
 80057f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80057f8:	2301      	movs	r3, #1
 80057fa:	6013      	str	r3, [r2, #0]
 80057fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80057fe:	b113      	cbz	r3, 8005806 <_dtoa_r+0xc6>
 8005800:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005802:	4b86      	ldr	r3, [pc, #536]	@ (8005a1c <_dtoa_r+0x2dc>)
 8005804:	6013      	str	r3, [r2, #0]
 8005806:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005a30 <_dtoa_r+0x2f0>
 800580a:	f000 bd40 	b.w	800628e <_dtoa_r+0xb4e>
 800580e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005812:	aa14      	add	r2, sp, #80	@ 0x50
 8005814:	a915      	add	r1, sp, #84	@ 0x54
 8005816:	4648      	mov	r0, r9
 8005818:	f001 f984 	bl	8006b24 <__d2b>
 800581c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005820:	9002      	str	r0, [sp, #8]
 8005822:	2e00      	cmp	r6, #0
 8005824:	d078      	beq.n	8005918 <_dtoa_r+0x1d8>
 8005826:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005828:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800582c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005830:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005834:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005838:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800583c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005840:	4619      	mov	r1, r3
 8005842:	2200      	movs	r2, #0
 8005844:	4b76      	ldr	r3, [pc, #472]	@ (8005a20 <_dtoa_r+0x2e0>)
 8005846:	f7fa fd4f 	bl	80002e8 <__aeabi_dsub>
 800584a:	a36b      	add	r3, pc, #428	@ (adr r3, 80059f8 <_dtoa_r+0x2b8>)
 800584c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005850:	f7fa ff02 	bl	8000658 <__aeabi_dmul>
 8005854:	a36a      	add	r3, pc, #424	@ (adr r3, 8005a00 <_dtoa_r+0x2c0>)
 8005856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585a:	f7fa fd47 	bl	80002ec <__adddf3>
 800585e:	4604      	mov	r4, r0
 8005860:	4630      	mov	r0, r6
 8005862:	460d      	mov	r5, r1
 8005864:	f7fa fe8e 	bl	8000584 <__aeabi_i2d>
 8005868:	a367      	add	r3, pc, #412	@ (adr r3, 8005a08 <_dtoa_r+0x2c8>)
 800586a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586e:	f7fa fef3 	bl	8000658 <__aeabi_dmul>
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	4620      	mov	r0, r4
 8005878:	4629      	mov	r1, r5
 800587a:	f7fa fd37 	bl	80002ec <__adddf3>
 800587e:	4604      	mov	r4, r0
 8005880:	460d      	mov	r5, r1
 8005882:	f7fb f999 	bl	8000bb8 <__aeabi_d2iz>
 8005886:	2200      	movs	r2, #0
 8005888:	4607      	mov	r7, r0
 800588a:	2300      	movs	r3, #0
 800588c:	4620      	mov	r0, r4
 800588e:	4629      	mov	r1, r5
 8005890:	f7fb f954 	bl	8000b3c <__aeabi_dcmplt>
 8005894:	b140      	cbz	r0, 80058a8 <_dtoa_r+0x168>
 8005896:	4638      	mov	r0, r7
 8005898:	f7fa fe74 	bl	8000584 <__aeabi_i2d>
 800589c:	4622      	mov	r2, r4
 800589e:	462b      	mov	r3, r5
 80058a0:	f7fb f942 	bl	8000b28 <__aeabi_dcmpeq>
 80058a4:	b900      	cbnz	r0, 80058a8 <_dtoa_r+0x168>
 80058a6:	3f01      	subs	r7, #1
 80058a8:	2f16      	cmp	r7, #22
 80058aa:	d852      	bhi.n	8005952 <_dtoa_r+0x212>
 80058ac:	4b5d      	ldr	r3, [pc, #372]	@ (8005a24 <_dtoa_r+0x2e4>)
 80058ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80058b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80058ba:	f7fb f93f 	bl	8000b3c <__aeabi_dcmplt>
 80058be:	2800      	cmp	r0, #0
 80058c0:	d049      	beq.n	8005956 <_dtoa_r+0x216>
 80058c2:	3f01      	subs	r7, #1
 80058c4:	2300      	movs	r3, #0
 80058c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80058c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80058ca:	1b9b      	subs	r3, r3, r6
 80058cc:	1e5a      	subs	r2, r3, #1
 80058ce:	bf45      	ittet	mi
 80058d0:	f1c3 0301 	rsbmi	r3, r3, #1
 80058d4:	9300      	strmi	r3, [sp, #0]
 80058d6:	2300      	movpl	r3, #0
 80058d8:	2300      	movmi	r3, #0
 80058da:	9206      	str	r2, [sp, #24]
 80058dc:	bf54      	ite	pl
 80058de:	9300      	strpl	r3, [sp, #0]
 80058e0:	9306      	strmi	r3, [sp, #24]
 80058e2:	2f00      	cmp	r7, #0
 80058e4:	db39      	blt.n	800595a <_dtoa_r+0x21a>
 80058e6:	9b06      	ldr	r3, [sp, #24]
 80058e8:	970d      	str	r7, [sp, #52]	@ 0x34
 80058ea:	443b      	add	r3, r7
 80058ec:	9306      	str	r3, [sp, #24]
 80058ee:	2300      	movs	r3, #0
 80058f0:	9308      	str	r3, [sp, #32]
 80058f2:	9b07      	ldr	r3, [sp, #28]
 80058f4:	2b09      	cmp	r3, #9
 80058f6:	d863      	bhi.n	80059c0 <_dtoa_r+0x280>
 80058f8:	2b05      	cmp	r3, #5
 80058fa:	bfc4      	itt	gt
 80058fc:	3b04      	subgt	r3, #4
 80058fe:	9307      	strgt	r3, [sp, #28]
 8005900:	9b07      	ldr	r3, [sp, #28]
 8005902:	f1a3 0302 	sub.w	r3, r3, #2
 8005906:	bfcc      	ite	gt
 8005908:	2400      	movgt	r4, #0
 800590a:	2401      	movle	r4, #1
 800590c:	2b03      	cmp	r3, #3
 800590e:	d863      	bhi.n	80059d8 <_dtoa_r+0x298>
 8005910:	e8df f003 	tbb	[pc, r3]
 8005914:	2b375452 	.word	0x2b375452
 8005918:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800591c:	441e      	add	r6, r3
 800591e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005922:	2b20      	cmp	r3, #32
 8005924:	bfc1      	itttt	gt
 8005926:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800592a:	409f      	lslgt	r7, r3
 800592c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005930:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005934:	bfd6      	itet	le
 8005936:	f1c3 0320 	rsble	r3, r3, #32
 800593a:	ea47 0003 	orrgt.w	r0, r7, r3
 800593e:	fa04 f003 	lslle.w	r0, r4, r3
 8005942:	f7fa fe0f 	bl	8000564 <__aeabi_ui2d>
 8005946:	2201      	movs	r2, #1
 8005948:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800594c:	3e01      	subs	r6, #1
 800594e:	9212      	str	r2, [sp, #72]	@ 0x48
 8005950:	e776      	b.n	8005840 <_dtoa_r+0x100>
 8005952:	2301      	movs	r3, #1
 8005954:	e7b7      	b.n	80058c6 <_dtoa_r+0x186>
 8005956:	9010      	str	r0, [sp, #64]	@ 0x40
 8005958:	e7b6      	b.n	80058c8 <_dtoa_r+0x188>
 800595a:	9b00      	ldr	r3, [sp, #0]
 800595c:	1bdb      	subs	r3, r3, r7
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	427b      	negs	r3, r7
 8005962:	9308      	str	r3, [sp, #32]
 8005964:	2300      	movs	r3, #0
 8005966:	930d      	str	r3, [sp, #52]	@ 0x34
 8005968:	e7c3      	b.n	80058f2 <_dtoa_r+0x1b2>
 800596a:	2301      	movs	r3, #1
 800596c:	9309      	str	r3, [sp, #36]	@ 0x24
 800596e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005970:	eb07 0b03 	add.w	fp, r7, r3
 8005974:	f10b 0301 	add.w	r3, fp, #1
 8005978:	2b01      	cmp	r3, #1
 800597a:	9303      	str	r3, [sp, #12]
 800597c:	bfb8      	it	lt
 800597e:	2301      	movlt	r3, #1
 8005980:	e006      	b.n	8005990 <_dtoa_r+0x250>
 8005982:	2301      	movs	r3, #1
 8005984:	9309      	str	r3, [sp, #36]	@ 0x24
 8005986:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005988:	2b00      	cmp	r3, #0
 800598a:	dd28      	ble.n	80059de <_dtoa_r+0x29e>
 800598c:	469b      	mov	fp, r3
 800598e:	9303      	str	r3, [sp, #12]
 8005990:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005994:	2100      	movs	r1, #0
 8005996:	2204      	movs	r2, #4
 8005998:	f102 0514 	add.w	r5, r2, #20
 800599c:	429d      	cmp	r5, r3
 800599e:	d926      	bls.n	80059ee <_dtoa_r+0x2ae>
 80059a0:	6041      	str	r1, [r0, #4]
 80059a2:	4648      	mov	r0, r9
 80059a4:	f000 fd9c 	bl	80064e0 <_Balloc>
 80059a8:	4682      	mov	sl, r0
 80059aa:	2800      	cmp	r0, #0
 80059ac:	d142      	bne.n	8005a34 <_dtoa_r+0x2f4>
 80059ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005a28 <_dtoa_r+0x2e8>)
 80059b0:	4602      	mov	r2, r0
 80059b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80059b6:	e6da      	b.n	800576e <_dtoa_r+0x2e>
 80059b8:	2300      	movs	r3, #0
 80059ba:	e7e3      	b.n	8005984 <_dtoa_r+0x244>
 80059bc:	2300      	movs	r3, #0
 80059be:	e7d5      	b.n	800596c <_dtoa_r+0x22c>
 80059c0:	2401      	movs	r4, #1
 80059c2:	2300      	movs	r3, #0
 80059c4:	9307      	str	r3, [sp, #28]
 80059c6:	9409      	str	r4, [sp, #36]	@ 0x24
 80059c8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80059cc:	2200      	movs	r2, #0
 80059ce:	f8cd b00c 	str.w	fp, [sp, #12]
 80059d2:	2312      	movs	r3, #18
 80059d4:	920c      	str	r2, [sp, #48]	@ 0x30
 80059d6:	e7db      	b.n	8005990 <_dtoa_r+0x250>
 80059d8:	2301      	movs	r3, #1
 80059da:	9309      	str	r3, [sp, #36]	@ 0x24
 80059dc:	e7f4      	b.n	80059c8 <_dtoa_r+0x288>
 80059de:	f04f 0b01 	mov.w	fp, #1
 80059e2:	f8cd b00c 	str.w	fp, [sp, #12]
 80059e6:	465b      	mov	r3, fp
 80059e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80059ec:	e7d0      	b.n	8005990 <_dtoa_r+0x250>
 80059ee:	3101      	adds	r1, #1
 80059f0:	0052      	lsls	r2, r2, #1
 80059f2:	e7d1      	b.n	8005998 <_dtoa_r+0x258>
 80059f4:	f3af 8000 	nop.w
 80059f8:	636f4361 	.word	0x636f4361
 80059fc:	3fd287a7 	.word	0x3fd287a7
 8005a00:	8b60c8b3 	.word	0x8b60c8b3
 8005a04:	3fc68a28 	.word	0x3fc68a28
 8005a08:	509f79fb 	.word	0x509f79fb
 8005a0c:	3fd34413 	.word	0x3fd34413
 8005a10:	08007495 	.word	0x08007495
 8005a14:	080074ac 	.word	0x080074ac
 8005a18:	7ff00000 	.word	0x7ff00000
 8005a1c:	08007465 	.word	0x08007465
 8005a20:	3ff80000 	.word	0x3ff80000
 8005a24:	08007600 	.word	0x08007600
 8005a28:	08007504 	.word	0x08007504
 8005a2c:	08007491 	.word	0x08007491
 8005a30:	08007464 	.word	0x08007464
 8005a34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005a38:	6018      	str	r0, [r3, #0]
 8005a3a:	9b03      	ldr	r3, [sp, #12]
 8005a3c:	2b0e      	cmp	r3, #14
 8005a3e:	f200 80a1 	bhi.w	8005b84 <_dtoa_r+0x444>
 8005a42:	2c00      	cmp	r4, #0
 8005a44:	f000 809e 	beq.w	8005b84 <_dtoa_r+0x444>
 8005a48:	2f00      	cmp	r7, #0
 8005a4a:	dd33      	ble.n	8005ab4 <_dtoa_r+0x374>
 8005a4c:	4b9c      	ldr	r3, [pc, #624]	@ (8005cc0 <_dtoa_r+0x580>)
 8005a4e:	f007 020f 	and.w	r2, r7, #15
 8005a52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a56:	ed93 7b00 	vldr	d7, [r3]
 8005a5a:	05f8      	lsls	r0, r7, #23
 8005a5c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005a60:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005a64:	d516      	bpl.n	8005a94 <_dtoa_r+0x354>
 8005a66:	4b97      	ldr	r3, [pc, #604]	@ (8005cc4 <_dtoa_r+0x584>)
 8005a68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005a6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a70:	f7fa ff1c 	bl	80008ac <__aeabi_ddiv>
 8005a74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a78:	f004 040f 	and.w	r4, r4, #15
 8005a7c:	2603      	movs	r6, #3
 8005a7e:	4d91      	ldr	r5, [pc, #580]	@ (8005cc4 <_dtoa_r+0x584>)
 8005a80:	b954      	cbnz	r4, 8005a98 <_dtoa_r+0x358>
 8005a82:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005a86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a8a:	f7fa ff0f 	bl	80008ac <__aeabi_ddiv>
 8005a8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a92:	e028      	b.n	8005ae6 <_dtoa_r+0x3a6>
 8005a94:	2602      	movs	r6, #2
 8005a96:	e7f2      	b.n	8005a7e <_dtoa_r+0x33e>
 8005a98:	07e1      	lsls	r1, r4, #31
 8005a9a:	d508      	bpl.n	8005aae <_dtoa_r+0x36e>
 8005a9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005aa0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005aa4:	f7fa fdd8 	bl	8000658 <__aeabi_dmul>
 8005aa8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005aac:	3601      	adds	r6, #1
 8005aae:	1064      	asrs	r4, r4, #1
 8005ab0:	3508      	adds	r5, #8
 8005ab2:	e7e5      	b.n	8005a80 <_dtoa_r+0x340>
 8005ab4:	f000 80af 	beq.w	8005c16 <_dtoa_r+0x4d6>
 8005ab8:	427c      	negs	r4, r7
 8005aba:	4b81      	ldr	r3, [pc, #516]	@ (8005cc0 <_dtoa_r+0x580>)
 8005abc:	4d81      	ldr	r5, [pc, #516]	@ (8005cc4 <_dtoa_r+0x584>)
 8005abe:	f004 020f 	and.w	r2, r4, #15
 8005ac2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005ace:	f7fa fdc3 	bl	8000658 <__aeabi_dmul>
 8005ad2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ad6:	1124      	asrs	r4, r4, #4
 8005ad8:	2300      	movs	r3, #0
 8005ada:	2602      	movs	r6, #2
 8005adc:	2c00      	cmp	r4, #0
 8005ade:	f040 808f 	bne.w	8005c00 <_dtoa_r+0x4c0>
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1d3      	bne.n	8005a8e <_dtoa_r+0x34e>
 8005ae6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005ae8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f000 8094 	beq.w	8005c1a <_dtoa_r+0x4da>
 8005af2:	4b75      	ldr	r3, [pc, #468]	@ (8005cc8 <_dtoa_r+0x588>)
 8005af4:	2200      	movs	r2, #0
 8005af6:	4620      	mov	r0, r4
 8005af8:	4629      	mov	r1, r5
 8005afa:	f7fb f81f 	bl	8000b3c <__aeabi_dcmplt>
 8005afe:	2800      	cmp	r0, #0
 8005b00:	f000 808b 	beq.w	8005c1a <_dtoa_r+0x4da>
 8005b04:	9b03      	ldr	r3, [sp, #12]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	f000 8087 	beq.w	8005c1a <_dtoa_r+0x4da>
 8005b0c:	f1bb 0f00 	cmp.w	fp, #0
 8005b10:	dd34      	ble.n	8005b7c <_dtoa_r+0x43c>
 8005b12:	4620      	mov	r0, r4
 8005b14:	4b6d      	ldr	r3, [pc, #436]	@ (8005ccc <_dtoa_r+0x58c>)
 8005b16:	2200      	movs	r2, #0
 8005b18:	4629      	mov	r1, r5
 8005b1a:	f7fa fd9d 	bl	8000658 <__aeabi_dmul>
 8005b1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b22:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005b26:	3601      	adds	r6, #1
 8005b28:	465c      	mov	r4, fp
 8005b2a:	4630      	mov	r0, r6
 8005b2c:	f7fa fd2a 	bl	8000584 <__aeabi_i2d>
 8005b30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b34:	f7fa fd90 	bl	8000658 <__aeabi_dmul>
 8005b38:	4b65      	ldr	r3, [pc, #404]	@ (8005cd0 <_dtoa_r+0x590>)
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f7fa fbd6 	bl	80002ec <__adddf3>
 8005b40:	4605      	mov	r5, r0
 8005b42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005b46:	2c00      	cmp	r4, #0
 8005b48:	d16a      	bne.n	8005c20 <_dtoa_r+0x4e0>
 8005b4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b4e:	4b61      	ldr	r3, [pc, #388]	@ (8005cd4 <_dtoa_r+0x594>)
 8005b50:	2200      	movs	r2, #0
 8005b52:	f7fa fbc9 	bl	80002e8 <__aeabi_dsub>
 8005b56:	4602      	mov	r2, r0
 8005b58:	460b      	mov	r3, r1
 8005b5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005b5e:	462a      	mov	r2, r5
 8005b60:	4633      	mov	r3, r6
 8005b62:	f7fb f809 	bl	8000b78 <__aeabi_dcmpgt>
 8005b66:	2800      	cmp	r0, #0
 8005b68:	f040 8298 	bne.w	800609c <_dtoa_r+0x95c>
 8005b6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b70:	462a      	mov	r2, r5
 8005b72:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005b76:	f7fa ffe1 	bl	8000b3c <__aeabi_dcmplt>
 8005b7a:	bb38      	cbnz	r0, 8005bcc <_dtoa_r+0x48c>
 8005b7c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005b80:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005b84:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f2c0 8157 	blt.w	8005e3a <_dtoa_r+0x6fa>
 8005b8c:	2f0e      	cmp	r7, #14
 8005b8e:	f300 8154 	bgt.w	8005e3a <_dtoa_r+0x6fa>
 8005b92:	4b4b      	ldr	r3, [pc, #300]	@ (8005cc0 <_dtoa_r+0x580>)
 8005b94:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b98:	ed93 7b00 	vldr	d7, [r3]
 8005b9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	ed8d 7b00 	vstr	d7, [sp]
 8005ba4:	f280 80e5 	bge.w	8005d72 <_dtoa_r+0x632>
 8005ba8:	9b03      	ldr	r3, [sp, #12]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f300 80e1 	bgt.w	8005d72 <_dtoa_r+0x632>
 8005bb0:	d10c      	bne.n	8005bcc <_dtoa_r+0x48c>
 8005bb2:	4b48      	ldr	r3, [pc, #288]	@ (8005cd4 <_dtoa_r+0x594>)
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	ec51 0b17 	vmov	r0, r1, d7
 8005bba:	f7fa fd4d 	bl	8000658 <__aeabi_dmul>
 8005bbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bc2:	f7fa ffcf 	bl	8000b64 <__aeabi_dcmpge>
 8005bc6:	2800      	cmp	r0, #0
 8005bc8:	f000 8266 	beq.w	8006098 <_dtoa_r+0x958>
 8005bcc:	2400      	movs	r4, #0
 8005bce:	4625      	mov	r5, r4
 8005bd0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005bd2:	4656      	mov	r6, sl
 8005bd4:	ea6f 0803 	mvn.w	r8, r3
 8005bd8:	2700      	movs	r7, #0
 8005bda:	4621      	mov	r1, r4
 8005bdc:	4648      	mov	r0, r9
 8005bde:	f000 fcbf 	bl	8006560 <_Bfree>
 8005be2:	2d00      	cmp	r5, #0
 8005be4:	f000 80bd 	beq.w	8005d62 <_dtoa_r+0x622>
 8005be8:	b12f      	cbz	r7, 8005bf6 <_dtoa_r+0x4b6>
 8005bea:	42af      	cmp	r7, r5
 8005bec:	d003      	beq.n	8005bf6 <_dtoa_r+0x4b6>
 8005bee:	4639      	mov	r1, r7
 8005bf0:	4648      	mov	r0, r9
 8005bf2:	f000 fcb5 	bl	8006560 <_Bfree>
 8005bf6:	4629      	mov	r1, r5
 8005bf8:	4648      	mov	r0, r9
 8005bfa:	f000 fcb1 	bl	8006560 <_Bfree>
 8005bfe:	e0b0      	b.n	8005d62 <_dtoa_r+0x622>
 8005c00:	07e2      	lsls	r2, r4, #31
 8005c02:	d505      	bpl.n	8005c10 <_dtoa_r+0x4d0>
 8005c04:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005c08:	f7fa fd26 	bl	8000658 <__aeabi_dmul>
 8005c0c:	3601      	adds	r6, #1
 8005c0e:	2301      	movs	r3, #1
 8005c10:	1064      	asrs	r4, r4, #1
 8005c12:	3508      	adds	r5, #8
 8005c14:	e762      	b.n	8005adc <_dtoa_r+0x39c>
 8005c16:	2602      	movs	r6, #2
 8005c18:	e765      	b.n	8005ae6 <_dtoa_r+0x3a6>
 8005c1a:	9c03      	ldr	r4, [sp, #12]
 8005c1c:	46b8      	mov	r8, r7
 8005c1e:	e784      	b.n	8005b2a <_dtoa_r+0x3ea>
 8005c20:	4b27      	ldr	r3, [pc, #156]	@ (8005cc0 <_dtoa_r+0x580>)
 8005c22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c24:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005c28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c2c:	4454      	add	r4, sl
 8005c2e:	2900      	cmp	r1, #0
 8005c30:	d054      	beq.n	8005cdc <_dtoa_r+0x59c>
 8005c32:	4929      	ldr	r1, [pc, #164]	@ (8005cd8 <_dtoa_r+0x598>)
 8005c34:	2000      	movs	r0, #0
 8005c36:	f7fa fe39 	bl	80008ac <__aeabi_ddiv>
 8005c3a:	4633      	mov	r3, r6
 8005c3c:	462a      	mov	r2, r5
 8005c3e:	f7fa fb53 	bl	80002e8 <__aeabi_dsub>
 8005c42:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005c46:	4656      	mov	r6, sl
 8005c48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c4c:	f7fa ffb4 	bl	8000bb8 <__aeabi_d2iz>
 8005c50:	4605      	mov	r5, r0
 8005c52:	f7fa fc97 	bl	8000584 <__aeabi_i2d>
 8005c56:	4602      	mov	r2, r0
 8005c58:	460b      	mov	r3, r1
 8005c5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c5e:	f7fa fb43 	bl	80002e8 <__aeabi_dsub>
 8005c62:	3530      	adds	r5, #48	@ 0x30
 8005c64:	4602      	mov	r2, r0
 8005c66:	460b      	mov	r3, r1
 8005c68:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005c6c:	f806 5b01 	strb.w	r5, [r6], #1
 8005c70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005c74:	f7fa ff62 	bl	8000b3c <__aeabi_dcmplt>
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	d172      	bne.n	8005d62 <_dtoa_r+0x622>
 8005c7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c80:	4911      	ldr	r1, [pc, #68]	@ (8005cc8 <_dtoa_r+0x588>)
 8005c82:	2000      	movs	r0, #0
 8005c84:	f7fa fb30 	bl	80002e8 <__aeabi_dsub>
 8005c88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005c8c:	f7fa ff56 	bl	8000b3c <__aeabi_dcmplt>
 8005c90:	2800      	cmp	r0, #0
 8005c92:	f040 80b4 	bne.w	8005dfe <_dtoa_r+0x6be>
 8005c96:	42a6      	cmp	r6, r4
 8005c98:	f43f af70 	beq.w	8005b7c <_dtoa_r+0x43c>
 8005c9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8005ccc <_dtoa_r+0x58c>)
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f7fa fcd8 	bl	8000658 <__aeabi_dmul>
 8005ca8:	4b08      	ldr	r3, [pc, #32]	@ (8005ccc <_dtoa_r+0x58c>)
 8005caa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005cae:	2200      	movs	r2, #0
 8005cb0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cb4:	f7fa fcd0 	bl	8000658 <__aeabi_dmul>
 8005cb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cbc:	e7c4      	b.n	8005c48 <_dtoa_r+0x508>
 8005cbe:	bf00      	nop
 8005cc0:	08007600 	.word	0x08007600
 8005cc4:	080075d8 	.word	0x080075d8
 8005cc8:	3ff00000 	.word	0x3ff00000
 8005ccc:	40240000 	.word	0x40240000
 8005cd0:	401c0000 	.word	0x401c0000
 8005cd4:	40140000 	.word	0x40140000
 8005cd8:	3fe00000 	.word	0x3fe00000
 8005cdc:	4631      	mov	r1, r6
 8005cde:	4628      	mov	r0, r5
 8005ce0:	f7fa fcba 	bl	8000658 <__aeabi_dmul>
 8005ce4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005ce8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005cea:	4656      	mov	r6, sl
 8005cec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cf0:	f7fa ff62 	bl	8000bb8 <__aeabi_d2iz>
 8005cf4:	4605      	mov	r5, r0
 8005cf6:	f7fa fc45 	bl	8000584 <__aeabi_i2d>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	460b      	mov	r3, r1
 8005cfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d02:	f7fa faf1 	bl	80002e8 <__aeabi_dsub>
 8005d06:	3530      	adds	r5, #48	@ 0x30
 8005d08:	f806 5b01 	strb.w	r5, [r6], #1
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	460b      	mov	r3, r1
 8005d10:	42a6      	cmp	r6, r4
 8005d12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005d16:	f04f 0200 	mov.w	r2, #0
 8005d1a:	d124      	bne.n	8005d66 <_dtoa_r+0x626>
 8005d1c:	4baf      	ldr	r3, [pc, #700]	@ (8005fdc <_dtoa_r+0x89c>)
 8005d1e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005d22:	f7fa fae3 	bl	80002ec <__adddf3>
 8005d26:	4602      	mov	r2, r0
 8005d28:	460b      	mov	r3, r1
 8005d2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d2e:	f7fa ff23 	bl	8000b78 <__aeabi_dcmpgt>
 8005d32:	2800      	cmp	r0, #0
 8005d34:	d163      	bne.n	8005dfe <_dtoa_r+0x6be>
 8005d36:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005d3a:	49a8      	ldr	r1, [pc, #672]	@ (8005fdc <_dtoa_r+0x89c>)
 8005d3c:	2000      	movs	r0, #0
 8005d3e:	f7fa fad3 	bl	80002e8 <__aeabi_dsub>
 8005d42:	4602      	mov	r2, r0
 8005d44:	460b      	mov	r3, r1
 8005d46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d4a:	f7fa fef7 	bl	8000b3c <__aeabi_dcmplt>
 8005d4e:	2800      	cmp	r0, #0
 8005d50:	f43f af14 	beq.w	8005b7c <_dtoa_r+0x43c>
 8005d54:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005d56:	1e73      	subs	r3, r6, #1
 8005d58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d5a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005d5e:	2b30      	cmp	r3, #48	@ 0x30
 8005d60:	d0f8      	beq.n	8005d54 <_dtoa_r+0x614>
 8005d62:	4647      	mov	r7, r8
 8005d64:	e03b      	b.n	8005dde <_dtoa_r+0x69e>
 8005d66:	4b9e      	ldr	r3, [pc, #632]	@ (8005fe0 <_dtoa_r+0x8a0>)
 8005d68:	f7fa fc76 	bl	8000658 <__aeabi_dmul>
 8005d6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d70:	e7bc      	b.n	8005cec <_dtoa_r+0x5ac>
 8005d72:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005d76:	4656      	mov	r6, sl
 8005d78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d7c:	4620      	mov	r0, r4
 8005d7e:	4629      	mov	r1, r5
 8005d80:	f7fa fd94 	bl	80008ac <__aeabi_ddiv>
 8005d84:	f7fa ff18 	bl	8000bb8 <__aeabi_d2iz>
 8005d88:	4680      	mov	r8, r0
 8005d8a:	f7fa fbfb 	bl	8000584 <__aeabi_i2d>
 8005d8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d92:	f7fa fc61 	bl	8000658 <__aeabi_dmul>
 8005d96:	4602      	mov	r2, r0
 8005d98:	460b      	mov	r3, r1
 8005d9a:	4620      	mov	r0, r4
 8005d9c:	4629      	mov	r1, r5
 8005d9e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005da2:	f7fa faa1 	bl	80002e8 <__aeabi_dsub>
 8005da6:	f806 4b01 	strb.w	r4, [r6], #1
 8005daa:	9d03      	ldr	r5, [sp, #12]
 8005dac:	eba6 040a 	sub.w	r4, r6, sl
 8005db0:	42a5      	cmp	r5, r4
 8005db2:	4602      	mov	r2, r0
 8005db4:	460b      	mov	r3, r1
 8005db6:	d133      	bne.n	8005e20 <_dtoa_r+0x6e0>
 8005db8:	f7fa fa98 	bl	80002ec <__adddf3>
 8005dbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005dc0:	4604      	mov	r4, r0
 8005dc2:	460d      	mov	r5, r1
 8005dc4:	f7fa fed8 	bl	8000b78 <__aeabi_dcmpgt>
 8005dc8:	b9c0      	cbnz	r0, 8005dfc <_dtoa_r+0x6bc>
 8005dca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005dce:	4620      	mov	r0, r4
 8005dd0:	4629      	mov	r1, r5
 8005dd2:	f7fa fea9 	bl	8000b28 <__aeabi_dcmpeq>
 8005dd6:	b110      	cbz	r0, 8005dde <_dtoa_r+0x69e>
 8005dd8:	f018 0f01 	tst.w	r8, #1
 8005ddc:	d10e      	bne.n	8005dfc <_dtoa_r+0x6bc>
 8005dde:	9902      	ldr	r1, [sp, #8]
 8005de0:	4648      	mov	r0, r9
 8005de2:	f000 fbbd 	bl	8006560 <_Bfree>
 8005de6:	2300      	movs	r3, #0
 8005de8:	7033      	strb	r3, [r6, #0]
 8005dea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005dec:	3701      	adds	r7, #1
 8005dee:	601f      	str	r7, [r3, #0]
 8005df0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	f000 824b 	beq.w	800628e <_dtoa_r+0xb4e>
 8005df8:	601e      	str	r6, [r3, #0]
 8005dfa:	e248      	b.n	800628e <_dtoa_r+0xb4e>
 8005dfc:	46b8      	mov	r8, r7
 8005dfe:	4633      	mov	r3, r6
 8005e00:	461e      	mov	r6, r3
 8005e02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e06:	2a39      	cmp	r2, #57	@ 0x39
 8005e08:	d106      	bne.n	8005e18 <_dtoa_r+0x6d8>
 8005e0a:	459a      	cmp	sl, r3
 8005e0c:	d1f8      	bne.n	8005e00 <_dtoa_r+0x6c0>
 8005e0e:	2230      	movs	r2, #48	@ 0x30
 8005e10:	f108 0801 	add.w	r8, r8, #1
 8005e14:	f88a 2000 	strb.w	r2, [sl]
 8005e18:	781a      	ldrb	r2, [r3, #0]
 8005e1a:	3201      	adds	r2, #1
 8005e1c:	701a      	strb	r2, [r3, #0]
 8005e1e:	e7a0      	b.n	8005d62 <_dtoa_r+0x622>
 8005e20:	4b6f      	ldr	r3, [pc, #444]	@ (8005fe0 <_dtoa_r+0x8a0>)
 8005e22:	2200      	movs	r2, #0
 8005e24:	f7fa fc18 	bl	8000658 <__aeabi_dmul>
 8005e28:	2200      	movs	r2, #0
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	4604      	mov	r4, r0
 8005e2e:	460d      	mov	r5, r1
 8005e30:	f7fa fe7a 	bl	8000b28 <__aeabi_dcmpeq>
 8005e34:	2800      	cmp	r0, #0
 8005e36:	d09f      	beq.n	8005d78 <_dtoa_r+0x638>
 8005e38:	e7d1      	b.n	8005dde <_dtoa_r+0x69e>
 8005e3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e3c:	2a00      	cmp	r2, #0
 8005e3e:	f000 80ea 	beq.w	8006016 <_dtoa_r+0x8d6>
 8005e42:	9a07      	ldr	r2, [sp, #28]
 8005e44:	2a01      	cmp	r2, #1
 8005e46:	f300 80cd 	bgt.w	8005fe4 <_dtoa_r+0x8a4>
 8005e4a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005e4c:	2a00      	cmp	r2, #0
 8005e4e:	f000 80c1 	beq.w	8005fd4 <_dtoa_r+0x894>
 8005e52:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005e56:	9c08      	ldr	r4, [sp, #32]
 8005e58:	9e00      	ldr	r6, [sp, #0]
 8005e5a:	9a00      	ldr	r2, [sp, #0]
 8005e5c:	441a      	add	r2, r3
 8005e5e:	9200      	str	r2, [sp, #0]
 8005e60:	9a06      	ldr	r2, [sp, #24]
 8005e62:	2101      	movs	r1, #1
 8005e64:	441a      	add	r2, r3
 8005e66:	4648      	mov	r0, r9
 8005e68:	9206      	str	r2, [sp, #24]
 8005e6a:	f000 fc2d 	bl	80066c8 <__i2b>
 8005e6e:	4605      	mov	r5, r0
 8005e70:	b166      	cbz	r6, 8005e8c <_dtoa_r+0x74c>
 8005e72:	9b06      	ldr	r3, [sp, #24]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	dd09      	ble.n	8005e8c <_dtoa_r+0x74c>
 8005e78:	42b3      	cmp	r3, r6
 8005e7a:	9a00      	ldr	r2, [sp, #0]
 8005e7c:	bfa8      	it	ge
 8005e7e:	4633      	movge	r3, r6
 8005e80:	1ad2      	subs	r2, r2, r3
 8005e82:	9200      	str	r2, [sp, #0]
 8005e84:	9a06      	ldr	r2, [sp, #24]
 8005e86:	1af6      	subs	r6, r6, r3
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	9306      	str	r3, [sp, #24]
 8005e8c:	9b08      	ldr	r3, [sp, #32]
 8005e8e:	b30b      	cbz	r3, 8005ed4 <_dtoa_r+0x794>
 8005e90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	f000 80c6 	beq.w	8006024 <_dtoa_r+0x8e4>
 8005e98:	2c00      	cmp	r4, #0
 8005e9a:	f000 80c0 	beq.w	800601e <_dtoa_r+0x8de>
 8005e9e:	4629      	mov	r1, r5
 8005ea0:	4622      	mov	r2, r4
 8005ea2:	4648      	mov	r0, r9
 8005ea4:	f000 fcc8 	bl	8006838 <__pow5mult>
 8005ea8:	9a02      	ldr	r2, [sp, #8]
 8005eaa:	4601      	mov	r1, r0
 8005eac:	4605      	mov	r5, r0
 8005eae:	4648      	mov	r0, r9
 8005eb0:	f000 fc20 	bl	80066f4 <__multiply>
 8005eb4:	9902      	ldr	r1, [sp, #8]
 8005eb6:	4680      	mov	r8, r0
 8005eb8:	4648      	mov	r0, r9
 8005eba:	f000 fb51 	bl	8006560 <_Bfree>
 8005ebe:	9b08      	ldr	r3, [sp, #32]
 8005ec0:	1b1b      	subs	r3, r3, r4
 8005ec2:	9308      	str	r3, [sp, #32]
 8005ec4:	f000 80b1 	beq.w	800602a <_dtoa_r+0x8ea>
 8005ec8:	9a08      	ldr	r2, [sp, #32]
 8005eca:	4641      	mov	r1, r8
 8005ecc:	4648      	mov	r0, r9
 8005ece:	f000 fcb3 	bl	8006838 <__pow5mult>
 8005ed2:	9002      	str	r0, [sp, #8]
 8005ed4:	2101      	movs	r1, #1
 8005ed6:	4648      	mov	r0, r9
 8005ed8:	f000 fbf6 	bl	80066c8 <__i2b>
 8005edc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ede:	4604      	mov	r4, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f000 81d8 	beq.w	8006296 <_dtoa_r+0xb56>
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	4601      	mov	r1, r0
 8005eea:	4648      	mov	r0, r9
 8005eec:	f000 fca4 	bl	8006838 <__pow5mult>
 8005ef0:	9b07      	ldr	r3, [sp, #28]
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	4604      	mov	r4, r0
 8005ef6:	f300 809f 	bgt.w	8006038 <_dtoa_r+0x8f8>
 8005efa:	9b04      	ldr	r3, [sp, #16]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f040 8097 	bne.w	8006030 <_dtoa_r+0x8f0>
 8005f02:	9b05      	ldr	r3, [sp, #20]
 8005f04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f040 8093 	bne.w	8006034 <_dtoa_r+0x8f4>
 8005f0e:	9b05      	ldr	r3, [sp, #20]
 8005f10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005f14:	0d1b      	lsrs	r3, r3, #20
 8005f16:	051b      	lsls	r3, r3, #20
 8005f18:	b133      	cbz	r3, 8005f28 <_dtoa_r+0x7e8>
 8005f1a:	9b00      	ldr	r3, [sp, #0]
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	9300      	str	r3, [sp, #0]
 8005f20:	9b06      	ldr	r3, [sp, #24]
 8005f22:	3301      	adds	r3, #1
 8005f24:	9306      	str	r3, [sp, #24]
 8005f26:	2301      	movs	r3, #1
 8005f28:	9308      	str	r3, [sp, #32]
 8005f2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	f000 81b8 	beq.w	80062a2 <_dtoa_r+0xb62>
 8005f32:	6923      	ldr	r3, [r4, #16]
 8005f34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005f38:	6918      	ldr	r0, [r3, #16]
 8005f3a:	f000 fb79 	bl	8006630 <__hi0bits>
 8005f3e:	f1c0 0020 	rsb	r0, r0, #32
 8005f42:	9b06      	ldr	r3, [sp, #24]
 8005f44:	4418      	add	r0, r3
 8005f46:	f010 001f 	ands.w	r0, r0, #31
 8005f4a:	f000 8082 	beq.w	8006052 <_dtoa_r+0x912>
 8005f4e:	f1c0 0320 	rsb	r3, r0, #32
 8005f52:	2b04      	cmp	r3, #4
 8005f54:	dd73      	ble.n	800603e <_dtoa_r+0x8fe>
 8005f56:	9b00      	ldr	r3, [sp, #0]
 8005f58:	f1c0 001c 	rsb	r0, r0, #28
 8005f5c:	4403      	add	r3, r0
 8005f5e:	9300      	str	r3, [sp, #0]
 8005f60:	9b06      	ldr	r3, [sp, #24]
 8005f62:	4403      	add	r3, r0
 8005f64:	4406      	add	r6, r0
 8005f66:	9306      	str	r3, [sp, #24]
 8005f68:	9b00      	ldr	r3, [sp, #0]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	dd05      	ble.n	8005f7a <_dtoa_r+0x83a>
 8005f6e:	9902      	ldr	r1, [sp, #8]
 8005f70:	461a      	mov	r2, r3
 8005f72:	4648      	mov	r0, r9
 8005f74:	f000 fcba 	bl	80068ec <__lshift>
 8005f78:	9002      	str	r0, [sp, #8]
 8005f7a:	9b06      	ldr	r3, [sp, #24]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	dd05      	ble.n	8005f8c <_dtoa_r+0x84c>
 8005f80:	4621      	mov	r1, r4
 8005f82:	461a      	mov	r2, r3
 8005f84:	4648      	mov	r0, r9
 8005f86:	f000 fcb1 	bl	80068ec <__lshift>
 8005f8a:	4604      	mov	r4, r0
 8005f8c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d061      	beq.n	8006056 <_dtoa_r+0x916>
 8005f92:	9802      	ldr	r0, [sp, #8]
 8005f94:	4621      	mov	r1, r4
 8005f96:	f000 fd15 	bl	80069c4 <__mcmp>
 8005f9a:	2800      	cmp	r0, #0
 8005f9c:	da5b      	bge.n	8006056 <_dtoa_r+0x916>
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	9902      	ldr	r1, [sp, #8]
 8005fa2:	220a      	movs	r2, #10
 8005fa4:	4648      	mov	r0, r9
 8005fa6:	f000 fafd 	bl	80065a4 <__multadd>
 8005faa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fac:	9002      	str	r0, [sp, #8]
 8005fae:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f000 8177 	beq.w	80062a6 <_dtoa_r+0xb66>
 8005fb8:	4629      	mov	r1, r5
 8005fba:	2300      	movs	r3, #0
 8005fbc:	220a      	movs	r2, #10
 8005fbe:	4648      	mov	r0, r9
 8005fc0:	f000 faf0 	bl	80065a4 <__multadd>
 8005fc4:	f1bb 0f00 	cmp.w	fp, #0
 8005fc8:	4605      	mov	r5, r0
 8005fca:	dc6f      	bgt.n	80060ac <_dtoa_r+0x96c>
 8005fcc:	9b07      	ldr	r3, [sp, #28]
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	dc49      	bgt.n	8006066 <_dtoa_r+0x926>
 8005fd2:	e06b      	b.n	80060ac <_dtoa_r+0x96c>
 8005fd4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005fd6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005fda:	e73c      	b.n	8005e56 <_dtoa_r+0x716>
 8005fdc:	3fe00000 	.word	0x3fe00000
 8005fe0:	40240000 	.word	0x40240000
 8005fe4:	9b03      	ldr	r3, [sp, #12]
 8005fe6:	1e5c      	subs	r4, r3, #1
 8005fe8:	9b08      	ldr	r3, [sp, #32]
 8005fea:	42a3      	cmp	r3, r4
 8005fec:	db09      	blt.n	8006002 <_dtoa_r+0x8c2>
 8005fee:	1b1c      	subs	r4, r3, r4
 8005ff0:	9b03      	ldr	r3, [sp, #12]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	f6bf af30 	bge.w	8005e58 <_dtoa_r+0x718>
 8005ff8:	9b00      	ldr	r3, [sp, #0]
 8005ffa:	9a03      	ldr	r2, [sp, #12]
 8005ffc:	1a9e      	subs	r6, r3, r2
 8005ffe:	2300      	movs	r3, #0
 8006000:	e72b      	b.n	8005e5a <_dtoa_r+0x71a>
 8006002:	9b08      	ldr	r3, [sp, #32]
 8006004:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006006:	9408      	str	r4, [sp, #32]
 8006008:	1ae3      	subs	r3, r4, r3
 800600a:	441a      	add	r2, r3
 800600c:	9e00      	ldr	r6, [sp, #0]
 800600e:	9b03      	ldr	r3, [sp, #12]
 8006010:	920d      	str	r2, [sp, #52]	@ 0x34
 8006012:	2400      	movs	r4, #0
 8006014:	e721      	b.n	8005e5a <_dtoa_r+0x71a>
 8006016:	9c08      	ldr	r4, [sp, #32]
 8006018:	9e00      	ldr	r6, [sp, #0]
 800601a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800601c:	e728      	b.n	8005e70 <_dtoa_r+0x730>
 800601e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006022:	e751      	b.n	8005ec8 <_dtoa_r+0x788>
 8006024:	9a08      	ldr	r2, [sp, #32]
 8006026:	9902      	ldr	r1, [sp, #8]
 8006028:	e750      	b.n	8005ecc <_dtoa_r+0x78c>
 800602a:	f8cd 8008 	str.w	r8, [sp, #8]
 800602e:	e751      	b.n	8005ed4 <_dtoa_r+0x794>
 8006030:	2300      	movs	r3, #0
 8006032:	e779      	b.n	8005f28 <_dtoa_r+0x7e8>
 8006034:	9b04      	ldr	r3, [sp, #16]
 8006036:	e777      	b.n	8005f28 <_dtoa_r+0x7e8>
 8006038:	2300      	movs	r3, #0
 800603a:	9308      	str	r3, [sp, #32]
 800603c:	e779      	b.n	8005f32 <_dtoa_r+0x7f2>
 800603e:	d093      	beq.n	8005f68 <_dtoa_r+0x828>
 8006040:	9a00      	ldr	r2, [sp, #0]
 8006042:	331c      	adds	r3, #28
 8006044:	441a      	add	r2, r3
 8006046:	9200      	str	r2, [sp, #0]
 8006048:	9a06      	ldr	r2, [sp, #24]
 800604a:	441a      	add	r2, r3
 800604c:	441e      	add	r6, r3
 800604e:	9206      	str	r2, [sp, #24]
 8006050:	e78a      	b.n	8005f68 <_dtoa_r+0x828>
 8006052:	4603      	mov	r3, r0
 8006054:	e7f4      	b.n	8006040 <_dtoa_r+0x900>
 8006056:	9b03      	ldr	r3, [sp, #12]
 8006058:	2b00      	cmp	r3, #0
 800605a:	46b8      	mov	r8, r7
 800605c:	dc20      	bgt.n	80060a0 <_dtoa_r+0x960>
 800605e:	469b      	mov	fp, r3
 8006060:	9b07      	ldr	r3, [sp, #28]
 8006062:	2b02      	cmp	r3, #2
 8006064:	dd1e      	ble.n	80060a4 <_dtoa_r+0x964>
 8006066:	f1bb 0f00 	cmp.w	fp, #0
 800606a:	f47f adb1 	bne.w	8005bd0 <_dtoa_r+0x490>
 800606e:	4621      	mov	r1, r4
 8006070:	465b      	mov	r3, fp
 8006072:	2205      	movs	r2, #5
 8006074:	4648      	mov	r0, r9
 8006076:	f000 fa95 	bl	80065a4 <__multadd>
 800607a:	4601      	mov	r1, r0
 800607c:	4604      	mov	r4, r0
 800607e:	9802      	ldr	r0, [sp, #8]
 8006080:	f000 fca0 	bl	80069c4 <__mcmp>
 8006084:	2800      	cmp	r0, #0
 8006086:	f77f ada3 	ble.w	8005bd0 <_dtoa_r+0x490>
 800608a:	4656      	mov	r6, sl
 800608c:	2331      	movs	r3, #49	@ 0x31
 800608e:	f806 3b01 	strb.w	r3, [r6], #1
 8006092:	f108 0801 	add.w	r8, r8, #1
 8006096:	e59f      	b.n	8005bd8 <_dtoa_r+0x498>
 8006098:	9c03      	ldr	r4, [sp, #12]
 800609a:	46b8      	mov	r8, r7
 800609c:	4625      	mov	r5, r4
 800609e:	e7f4      	b.n	800608a <_dtoa_r+0x94a>
 80060a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80060a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	f000 8101 	beq.w	80062ae <_dtoa_r+0xb6e>
 80060ac:	2e00      	cmp	r6, #0
 80060ae:	dd05      	ble.n	80060bc <_dtoa_r+0x97c>
 80060b0:	4629      	mov	r1, r5
 80060b2:	4632      	mov	r2, r6
 80060b4:	4648      	mov	r0, r9
 80060b6:	f000 fc19 	bl	80068ec <__lshift>
 80060ba:	4605      	mov	r5, r0
 80060bc:	9b08      	ldr	r3, [sp, #32]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d05c      	beq.n	800617c <_dtoa_r+0xa3c>
 80060c2:	6869      	ldr	r1, [r5, #4]
 80060c4:	4648      	mov	r0, r9
 80060c6:	f000 fa0b 	bl	80064e0 <_Balloc>
 80060ca:	4606      	mov	r6, r0
 80060cc:	b928      	cbnz	r0, 80060da <_dtoa_r+0x99a>
 80060ce:	4b82      	ldr	r3, [pc, #520]	@ (80062d8 <_dtoa_r+0xb98>)
 80060d0:	4602      	mov	r2, r0
 80060d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80060d6:	f7ff bb4a 	b.w	800576e <_dtoa_r+0x2e>
 80060da:	692a      	ldr	r2, [r5, #16]
 80060dc:	3202      	adds	r2, #2
 80060de:	0092      	lsls	r2, r2, #2
 80060e0:	f105 010c 	add.w	r1, r5, #12
 80060e4:	300c      	adds	r0, #12
 80060e6:	f7ff fa92 	bl	800560e <memcpy>
 80060ea:	2201      	movs	r2, #1
 80060ec:	4631      	mov	r1, r6
 80060ee:	4648      	mov	r0, r9
 80060f0:	f000 fbfc 	bl	80068ec <__lshift>
 80060f4:	f10a 0301 	add.w	r3, sl, #1
 80060f8:	9300      	str	r3, [sp, #0]
 80060fa:	eb0a 030b 	add.w	r3, sl, fp
 80060fe:	9308      	str	r3, [sp, #32]
 8006100:	9b04      	ldr	r3, [sp, #16]
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	462f      	mov	r7, r5
 8006108:	9306      	str	r3, [sp, #24]
 800610a:	4605      	mov	r5, r0
 800610c:	9b00      	ldr	r3, [sp, #0]
 800610e:	9802      	ldr	r0, [sp, #8]
 8006110:	4621      	mov	r1, r4
 8006112:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8006116:	f7ff fa88 	bl	800562a <quorem>
 800611a:	4603      	mov	r3, r0
 800611c:	3330      	adds	r3, #48	@ 0x30
 800611e:	9003      	str	r0, [sp, #12]
 8006120:	4639      	mov	r1, r7
 8006122:	9802      	ldr	r0, [sp, #8]
 8006124:	9309      	str	r3, [sp, #36]	@ 0x24
 8006126:	f000 fc4d 	bl	80069c4 <__mcmp>
 800612a:	462a      	mov	r2, r5
 800612c:	9004      	str	r0, [sp, #16]
 800612e:	4621      	mov	r1, r4
 8006130:	4648      	mov	r0, r9
 8006132:	f000 fc63 	bl	80069fc <__mdiff>
 8006136:	68c2      	ldr	r2, [r0, #12]
 8006138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800613a:	4606      	mov	r6, r0
 800613c:	bb02      	cbnz	r2, 8006180 <_dtoa_r+0xa40>
 800613e:	4601      	mov	r1, r0
 8006140:	9802      	ldr	r0, [sp, #8]
 8006142:	f000 fc3f 	bl	80069c4 <__mcmp>
 8006146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006148:	4602      	mov	r2, r0
 800614a:	4631      	mov	r1, r6
 800614c:	4648      	mov	r0, r9
 800614e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006150:	9309      	str	r3, [sp, #36]	@ 0x24
 8006152:	f000 fa05 	bl	8006560 <_Bfree>
 8006156:	9b07      	ldr	r3, [sp, #28]
 8006158:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800615a:	9e00      	ldr	r6, [sp, #0]
 800615c:	ea42 0103 	orr.w	r1, r2, r3
 8006160:	9b06      	ldr	r3, [sp, #24]
 8006162:	4319      	orrs	r1, r3
 8006164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006166:	d10d      	bne.n	8006184 <_dtoa_r+0xa44>
 8006168:	2b39      	cmp	r3, #57	@ 0x39
 800616a:	d027      	beq.n	80061bc <_dtoa_r+0xa7c>
 800616c:	9a04      	ldr	r2, [sp, #16]
 800616e:	2a00      	cmp	r2, #0
 8006170:	dd01      	ble.n	8006176 <_dtoa_r+0xa36>
 8006172:	9b03      	ldr	r3, [sp, #12]
 8006174:	3331      	adds	r3, #49	@ 0x31
 8006176:	f88b 3000 	strb.w	r3, [fp]
 800617a:	e52e      	b.n	8005bda <_dtoa_r+0x49a>
 800617c:	4628      	mov	r0, r5
 800617e:	e7b9      	b.n	80060f4 <_dtoa_r+0x9b4>
 8006180:	2201      	movs	r2, #1
 8006182:	e7e2      	b.n	800614a <_dtoa_r+0xa0a>
 8006184:	9904      	ldr	r1, [sp, #16]
 8006186:	2900      	cmp	r1, #0
 8006188:	db04      	blt.n	8006194 <_dtoa_r+0xa54>
 800618a:	9807      	ldr	r0, [sp, #28]
 800618c:	4301      	orrs	r1, r0
 800618e:	9806      	ldr	r0, [sp, #24]
 8006190:	4301      	orrs	r1, r0
 8006192:	d120      	bne.n	80061d6 <_dtoa_r+0xa96>
 8006194:	2a00      	cmp	r2, #0
 8006196:	ddee      	ble.n	8006176 <_dtoa_r+0xa36>
 8006198:	9902      	ldr	r1, [sp, #8]
 800619a:	9300      	str	r3, [sp, #0]
 800619c:	2201      	movs	r2, #1
 800619e:	4648      	mov	r0, r9
 80061a0:	f000 fba4 	bl	80068ec <__lshift>
 80061a4:	4621      	mov	r1, r4
 80061a6:	9002      	str	r0, [sp, #8]
 80061a8:	f000 fc0c 	bl	80069c4 <__mcmp>
 80061ac:	2800      	cmp	r0, #0
 80061ae:	9b00      	ldr	r3, [sp, #0]
 80061b0:	dc02      	bgt.n	80061b8 <_dtoa_r+0xa78>
 80061b2:	d1e0      	bne.n	8006176 <_dtoa_r+0xa36>
 80061b4:	07da      	lsls	r2, r3, #31
 80061b6:	d5de      	bpl.n	8006176 <_dtoa_r+0xa36>
 80061b8:	2b39      	cmp	r3, #57	@ 0x39
 80061ba:	d1da      	bne.n	8006172 <_dtoa_r+0xa32>
 80061bc:	2339      	movs	r3, #57	@ 0x39
 80061be:	f88b 3000 	strb.w	r3, [fp]
 80061c2:	4633      	mov	r3, r6
 80061c4:	461e      	mov	r6, r3
 80061c6:	3b01      	subs	r3, #1
 80061c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80061cc:	2a39      	cmp	r2, #57	@ 0x39
 80061ce:	d04e      	beq.n	800626e <_dtoa_r+0xb2e>
 80061d0:	3201      	adds	r2, #1
 80061d2:	701a      	strb	r2, [r3, #0]
 80061d4:	e501      	b.n	8005bda <_dtoa_r+0x49a>
 80061d6:	2a00      	cmp	r2, #0
 80061d8:	dd03      	ble.n	80061e2 <_dtoa_r+0xaa2>
 80061da:	2b39      	cmp	r3, #57	@ 0x39
 80061dc:	d0ee      	beq.n	80061bc <_dtoa_r+0xa7c>
 80061de:	3301      	adds	r3, #1
 80061e0:	e7c9      	b.n	8006176 <_dtoa_r+0xa36>
 80061e2:	9a00      	ldr	r2, [sp, #0]
 80061e4:	9908      	ldr	r1, [sp, #32]
 80061e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80061ea:	428a      	cmp	r2, r1
 80061ec:	d028      	beq.n	8006240 <_dtoa_r+0xb00>
 80061ee:	9902      	ldr	r1, [sp, #8]
 80061f0:	2300      	movs	r3, #0
 80061f2:	220a      	movs	r2, #10
 80061f4:	4648      	mov	r0, r9
 80061f6:	f000 f9d5 	bl	80065a4 <__multadd>
 80061fa:	42af      	cmp	r7, r5
 80061fc:	9002      	str	r0, [sp, #8]
 80061fe:	f04f 0300 	mov.w	r3, #0
 8006202:	f04f 020a 	mov.w	r2, #10
 8006206:	4639      	mov	r1, r7
 8006208:	4648      	mov	r0, r9
 800620a:	d107      	bne.n	800621c <_dtoa_r+0xadc>
 800620c:	f000 f9ca 	bl	80065a4 <__multadd>
 8006210:	4607      	mov	r7, r0
 8006212:	4605      	mov	r5, r0
 8006214:	9b00      	ldr	r3, [sp, #0]
 8006216:	3301      	adds	r3, #1
 8006218:	9300      	str	r3, [sp, #0]
 800621a:	e777      	b.n	800610c <_dtoa_r+0x9cc>
 800621c:	f000 f9c2 	bl	80065a4 <__multadd>
 8006220:	4629      	mov	r1, r5
 8006222:	4607      	mov	r7, r0
 8006224:	2300      	movs	r3, #0
 8006226:	220a      	movs	r2, #10
 8006228:	4648      	mov	r0, r9
 800622a:	f000 f9bb 	bl	80065a4 <__multadd>
 800622e:	4605      	mov	r5, r0
 8006230:	e7f0      	b.n	8006214 <_dtoa_r+0xad4>
 8006232:	f1bb 0f00 	cmp.w	fp, #0
 8006236:	bfcc      	ite	gt
 8006238:	465e      	movgt	r6, fp
 800623a:	2601      	movle	r6, #1
 800623c:	4456      	add	r6, sl
 800623e:	2700      	movs	r7, #0
 8006240:	9902      	ldr	r1, [sp, #8]
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	2201      	movs	r2, #1
 8006246:	4648      	mov	r0, r9
 8006248:	f000 fb50 	bl	80068ec <__lshift>
 800624c:	4621      	mov	r1, r4
 800624e:	9002      	str	r0, [sp, #8]
 8006250:	f000 fbb8 	bl	80069c4 <__mcmp>
 8006254:	2800      	cmp	r0, #0
 8006256:	dcb4      	bgt.n	80061c2 <_dtoa_r+0xa82>
 8006258:	d102      	bne.n	8006260 <_dtoa_r+0xb20>
 800625a:	9b00      	ldr	r3, [sp, #0]
 800625c:	07db      	lsls	r3, r3, #31
 800625e:	d4b0      	bmi.n	80061c2 <_dtoa_r+0xa82>
 8006260:	4633      	mov	r3, r6
 8006262:	461e      	mov	r6, r3
 8006264:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006268:	2a30      	cmp	r2, #48	@ 0x30
 800626a:	d0fa      	beq.n	8006262 <_dtoa_r+0xb22>
 800626c:	e4b5      	b.n	8005bda <_dtoa_r+0x49a>
 800626e:	459a      	cmp	sl, r3
 8006270:	d1a8      	bne.n	80061c4 <_dtoa_r+0xa84>
 8006272:	2331      	movs	r3, #49	@ 0x31
 8006274:	f108 0801 	add.w	r8, r8, #1
 8006278:	f88a 3000 	strb.w	r3, [sl]
 800627c:	e4ad      	b.n	8005bda <_dtoa_r+0x49a>
 800627e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006280:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80062dc <_dtoa_r+0xb9c>
 8006284:	b11b      	cbz	r3, 800628e <_dtoa_r+0xb4e>
 8006286:	f10a 0308 	add.w	r3, sl, #8
 800628a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800628c:	6013      	str	r3, [r2, #0]
 800628e:	4650      	mov	r0, sl
 8006290:	b017      	add	sp, #92	@ 0x5c
 8006292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006296:	9b07      	ldr	r3, [sp, #28]
 8006298:	2b01      	cmp	r3, #1
 800629a:	f77f ae2e 	ble.w	8005efa <_dtoa_r+0x7ba>
 800629e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062a0:	9308      	str	r3, [sp, #32]
 80062a2:	2001      	movs	r0, #1
 80062a4:	e64d      	b.n	8005f42 <_dtoa_r+0x802>
 80062a6:	f1bb 0f00 	cmp.w	fp, #0
 80062aa:	f77f aed9 	ble.w	8006060 <_dtoa_r+0x920>
 80062ae:	4656      	mov	r6, sl
 80062b0:	9802      	ldr	r0, [sp, #8]
 80062b2:	4621      	mov	r1, r4
 80062b4:	f7ff f9b9 	bl	800562a <quorem>
 80062b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80062bc:	f806 3b01 	strb.w	r3, [r6], #1
 80062c0:	eba6 020a 	sub.w	r2, r6, sl
 80062c4:	4593      	cmp	fp, r2
 80062c6:	ddb4      	ble.n	8006232 <_dtoa_r+0xaf2>
 80062c8:	9902      	ldr	r1, [sp, #8]
 80062ca:	2300      	movs	r3, #0
 80062cc:	220a      	movs	r2, #10
 80062ce:	4648      	mov	r0, r9
 80062d0:	f000 f968 	bl	80065a4 <__multadd>
 80062d4:	9002      	str	r0, [sp, #8]
 80062d6:	e7eb      	b.n	80062b0 <_dtoa_r+0xb70>
 80062d8:	08007504 	.word	0x08007504
 80062dc:	08007488 	.word	0x08007488

080062e0 <_free_r>:
 80062e0:	b538      	push	{r3, r4, r5, lr}
 80062e2:	4605      	mov	r5, r0
 80062e4:	2900      	cmp	r1, #0
 80062e6:	d041      	beq.n	800636c <_free_r+0x8c>
 80062e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062ec:	1f0c      	subs	r4, r1, #4
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	bfb8      	it	lt
 80062f2:	18e4      	addlt	r4, r4, r3
 80062f4:	f000 f8e8 	bl	80064c8 <__malloc_lock>
 80062f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006370 <_free_r+0x90>)
 80062fa:	6813      	ldr	r3, [r2, #0]
 80062fc:	b933      	cbnz	r3, 800630c <_free_r+0x2c>
 80062fe:	6063      	str	r3, [r4, #4]
 8006300:	6014      	str	r4, [r2, #0]
 8006302:	4628      	mov	r0, r5
 8006304:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006308:	f000 b8e4 	b.w	80064d4 <__malloc_unlock>
 800630c:	42a3      	cmp	r3, r4
 800630e:	d908      	bls.n	8006322 <_free_r+0x42>
 8006310:	6820      	ldr	r0, [r4, #0]
 8006312:	1821      	adds	r1, r4, r0
 8006314:	428b      	cmp	r3, r1
 8006316:	bf01      	itttt	eq
 8006318:	6819      	ldreq	r1, [r3, #0]
 800631a:	685b      	ldreq	r3, [r3, #4]
 800631c:	1809      	addeq	r1, r1, r0
 800631e:	6021      	streq	r1, [r4, #0]
 8006320:	e7ed      	b.n	80062fe <_free_r+0x1e>
 8006322:	461a      	mov	r2, r3
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	b10b      	cbz	r3, 800632c <_free_r+0x4c>
 8006328:	42a3      	cmp	r3, r4
 800632a:	d9fa      	bls.n	8006322 <_free_r+0x42>
 800632c:	6811      	ldr	r1, [r2, #0]
 800632e:	1850      	adds	r0, r2, r1
 8006330:	42a0      	cmp	r0, r4
 8006332:	d10b      	bne.n	800634c <_free_r+0x6c>
 8006334:	6820      	ldr	r0, [r4, #0]
 8006336:	4401      	add	r1, r0
 8006338:	1850      	adds	r0, r2, r1
 800633a:	4283      	cmp	r3, r0
 800633c:	6011      	str	r1, [r2, #0]
 800633e:	d1e0      	bne.n	8006302 <_free_r+0x22>
 8006340:	6818      	ldr	r0, [r3, #0]
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	6053      	str	r3, [r2, #4]
 8006346:	4408      	add	r0, r1
 8006348:	6010      	str	r0, [r2, #0]
 800634a:	e7da      	b.n	8006302 <_free_r+0x22>
 800634c:	d902      	bls.n	8006354 <_free_r+0x74>
 800634e:	230c      	movs	r3, #12
 8006350:	602b      	str	r3, [r5, #0]
 8006352:	e7d6      	b.n	8006302 <_free_r+0x22>
 8006354:	6820      	ldr	r0, [r4, #0]
 8006356:	1821      	adds	r1, r4, r0
 8006358:	428b      	cmp	r3, r1
 800635a:	bf04      	itt	eq
 800635c:	6819      	ldreq	r1, [r3, #0]
 800635e:	685b      	ldreq	r3, [r3, #4]
 8006360:	6063      	str	r3, [r4, #4]
 8006362:	bf04      	itt	eq
 8006364:	1809      	addeq	r1, r1, r0
 8006366:	6021      	streq	r1, [r4, #0]
 8006368:	6054      	str	r4, [r2, #4]
 800636a:	e7ca      	b.n	8006302 <_free_r+0x22>
 800636c:	bd38      	pop	{r3, r4, r5, pc}
 800636e:	bf00      	nop
 8006370:	20000440 	.word	0x20000440

08006374 <malloc>:
 8006374:	4b02      	ldr	r3, [pc, #8]	@ (8006380 <malloc+0xc>)
 8006376:	4601      	mov	r1, r0
 8006378:	6818      	ldr	r0, [r3, #0]
 800637a:	f000 b825 	b.w	80063c8 <_malloc_r>
 800637e:	bf00      	nop
 8006380:	20000070 	.word	0x20000070

08006384 <sbrk_aligned>:
 8006384:	b570      	push	{r4, r5, r6, lr}
 8006386:	4e0f      	ldr	r6, [pc, #60]	@ (80063c4 <sbrk_aligned+0x40>)
 8006388:	460c      	mov	r4, r1
 800638a:	6831      	ldr	r1, [r6, #0]
 800638c:	4605      	mov	r5, r0
 800638e:	b911      	cbnz	r1, 8006396 <sbrk_aligned+0x12>
 8006390:	f000 fe92 	bl	80070b8 <_sbrk_r>
 8006394:	6030      	str	r0, [r6, #0]
 8006396:	4621      	mov	r1, r4
 8006398:	4628      	mov	r0, r5
 800639a:	f000 fe8d 	bl	80070b8 <_sbrk_r>
 800639e:	1c43      	adds	r3, r0, #1
 80063a0:	d103      	bne.n	80063aa <sbrk_aligned+0x26>
 80063a2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80063a6:	4620      	mov	r0, r4
 80063a8:	bd70      	pop	{r4, r5, r6, pc}
 80063aa:	1cc4      	adds	r4, r0, #3
 80063ac:	f024 0403 	bic.w	r4, r4, #3
 80063b0:	42a0      	cmp	r0, r4
 80063b2:	d0f8      	beq.n	80063a6 <sbrk_aligned+0x22>
 80063b4:	1a21      	subs	r1, r4, r0
 80063b6:	4628      	mov	r0, r5
 80063b8:	f000 fe7e 	bl	80070b8 <_sbrk_r>
 80063bc:	3001      	adds	r0, #1
 80063be:	d1f2      	bne.n	80063a6 <sbrk_aligned+0x22>
 80063c0:	e7ef      	b.n	80063a2 <sbrk_aligned+0x1e>
 80063c2:	bf00      	nop
 80063c4:	2000043c 	.word	0x2000043c

080063c8 <_malloc_r>:
 80063c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063cc:	1ccd      	adds	r5, r1, #3
 80063ce:	f025 0503 	bic.w	r5, r5, #3
 80063d2:	3508      	adds	r5, #8
 80063d4:	2d0c      	cmp	r5, #12
 80063d6:	bf38      	it	cc
 80063d8:	250c      	movcc	r5, #12
 80063da:	2d00      	cmp	r5, #0
 80063dc:	4606      	mov	r6, r0
 80063de:	db01      	blt.n	80063e4 <_malloc_r+0x1c>
 80063e0:	42a9      	cmp	r1, r5
 80063e2:	d904      	bls.n	80063ee <_malloc_r+0x26>
 80063e4:	230c      	movs	r3, #12
 80063e6:	6033      	str	r3, [r6, #0]
 80063e8:	2000      	movs	r0, #0
 80063ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80064c4 <_malloc_r+0xfc>
 80063f2:	f000 f869 	bl	80064c8 <__malloc_lock>
 80063f6:	f8d8 3000 	ldr.w	r3, [r8]
 80063fa:	461c      	mov	r4, r3
 80063fc:	bb44      	cbnz	r4, 8006450 <_malloc_r+0x88>
 80063fe:	4629      	mov	r1, r5
 8006400:	4630      	mov	r0, r6
 8006402:	f7ff ffbf 	bl	8006384 <sbrk_aligned>
 8006406:	1c43      	adds	r3, r0, #1
 8006408:	4604      	mov	r4, r0
 800640a:	d158      	bne.n	80064be <_malloc_r+0xf6>
 800640c:	f8d8 4000 	ldr.w	r4, [r8]
 8006410:	4627      	mov	r7, r4
 8006412:	2f00      	cmp	r7, #0
 8006414:	d143      	bne.n	800649e <_malloc_r+0xd6>
 8006416:	2c00      	cmp	r4, #0
 8006418:	d04b      	beq.n	80064b2 <_malloc_r+0xea>
 800641a:	6823      	ldr	r3, [r4, #0]
 800641c:	4639      	mov	r1, r7
 800641e:	4630      	mov	r0, r6
 8006420:	eb04 0903 	add.w	r9, r4, r3
 8006424:	f000 fe48 	bl	80070b8 <_sbrk_r>
 8006428:	4581      	cmp	r9, r0
 800642a:	d142      	bne.n	80064b2 <_malloc_r+0xea>
 800642c:	6821      	ldr	r1, [r4, #0]
 800642e:	1a6d      	subs	r5, r5, r1
 8006430:	4629      	mov	r1, r5
 8006432:	4630      	mov	r0, r6
 8006434:	f7ff ffa6 	bl	8006384 <sbrk_aligned>
 8006438:	3001      	adds	r0, #1
 800643a:	d03a      	beq.n	80064b2 <_malloc_r+0xea>
 800643c:	6823      	ldr	r3, [r4, #0]
 800643e:	442b      	add	r3, r5
 8006440:	6023      	str	r3, [r4, #0]
 8006442:	f8d8 3000 	ldr.w	r3, [r8]
 8006446:	685a      	ldr	r2, [r3, #4]
 8006448:	bb62      	cbnz	r2, 80064a4 <_malloc_r+0xdc>
 800644a:	f8c8 7000 	str.w	r7, [r8]
 800644e:	e00f      	b.n	8006470 <_malloc_r+0xa8>
 8006450:	6822      	ldr	r2, [r4, #0]
 8006452:	1b52      	subs	r2, r2, r5
 8006454:	d420      	bmi.n	8006498 <_malloc_r+0xd0>
 8006456:	2a0b      	cmp	r2, #11
 8006458:	d917      	bls.n	800648a <_malloc_r+0xc2>
 800645a:	1961      	adds	r1, r4, r5
 800645c:	42a3      	cmp	r3, r4
 800645e:	6025      	str	r5, [r4, #0]
 8006460:	bf18      	it	ne
 8006462:	6059      	strne	r1, [r3, #4]
 8006464:	6863      	ldr	r3, [r4, #4]
 8006466:	bf08      	it	eq
 8006468:	f8c8 1000 	streq.w	r1, [r8]
 800646c:	5162      	str	r2, [r4, r5]
 800646e:	604b      	str	r3, [r1, #4]
 8006470:	4630      	mov	r0, r6
 8006472:	f000 f82f 	bl	80064d4 <__malloc_unlock>
 8006476:	f104 000b 	add.w	r0, r4, #11
 800647a:	1d23      	adds	r3, r4, #4
 800647c:	f020 0007 	bic.w	r0, r0, #7
 8006480:	1ac2      	subs	r2, r0, r3
 8006482:	bf1c      	itt	ne
 8006484:	1a1b      	subne	r3, r3, r0
 8006486:	50a3      	strne	r3, [r4, r2]
 8006488:	e7af      	b.n	80063ea <_malloc_r+0x22>
 800648a:	6862      	ldr	r2, [r4, #4]
 800648c:	42a3      	cmp	r3, r4
 800648e:	bf0c      	ite	eq
 8006490:	f8c8 2000 	streq.w	r2, [r8]
 8006494:	605a      	strne	r2, [r3, #4]
 8006496:	e7eb      	b.n	8006470 <_malloc_r+0xa8>
 8006498:	4623      	mov	r3, r4
 800649a:	6864      	ldr	r4, [r4, #4]
 800649c:	e7ae      	b.n	80063fc <_malloc_r+0x34>
 800649e:	463c      	mov	r4, r7
 80064a0:	687f      	ldr	r7, [r7, #4]
 80064a2:	e7b6      	b.n	8006412 <_malloc_r+0x4a>
 80064a4:	461a      	mov	r2, r3
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	42a3      	cmp	r3, r4
 80064aa:	d1fb      	bne.n	80064a4 <_malloc_r+0xdc>
 80064ac:	2300      	movs	r3, #0
 80064ae:	6053      	str	r3, [r2, #4]
 80064b0:	e7de      	b.n	8006470 <_malloc_r+0xa8>
 80064b2:	230c      	movs	r3, #12
 80064b4:	6033      	str	r3, [r6, #0]
 80064b6:	4630      	mov	r0, r6
 80064b8:	f000 f80c 	bl	80064d4 <__malloc_unlock>
 80064bc:	e794      	b.n	80063e8 <_malloc_r+0x20>
 80064be:	6005      	str	r5, [r0, #0]
 80064c0:	e7d6      	b.n	8006470 <_malloc_r+0xa8>
 80064c2:	bf00      	nop
 80064c4:	20000440 	.word	0x20000440

080064c8 <__malloc_lock>:
 80064c8:	4801      	ldr	r0, [pc, #4]	@ (80064d0 <__malloc_lock+0x8>)
 80064ca:	f7ff b89e 	b.w	800560a <__retarget_lock_acquire_recursive>
 80064ce:	bf00      	nop
 80064d0:	20000438 	.word	0x20000438

080064d4 <__malloc_unlock>:
 80064d4:	4801      	ldr	r0, [pc, #4]	@ (80064dc <__malloc_unlock+0x8>)
 80064d6:	f7ff b899 	b.w	800560c <__retarget_lock_release_recursive>
 80064da:	bf00      	nop
 80064dc:	20000438 	.word	0x20000438

080064e0 <_Balloc>:
 80064e0:	b570      	push	{r4, r5, r6, lr}
 80064e2:	69c6      	ldr	r6, [r0, #28]
 80064e4:	4604      	mov	r4, r0
 80064e6:	460d      	mov	r5, r1
 80064e8:	b976      	cbnz	r6, 8006508 <_Balloc+0x28>
 80064ea:	2010      	movs	r0, #16
 80064ec:	f7ff ff42 	bl	8006374 <malloc>
 80064f0:	4602      	mov	r2, r0
 80064f2:	61e0      	str	r0, [r4, #28]
 80064f4:	b920      	cbnz	r0, 8006500 <_Balloc+0x20>
 80064f6:	4b18      	ldr	r3, [pc, #96]	@ (8006558 <_Balloc+0x78>)
 80064f8:	4818      	ldr	r0, [pc, #96]	@ (800655c <_Balloc+0x7c>)
 80064fa:	216b      	movs	r1, #107	@ 0x6b
 80064fc:	f000 fdec 	bl	80070d8 <__assert_func>
 8006500:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006504:	6006      	str	r6, [r0, #0]
 8006506:	60c6      	str	r6, [r0, #12]
 8006508:	69e6      	ldr	r6, [r4, #28]
 800650a:	68f3      	ldr	r3, [r6, #12]
 800650c:	b183      	cbz	r3, 8006530 <_Balloc+0x50>
 800650e:	69e3      	ldr	r3, [r4, #28]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006516:	b9b8      	cbnz	r0, 8006548 <_Balloc+0x68>
 8006518:	2101      	movs	r1, #1
 800651a:	fa01 f605 	lsl.w	r6, r1, r5
 800651e:	1d72      	adds	r2, r6, #5
 8006520:	0092      	lsls	r2, r2, #2
 8006522:	4620      	mov	r0, r4
 8006524:	f000 fdf6 	bl	8007114 <_calloc_r>
 8006528:	b160      	cbz	r0, 8006544 <_Balloc+0x64>
 800652a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800652e:	e00e      	b.n	800654e <_Balloc+0x6e>
 8006530:	2221      	movs	r2, #33	@ 0x21
 8006532:	2104      	movs	r1, #4
 8006534:	4620      	mov	r0, r4
 8006536:	f000 fded 	bl	8007114 <_calloc_r>
 800653a:	69e3      	ldr	r3, [r4, #28]
 800653c:	60f0      	str	r0, [r6, #12]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d1e4      	bne.n	800650e <_Balloc+0x2e>
 8006544:	2000      	movs	r0, #0
 8006546:	bd70      	pop	{r4, r5, r6, pc}
 8006548:	6802      	ldr	r2, [r0, #0]
 800654a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800654e:	2300      	movs	r3, #0
 8006550:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006554:	e7f7      	b.n	8006546 <_Balloc+0x66>
 8006556:	bf00      	nop
 8006558:	08007495 	.word	0x08007495
 800655c:	08007515 	.word	0x08007515

08006560 <_Bfree>:
 8006560:	b570      	push	{r4, r5, r6, lr}
 8006562:	69c6      	ldr	r6, [r0, #28]
 8006564:	4605      	mov	r5, r0
 8006566:	460c      	mov	r4, r1
 8006568:	b976      	cbnz	r6, 8006588 <_Bfree+0x28>
 800656a:	2010      	movs	r0, #16
 800656c:	f7ff ff02 	bl	8006374 <malloc>
 8006570:	4602      	mov	r2, r0
 8006572:	61e8      	str	r0, [r5, #28]
 8006574:	b920      	cbnz	r0, 8006580 <_Bfree+0x20>
 8006576:	4b09      	ldr	r3, [pc, #36]	@ (800659c <_Bfree+0x3c>)
 8006578:	4809      	ldr	r0, [pc, #36]	@ (80065a0 <_Bfree+0x40>)
 800657a:	218f      	movs	r1, #143	@ 0x8f
 800657c:	f000 fdac 	bl	80070d8 <__assert_func>
 8006580:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006584:	6006      	str	r6, [r0, #0]
 8006586:	60c6      	str	r6, [r0, #12]
 8006588:	b13c      	cbz	r4, 800659a <_Bfree+0x3a>
 800658a:	69eb      	ldr	r3, [r5, #28]
 800658c:	6862      	ldr	r2, [r4, #4]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006594:	6021      	str	r1, [r4, #0]
 8006596:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800659a:	bd70      	pop	{r4, r5, r6, pc}
 800659c:	08007495 	.word	0x08007495
 80065a0:	08007515 	.word	0x08007515

080065a4 <__multadd>:
 80065a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065a8:	690d      	ldr	r5, [r1, #16]
 80065aa:	4607      	mov	r7, r0
 80065ac:	460c      	mov	r4, r1
 80065ae:	461e      	mov	r6, r3
 80065b0:	f101 0c14 	add.w	ip, r1, #20
 80065b4:	2000      	movs	r0, #0
 80065b6:	f8dc 3000 	ldr.w	r3, [ip]
 80065ba:	b299      	uxth	r1, r3
 80065bc:	fb02 6101 	mla	r1, r2, r1, r6
 80065c0:	0c1e      	lsrs	r6, r3, #16
 80065c2:	0c0b      	lsrs	r3, r1, #16
 80065c4:	fb02 3306 	mla	r3, r2, r6, r3
 80065c8:	b289      	uxth	r1, r1
 80065ca:	3001      	adds	r0, #1
 80065cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80065d0:	4285      	cmp	r5, r0
 80065d2:	f84c 1b04 	str.w	r1, [ip], #4
 80065d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80065da:	dcec      	bgt.n	80065b6 <__multadd+0x12>
 80065dc:	b30e      	cbz	r6, 8006622 <__multadd+0x7e>
 80065de:	68a3      	ldr	r3, [r4, #8]
 80065e0:	42ab      	cmp	r3, r5
 80065e2:	dc19      	bgt.n	8006618 <__multadd+0x74>
 80065e4:	6861      	ldr	r1, [r4, #4]
 80065e6:	4638      	mov	r0, r7
 80065e8:	3101      	adds	r1, #1
 80065ea:	f7ff ff79 	bl	80064e0 <_Balloc>
 80065ee:	4680      	mov	r8, r0
 80065f0:	b928      	cbnz	r0, 80065fe <__multadd+0x5a>
 80065f2:	4602      	mov	r2, r0
 80065f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006628 <__multadd+0x84>)
 80065f6:	480d      	ldr	r0, [pc, #52]	@ (800662c <__multadd+0x88>)
 80065f8:	21ba      	movs	r1, #186	@ 0xba
 80065fa:	f000 fd6d 	bl	80070d8 <__assert_func>
 80065fe:	6922      	ldr	r2, [r4, #16]
 8006600:	3202      	adds	r2, #2
 8006602:	f104 010c 	add.w	r1, r4, #12
 8006606:	0092      	lsls	r2, r2, #2
 8006608:	300c      	adds	r0, #12
 800660a:	f7ff f800 	bl	800560e <memcpy>
 800660e:	4621      	mov	r1, r4
 8006610:	4638      	mov	r0, r7
 8006612:	f7ff ffa5 	bl	8006560 <_Bfree>
 8006616:	4644      	mov	r4, r8
 8006618:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800661c:	3501      	adds	r5, #1
 800661e:	615e      	str	r6, [r3, #20]
 8006620:	6125      	str	r5, [r4, #16]
 8006622:	4620      	mov	r0, r4
 8006624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006628:	08007504 	.word	0x08007504
 800662c:	08007515 	.word	0x08007515

08006630 <__hi0bits>:
 8006630:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006634:	4603      	mov	r3, r0
 8006636:	bf36      	itet	cc
 8006638:	0403      	lslcc	r3, r0, #16
 800663a:	2000      	movcs	r0, #0
 800663c:	2010      	movcc	r0, #16
 800663e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006642:	bf3c      	itt	cc
 8006644:	021b      	lslcc	r3, r3, #8
 8006646:	3008      	addcc	r0, #8
 8006648:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800664c:	bf3c      	itt	cc
 800664e:	011b      	lslcc	r3, r3, #4
 8006650:	3004      	addcc	r0, #4
 8006652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006656:	bf3c      	itt	cc
 8006658:	009b      	lslcc	r3, r3, #2
 800665a:	3002      	addcc	r0, #2
 800665c:	2b00      	cmp	r3, #0
 800665e:	db05      	blt.n	800666c <__hi0bits+0x3c>
 8006660:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006664:	f100 0001 	add.w	r0, r0, #1
 8006668:	bf08      	it	eq
 800666a:	2020      	moveq	r0, #32
 800666c:	4770      	bx	lr

0800666e <__lo0bits>:
 800666e:	6803      	ldr	r3, [r0, #0]
 8006670:	4602      	mov	r2, r0
 8006672:	f013 0007 	ands.w	r0, r3, #7
 8006676:	d00b      	beq.n	8006690 <__lo0bits+0x22>
 8006678:	07d9      	lsls	r1, r3, #31
 800667a:	d421      	bmi.n	80066c0 <__lo0bits+0x52>
 800667c:	0798      	lsls	r0, r3, #30
 800667e:	bf49      	itett	mi
 8006680:	085b      	lsrmi	r3, r3, #1
 8006682:	089b      	lsrpl	r3, r3, #2
 8006684:	2001      	movmi	r0, #1
 8006686:	6013      	strmi	r3, [r2, #0]
 8006688:	bf5c      	itt	pl
 800668a:	6013      	strpl	r3, [r2, #0]
 800668c:	2002      	movpl	r0, #2
 800668e:	4770      	bx	lr
 8006690:	b299      	uxth	r1, r3
 8006692:	b909      	cbnz	r1, 8006698 <__lo0bits+0x2a>
 8006694:	0c1b      	lsrs	r3, r3, #16
 8006696:	2010      	movs	r0, #16
 8006698:	b2d9      	uxtb	r1, r3
 800669a:	b909      	cbnz	r1, 80066a0 <__lo0bits+0x32>
 800669c:	3008      	adds	r0, #8
 800669e:	0a1b      	lsrs	r3, r3, #8
 80066a0:	0719      	lsls	r1, r3, #28
 80066a2:	bf04      	itt	eq
 80066a4:	091b      	lsreq	r3, r3, #4
 80066a6:	3004      	addeq	r0, #4
 80066a8:	0799      	lsls	r1, r3, #30
 80066aa:	bf04      	itt	eq
 80066ac:	089b      	lsreq	r3, r3, #2
 80066ae:	3002      	addeq	r0, #2
 80066b0:	07d9      	lsls	r1, r3, #31
 80066b2:	d403      	bmi.n	80066bc <__lo0bits+0x4e>
 80066b4:	085b      	lsrs	r3, r3, #1
 80066b6:	f100 0001 	add.w	r0, r0, #1
 80066ba:	d003      	beq.n	80066c4 <__lo0bits+0x56>
 80066bc:	6013      	str	r3, [r2, #0]
 80066be:	4770      	bx	lr
 80066c0:	2000      	movs	r0, #0
 80066c2:	4770      	bx	lr
 80066c4:	2020      	movs	r0, #32
 80066c6:	4770      	bx	lr

080066c8 <__i2b>:
 80066c8:	b510      	push	{r4, lr}
 80066ca:	460c      	mov	r4, r1
 80066cc:	2101      	movs	r1, #1
 80066ce:	f7ff ff07 	bl	80064e0 <_Balloc>
 80066d2:	4602      	mov	r2, r0
 80066d4:	b928      	cbnz	r0, 80066e2 <__i2b+0x1a>
 80066d6:	4b05      	ldr	r3, [pc, #20]	@ (80066ec <__i2b+0x24>)
 80066d8:	4805      	ldr	r0, [pc, #20]	@ (80066f0 <__i2b+0x28>)
 80066da:	f240 1145 	movw	r1, #325	@ 0x145
 80066de:	f000 fcfb 	bl	80070d8 <__assert_func>
 80066e2:	2301      	movs	r3, #1
 80066e4:	6144      	str	r4, [r0, #20]
 80066e6:	6103      	str	r3, [r0, #16]
 80066e8:	bd10      	pop	{r4, pc}
 80066ea:	bf00      	nop
 80066ec:	08007504 	.word	0x08007504
 80066f0:	08007515 	.word	0x08007515

080066f4 <__multiply>:
 80066f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f8:	4617      	mov	r7, r2
 80066fa:	690a      	ldr	r2, [r1, #16]
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	429a      	cmp	r2, r3
 8006700:	bfa8      	it	ge
 8006702:	463b      	movge	r3, r7
 8006704:	4689      	mov	r9, r1
 8006706:	bfa4      	itt	ge
 8006708:	460f      	movge	r7, r1
 800670a:	4699      	movge	r9, r3
 800670c:	693d      	ldr	r5, [r7, #16]
 800670e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	6879      	ldr	r1, [r7, #4]
 8006716:	eb05 060a 	add.w	r6, r5, sl
 800671a:	42b3      	cmp	r3, r6
 800671c:	b085      	sub	sp, #20
 800671e:	bfb8      	it	lt
 8006720:	3101      	addlt	r1, #1
 8006722:	f7ff fedd 	bl	80064e0 <_Balloc>
 8006726:	b930      	cbnz	r0, 8006736 <__multiply+0x42>
 8006728:	4602      	mov	r2, r0
 800672a:	4b41      	ldr	r3, [pc, #260]	@ (8006830 <__multiply+0x13c>)
 800672c:	4841      	ldr	r0, [pc, #260]	@ (8006834 <__multiply+0x140>)
 800672e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006732:	f000 fcd1 	bl	80070d8 <__assert_func>
 8006736:	f100 0414 	add.w	r4, r0, #20
 800673a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800673e:	4623      	mov	r3, r4
 8006740:	2200      	movs	r2, #0
 8006742:	4573      	cmp	r3, lr
 8006744:	d320      	bcc.n	8006788 <__multiply+0x94>
 8006746:	f107 0814 	add.w	r8, r7, #20
 800674a:	f109 0114 	add.w	r1, r9, #20
 800674e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006752:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006756:	9302      	str	r3, [sp, #8]
 8006758:	1beb      	subs	r3, r5, r7
 800675a:	3b15      	subs	r3, #21
 800675c:	f023 0303 	bic.w	r3, r3, #3
 8006760:	3304      	adds	r3, #4
 8006762:	3715      	adds	r7, #21
 8006764:	42bd      	cmp	r5, r7
 8006766:	bf38      	it	cc
 8006768:	2304      	movcc	r3, #4
 800676a:	9301      	str	r3, [sp, #4]
 800676c:	9b02      	ldr	r3, [sp, #8]
 800676e:	9103      	str	r1, [sp, #12]
 8006770:	428b      	cmp	r3, r1
 8006772:	d80c      	bhi.n	800678e <__multiply+0x9a>
 8006774:	2e00      	cmp	r6, #0
 8006776:	dd03      	ble.n	8006780 <__multiply+0x8c>
 8006778:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800677c:	2b00      	cmp	r3, #0
 800677e:	d055      	beq.n	800682c <__multiply+0x138>
 8006780:	6106      	str	r6, [r0, #16]
 8006782:	b005      	add	sp, #20
 8006784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006788:	f843 2b04 	str.w	r2, [r3], #4
 800678c:	e7d9      	b.n	8006742 <__multiply+0x4e>
 800678e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006792:	f1ba 0f00 	cmp.w	sl, #0
 8006796:	d01f      	beq.n	80067d8 <__multiply+0xe4>
 8006798:	46c4      	mov	ip, r8
 800679a:	46a1      	mov	r9, r4
 800679c:	2700      	movs	r7, #0
 800679e:	f85c 2b04 	ldr.w	r2, [ip], #4
 80067a2:	f8d9 3000 	ldr.w	r3, [r9]
 80067a6:	fa1f fb82 	uxth.w	fp, r2
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	fb0a 330b 	mla	r3, sl, fp, r3
 80067b0:	443b      	add	r3, r7
 80067b2:	f8d9 7000 	ldr.w	r7, [r9]
 80067b6:	0c12      	lsrs	r2, r2, #16
 80067b8:	0c3f      	lsrs	r7, r7, #16
 80067ba:	fb0a 7202 	mla	r2, sl, r2, r7
 80067be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067c8:	4565      	cmp	r5, ip
 80067ca:	f849 3b04 	str.w	r3, [r9], #4
 80067ce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80067d2:	d8e4      	bhi.n	800679e <__multiply+0xaa>
 80067d4:	9b01      	ldr	r3, [sp, #4]
 80067d6:	50e7      	str	r7, [r4, r3]
 80067d8:	9b03      	ldr	r3, [sp, #12]
 80067da:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80067de:	3104      	adds	r1, #4
 80067e0:	f1b9 0f00 	cmp.w	r9, #0
 80067e4:	d020      	beq.n	8006828 <__multiply+0x134>
 80067e6:	6823      	ldr	r3, [r4, #0]
 80067e8:	4647      	mov	r7, r8
 80067ea:	46a4      	mov	ip, r4
 80067ec:	f04f 0a00 	mov.w	sl, #0
 80067f0:	f8b7 b000 	ldrh.w	fp, [r7]
 80067f4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80067f8:	fb09 220b 	mla	r2, r9, fp, r2
 80067fc:	4452      	add	r2, sl
 80067fe:	b29b      	uxth	r3, r3
 8006800:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006804:	f84c 3b04 	str.w	r3, [ip], #4
 8006808:	f857 3b04 	ldr.w	r3, [r7], #4
 800680c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006810:	f8bc 3000 	ldrh.w	r3, [ip]
 8006814:	fb09 330a 	mla	r3, r9, sl, r3
 8006818:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800681c:	42bd      	cmp	r5, r7
 800681e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006822:	d8e5      	bhi.n	80067f0 <__multiply+0xfc>
 8006824:	9a01      	ldr	r2, [sp, #4]
 8006826:	50a3      	str	r3, [r4, r2]
 8006828:	3404      	adds	r4, #4
 800682a:	e79f      	b.n	800676c <__multiply+0x78>
 800682c:	3e01      	subs	r6, #1
 800682e:	e7a1      	b.n	8006774 <__multiply+0x80>
 8006830:	08007504 	.word	0x08007504
 8006834:	08007515 	.word	0x08007515

08006838 <__pow5mult>:
 8006838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800683c:	4615      	mov	r5, r2
 800683e:	f012 0203 	ands.w	r2, r2, #3
 8006842:	4607      	mov	r7, r0
 8006844:	460e      	mov	r6, r1
 8006846:	d007      	beq.n	8006858 <__pow5mult+0x20>
 8006848:	4c25      	ldr	r4, [pc, #148]	@ (80068e0 <__pow5mult+0xa8>)
 800684a:	3a01      	subs	r2, #1
 800684c:	2300      	movs	r3, #0
 800684e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006852:	f7ff fea7 	bl	80065a4 <__multadd>
 8006856:	4606      	mov	r6, r0
 8006858:	10ad      	asrs	r5, r5, #2
 800685a:	d03d      	beq.n	80068d8 <__pow5mult+0xa0>
 800685c:	69fc      	ldr	r4, [r7, #28]
 800685e:	b97c      	cbnz	r4, 8006880 <__pow5mult+0x48>
 8006860:	2010      	movs	r0, #16
 8006862:	f7ff fd87 	bl	8006374 <malloc>
 8006866:	4602      	mov	r2, r0
 8006868:	61f8      	str	r0, [r7, #28]
 800686a:	b928      	cbnz	r0, 8006878 <__pow5mult+0x40>
 800686c:	4b1d      	ldr	r3, [pc, #116]	@ (80068e4 <__pow5mult+0xac>)
 800686e:	481e      	ldr	r0, [pc, #120]	@ (80068e8 <__pow5mult+0xb0>)
 8006870:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006874:	f000 fc30 	bl	80070d8 <__assert_func>
 8006878:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800687c:	6004      	str	r4, [r0, #0]
 800687e:	60c4      	str	r4, [r0, #12]
 8006880:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006884:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006888:	b94c      	cbnz	r4, 800689e <__pow5mult+0x66>
 800688a:	f240 2171 	movw	r1, #625	@ 0x271
 800688e:	4638      	mov	r0, r7
 8006890:	f7ff ff1a 	bl	80066c8 <__i2b>
 8006894:	2300      	movs	r3, #0
 8006896:	f8c8 0008 	str.w	r0, [r8, #8]
 800689a:	4604      	mov	r4, r0
 800689c:	6003      	str	r3, [r0, #0]
 800689e:	f04f 0900 	mov.w	r9, #0
 80068a2:	07eb      	lsls	r3, r5, #31
 80068a4:	d50a      	bpl.n	80068bc <__pow5mult+0x84>
 80068a6:	4631      	mov	r1, r6
 80068a8:	4622      	mov	r2, r4
 80068aa:	4638      	mov	r0, r7
 80068ac:	f7ff ff22 	bl	80066f4 <__multiply>
 80068b0:	4631      	mov	r1, r6
 80068b2:	4680      	mov	r8, r0
 80068b4:	4638      	mov	r0, r7
 80068b6:	f7ff fe53 	bl	8006560 <_Bfree>
 80068ba:	4646      	mov	r6, r8
 80068bc:	106d      	asrs	r5, r5, #1
 80068be:	d00b      	beq.n	80068d8 <__pow5mult+0xa0>
 80068c0:	6820      	ldr	r0, [r4, #0]
 80068c2:	b938      	cbnz	r0, 80068d4 <__pow5mult+0x9c>
 80068c4:	4622      	mov	r2, r4
 80068c6:	4621      	mov	r1, r4
 80068c8:	4638      	mov	r0, r7
 80068ca:	f7ff ff13 	bl	80066f4 <__multiply>
 80068ce:	6020      	str	r0, [r4, #0]
 80068d0:	f8c0 9000 	str.w	r9, [r0]
 80068d4:	4604      	mov	r4, r0
 80068d6:	e7e4      	b.n	80068a2 <__pow5mult+0x6a>
 80068d8:	4630      	mov	r0, r6
 80068da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068de:	bf00      	nop
 80068e0:	080075c8 	.word	0x080075c8
 80068e4:	08007495 	.word	0x08007495
 80068e8:	08007515 	.word	0x08007515

080068ec <__lshift>:
 80068ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068f0:	460c      	mov	r4, r1
 80068f2:	6849      	ldr	r1, [r1, #4]
 80068f4:	6923      	ldr	r3, [r4, #16]
 80068f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80068fa:	68a3      	ldr	r3, [r4, #8]
 80068fc:	4607      	mov	r7, r0
 80068fe:	4691      	mov	r9, r2
 8006900:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006904:	f108 0601 	add.w	r6, r8, #1
 8006908:	42b3      	cmp	r3, r6
 800690a:	db0b      	blt.n	8006924 <__lshift+0x38>
 800690c:	4638      	mov	r0, r7
 800690e:	f7ff fde7 	bl	80064e0 <_Balloc>
 8006912:	4605      	mov	r5, r0
 8006914:	b948      	cbnz	r0, 800692a <__lshift+0x3e>
 8006916:	4602      	mov	r2, r0
 8006918:	4b28      	ldr	r3, [pc, #160]	@ (80069bc <__lshift+0xd0>)
 800691a:	4829      	ldr	r0, [pc, #164]	@ (80069c0 <__lshift+0xd4>)
 800691c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006920:	f000 fbda 	bl	80070d8 <__assert_func>
 8006924:	3101      	adds	r1, #1
 8006926:	005b      	lsls	r3, r3, #1
 8006928:	e7ee      	b.n	8006908 <__lshift+0x1c>
 800692a:	2300      	movs	r3, #0
 800692c:	f100 0114 	add.w	r1, r0, #20
 8006930:	f100 0210 	add.w	r2, r0, #16
 8006934:	4618      	mov	r0, r3
 8006936:	4553      	cmp	r3, sl
 8006938:	db33      	blt.n	80069a2 <__lshift+0xb6>
 800693a:	6920      	ldr	r0, [r4, #16]
 800693c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006940:	f104 0314 	add.w	r3, r4, #20
 8006944:	f019 091f 	ands.w	r9, r9, #31
 8006948:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800694c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006950:	d02b      	beq.n	80069aa <__lshift+0xbe>
 8006952:	f1c9 0e20 	rsb	lr, r9, #32
 8006956:	468a      	mov	sl, r1
 8006958:	2200      	movs	r2, #0
 800695a:	6818      	ldr	r0, [r3, #0]
 800695c:	fa00 f009 	lsl.w	r0, r0, r9
 8006960:	4310      	orrs	r0, r2
 8006962:	f84a 0b04 	str.w	r0, [sl], #4
 8006966:	f853 2b04 	ldr.w	r2, [r3], #4
 800696a:	459c      	cmp	ip, r3
 800696c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006970:	d8f3      	bhi.n	800695a <__lshift+0x6e>
 8006972:	ebac 0304 	sub.w	r3, ip, r4
 8006976:	3b15      	subs	r3, #21
 8006978:	f023 0303 	bic.w	r3, r3, #3
 800697c:	3304      	adds	r3, #4
 800697e:	f104 0015 	add.w	r0, r4, #21
 8006982:	4560      	cmp	r0, ip
 8006984:	bf88      	it	hi
 8006986:	2304      	movhi	r3, #4
 8006988:	50ca      	str	r2, [r1, r3]
 800698a:	b10a      	cbz	r2, 8006990 <__lshift+0xa4>
 800698c:	f108 0602 	add.w	r6, r8, #2
 8006990:	3e01      	subs	r6, #1
 8006992:	4638      	mov	r0, r7
 8006994:	612e      	str	r6, [r5, #16]
 8006996:	4621      	mov	r1, r4
 8006998:	f7ff fde2 	bl	8006560 <_Bfree>
 800699c:	4628      	mov	r0, r5
 800699e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80069a6:	3301      	adds	r3, #1
 80069a8:	e7c5      	b.n	8006936 <__lshift+0x4a>
 80069aa:	3904      	subs	r1, #4
 80069ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80069b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80069b4:	459c      	cmp	ip, r3
 80069b6:	d8f9      	bhi.n	80069ac <__lshift+0xc0>
 80069b8:	e7ea      	b.n	8006990 <__lshift+0xa4>
 80069ba:	bf00      	nop
 80069bc:	08007504 	.word	0x08007504
 80069c0:	08007515 	.word	0x08007515

080069c4 <__mcmp>:
 80069c4:	690a      	ldr	r2, [r1, #16]
 80069c6:	4603      	mov	r3, r0
 80069c8:	6900      	ldr	r0, [r0, #16]
 80069ca:	1a80      	subs	r0, r0, r2
 80069cc:	b530      	push	{r4, r5, lr}
 80069ce:	d10e      	bne.n	80069ee <__mcmp+0x2a>
 80069d0:	3314      	adds	r3, #20
 80069d2:	3114      	adds	r1, #20
 80069d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80069d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80069dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80069e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80069e4:	4295      	cmp	r5, r2
 80069e6:	d003      	beq.n	80069f0 <__mcmp+0x2c>
 80069e8:	d205      	bcs.n	80069f6 <__mcmp+0x32>
 80069ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80069ee:	bd30      	pop	{r4, r5, pc}
 80069f0:	42a3      	cmp	r3, r4
 80069f2:	d3f3      	bcc.n	80069dc <__mcmp+0x18>
 80069f4:	e7fb      	b.n	80069ee <__mcmp+0x2a>
 80069f6:	2001      	movs	r0, #1
 80069f8:	e7f9      	b.n	80069ee <__mcmp+0x2a>
	...

080069fc <__mdiff>:
 80069fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a00:	4689      	mov	r9, r1
 8006a02:	4606      	mov	r6, r0
 8006a04:	4611      	mov	r1, r2
 8006a06:	4648      	mov	r0, r9
 8006a08:	4614      	mov	r4, r2
 8006a0a:	f7ff ffdb 	bl	80069c4 <__mcmp>
 8006a0e:	1e05      	subs	r5, r0, #0
 8006a10:	d112      	bne.n	8006a38 <__mdiff+0x3c>
 8006a12:	4629      	mov	r1, r5
 8006a14:	4630      	mov	r0, r6
 8006a16:	f7ff fd63 	bl	80064e0 <_Balloc>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	b928      	cbnz	r0, 8006a2a <__mdiff+0x2e>
 8006a1e:	4b3f      	ldr	r3, [pc, #252]	@ (8006b1c <__mdiff+0x120>)
 8006a20:	f240 2137 	movw	r1, #567	@ 0x237
 8006a24:	483e      	ldr	r0, [pc, #248]	@ (8006b20 <__mdiff+0x124>)
 8006a26:	f000 fb57 	bl	80070d8 <__assert_func>
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006a30:	4610      	mov	r0, r2
 8006a32:	b003      	add	sp, #12
 8006a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a38:	bfbc      	itt	lt
 8006a3a:	464b      	movlt	r3, r9
 8006a3c:	46a1      	movlt	r9, r4
 8006a3e:	4630      	mov	r0, r6
 8006a40:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006a44:	bfba      	itte	lt
 8006a46:	461c      	movlt	r4, r3
 8006a48:	2501      	movlt	r5, #1
 8006a4a:	2500      	movge	r5, #0
 8006a4c:	f7ff fd48 	bl	80064e0 <_Balloc>
 8006a50:	4602      	mov	r2, r0
 8006a52:	b918      	cbnz	r0, 8006a5c <__mdiff+0x60>
 8006a54:	4b31      	ldr	r3, [pc, #196]	@ (8006b1c <__mdiff+0x120>)
 8006a56:	f240 2145 	movw	r1, #581	@ 0x245
 8006a5a:	e7e3      	b.n	8006a24 <__mdiff+0x28>
 8006a5c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006a60:	6926      	ldr	r6, [r4, #16]
 8006a62:	60c5      	str	r5, [r0, #12]
 8006a64:	f109 0310 	add.w	r3, r9, #16
 8006a68:	f109 0514 	add.w	r5, r9, #20
 8006a6c:	f104 0e14 	add.w	lr, r4, #20
 8006a70:	f100 0b14 	add.w	fp, r0, #20
 8006a74:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006a78:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006a7c:	9301      	str	r3, [sp, #4]
 8006a7e:	46d9      	mov	r9, fp
 8006a80:	f04f 0c00 	mov.w	ip, #0
 8006a84:	9b01      	ldr	r3, [sp, #4]
 8006a86:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006a8a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006a8e:	9301      	str	r3, [sp, #4]
 8006a90:	fa1f f38a 	uxth.w	r3, sl
 8006a94:	4619      	mov	r1, r3
 8006a96:	b283      	uxth	r3, r0
 8006a98:	1acb      	subs	r3, r1, r3
 8006a9a:	0c00      	lsrs	r0, r0, #16
 8006a9c:	4463      	add	r3, ip
 8006a9e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006aa2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006aac:	4576      	cmp	r6, lr
 8006aae:	f849 3b04 	str.w	r3, [r9], #4
 8006ab2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006ab6:	d8e5      	bhi.n	8006a84 <__mdiff+0x88>
 8006ab8:	1b33      	subs	r3, r6, r4
 8006aba:	3b15      	subs	r3, #21
 8006abc:	f023 0303 	bic.w	r3, r3, #3
 8006ac0:	3415      	adds	r4, #21
 8006ac2:	3304      	adds	r3, #4
 8006ac4:	42a6      	cmp	r6, r4
 8006ac6:	bf38      	it	cc
 8006ac8:	2304      	movcc	r3, #4
 8006aca:	441d      	add	r5, r3
 8006acc:	445b      	add	r3, fp
 8006ace:	461e      	mov	r6, r3
 8006ad0:	462c      	mov	r4, r5
 8006ad2:	4544      	cmp	r4, r8
 8006ad4:	d30e      	bcc.n	8006af4 <__mdiff+0xf8>
 8006ad6:	f108 0103 	add.w	r1, r8, #3
 8006ada:	1b49      	subs	r1, r1, r5
 8006adc:	f021 0103 	bic.w	r1, r1, #3
 8006ae0:	3d03      	subs	r5, #3
 8006ae2:	45a8      	cmp	r8, r5
 8006ae4:	bf38      	it	cc
 8006ae6:	2100      	movcc	r1, #0
 8006ae8:	440b      	add	r3, r1
 8006aea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006aee:	b191      	cbz	r1, 8006b16 <__mdiff+0x11a>
 8006af0:	6117      	str	r7, [r2, #16]
 8006af2:	e79d      	b.n	8006a30 <__mdiff+0x34>
 8006af4:	f854 1b04 	ldr.w	r1, [r4], #4
 8006af8:	46e6      	mov	lr, ip
 8006afa:	0c08      	lsrs	r0, r1, #16
 8006afc:	fa1c fc81 	uxtah	ip, ip, r1
 8006b00:	4471      	add	r1, lr
 8006b02:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006b06:	b289      	uxth	r1, r1
 8006b08:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006b0c:	f846 1b04 	str.w	r1, [r6], #4
 8006b10:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b14:	e7dd      	b.n	8006ad2 <__mdiff+0xd6>
 8006b16:	3f01      	subs	r7, #1
 8006b18:	e7e7      	b.n	8006aea <__mdiff+0xee>
 8006b1a:	bf00      	nop
 8006b1c:	08007504 	.word	0x08007504
 8006b20:	08007515 	.word	0x08007515

08006b24 <__d2b>:
 8006b24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b28:	460f      	mov	r7, r1
 8006b2a:	2101      	movs	r1, #1
 8006b2c:	ec59 8b10 	vmov	r8, r9, d0
 8006b30:	4616      	mov	r6, r2
 8006b32:	f7ff fcd5 	bl	80064e0 <_Balloc>
 8006b36:	4604      	mov	r4, r0
 8006b38:	b930      	cbnz	r0, 8006b48 <__d2b+0x24>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	4b23      	ldr	r3, [pc, #140]	@ (8006bcc <__d2b+0xa8>)
 8006b3e:	4824      	ldr	r0, [pc, #144]	@ (8006bd0 <__d2b+0xac>)
 8006b40:	f240 310f 	movw	r1, #783	@ 0x30f
 8006b44:	f000 fac8 	bl	80070d8 <__assert_func>
 8006b48:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006b4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006b50:	b10d      	cbz	r5, 8006b56 <__d2b+0x32>
 8006b52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b56:	9301      	str	r3, [sp, #4]
 8006b58:	f1b8 0300 	subs.w	r3, r8, #0
 8006b5c:	d023      	beq.n	8006ba6 <__d2b+0x82>
 8006b5e:	4668      	mov	r0, sp
 8006b60:	9300      	str	r3, [sp, #0]
 8006b62:	f7ff fd84 	bl	800666e <__lo0bits>
 8006b66:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006b6a:	b1d0      	cbz	r0, 8006ba2 <__d2b+0x7e>
 8006b6c:	f1c0 0320 	rsb	r3, r0, #32
 8006b70:	fa02 f303 	lsl.w	r3, r2, r3
 8006b74:	430b      	orrs	r3, r1
 8006b76:	40c2      	lsrs	r2, r0
 8006b78:	6163      	str	r3, [r4, #20]
 8006b7a:	9201      	str	r2, [sp, #4]
 8006b7c:	9b01      	ldr	r3, [sp, #4]
 8006b7e:	61a3      	str	r3, [r4, #24]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	bf0c      	ite	eq
 8006b84:	2201      	moveq	r2, #1
 8006b86:	2202      	movne	r2, #2
 8006b88:	6122      	str	r2, [r4, #16]
 8006b8a:	b1a5      	cbz	r5, 8006bb6 <__d2b+0x92>
 8006b8c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006b90:	4405      	add	r5, r0
 8006b92:	603d      	str	r5, [r7, #0]
 8006b94:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006b98:	6030      	str	r0, [r6, #0]
 8006b9a:	4620      	mov	r0, r4
 8006b9c:	b003      	add	sp, #12
 8006b9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ba2:	6161      	str	r1, [r4, #20]
 8006ba4:	e7ea      	b.n	8006b7c <__d2b+0x58>
 8006ba6:	a801      	add	r0, sp, #4
 8006ba8:	f7ff fd61 	bl	800666e <__lo0bits>
 8006bac:	9b01      	ldr	r3, [sp, #4]
 8006bae:	6163      	str	r3, [r4, #20]
 8006bb0:	3020      	adds	r0, #32
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	e7e8      	b.n	8006b88 <__d2b+0x64>
 8006bb6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006bba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006bbe:	6038      	str	r0, [r7, #0]
 8006bc0:	6918      	ldr	r0, [r3, #16]
 8006bc2:	f7ff fd35 	bl	8006630 <__hi0bits>
 8006bc6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006bca:	e7e5      	b.n	8006b98 <__d2b+0x74>
 8006bcc:	08007504 	.word	0x08007504
 8006bd0:	08007515 	.word	0x08007515

08006bd4 <__sfputc_r>:
 8006bd4:	6893      	ldr	r3, [r2, #8]
 8006bd6:	3b01      	subs	r3, #1
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	b410      	push	{r4}
 8006bdc:	6093      	str	r3, [r2, #8]
 8006bde:	da08      	bge.n	8006bf2 <__sfputc_r+0x1e>
 8006be0:	6994      	ldr	r4, [r2, #24]
 8006be2:	42a3      	cmp	r3, r4
 8006be4:	db01      	blt.n	8006bea <__sfputc_r+0x16>
 8006be6:	290a      	cmp	r1, #10
 8006be8:	d103      	bne.n	8006bf2 <__sfputc_r+0x1e>
 8006bea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006bee:	f7fe bbfb 	b.w	80053e8 <__swbuf_r>
 8006bf2:	6813      	ldr	r3, [r2, #0]
 8006bf4:	1c58      	adds	r0, r3, #1
 8006bf6:	6010      	str	r0, [r2, #0]
 8006bf8:	7019      	strb	r1, [r3, #0]
 8006bfa:	4608      	mov	r0, r1
 8006bfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c00:	4770      	bx	lr

08006c02 <__sfputs_r>:
 8006c02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c04:	4606      	mov	r6, r0
 8006c06:	460f      	mov	r7, r1
 8006c08:	4614      	mov	r4, r2
 8006c0a:	18d5      	adds	r5, r2, r3
 8006c0c:	42ac      	cmp	r4, r5
 8006c0e:	d101      	bne.n	8006c14 <__sfputs_r+0x12>
 8006c10:	2000      	movs	r0, #0
 8006c12:	e007      	b.n	8006c24 <__sfputs_r+0x22>
 8006c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c18:	463a      	mov	r2, r7
 8006c1a:	4630      	mov	r0, r6
 8006c1c:	f7ff ffda 	bl	8006bd4 <__sfputc_r>
 8006c20:	1c43      	adds	r3, r0, #1
 8006c22:	d1f3      	bne.n	8006c0c <__sfputs_r+0xa>
 8006c24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006c28 <_vfiprintf_r>:
 8006c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c2c:	460d      	mov	r5, r1
 8006c2e:	b09d      	sub	sp, #116	@ 0x74
 8006c30:	4614      	mov	r4, r2
 8006c32:	4698      	mov	r8, r3
 8006c34:	4606      	mov	r6, r0
 8006c36:	b118      	cbz	r0, 8006c40 <_vfiprintf_r+0x18>
 8006c38:	6a03      	ldr	r3, [r0, #32]
 8006c3a:	b90b      	cbnz	r3, 8006c40 <_vfiprintf_r+0x18>
 8006c3c:	f7fe fae0 	bl	8005200 <__sinit>
 8006c40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c42:	07d9      	lsls	r1, r3, #31
 8006c44:	d405      	bmi.n	8006c52 <_vfiprintf_r+0x2a>
 8006c46:	89ab      	ldrh	r3, [r5, #12]
 8006c48:	059a      	lsls	r2, r3, #22
 8006c4a:	d402      	bmi.n	8006c52 <_vfiprintf_r+0x2a>
 8006c4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c4e:	f7fe fcdc 	bl	800560a <__retarget_lock_acquire_recursive>
 8006c52:	89ab      	ldrh	r3, [r5, #12]
 8006c54:	071b      	lsls	r3, r3, #28
 8006c56:	d501      	bpl.n	8006c5c <_vfiprintf_r+0x34>
 8006c58:	692b      	ldr	r3, [r5, #16]
 8006c5a:	b99b      	cbnz	r3, 8006c84 <_vfiprintf_r+0x5c>
 8006c5c:	4629      	mov	r1, r5
 8006c5e:	4630      	mov	r0, r6
 8006c60:	f7fe fc00 	bl	8005464 <__swsetup_r>
 8006c64:	b170      	cbz	r0, 8006c84 <_vfiprintf_r+0x5c>
 8006c66:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c68:	07dc      	lsls	r4, r3, #31
 8006c6a:	d504      	bpl.n	8006c76 <_vfiprintf_r+0x4e>
 8006c6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c70:	b01d      	add	sp, #116	@ 0x74
 8006c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c76:	89ab      	ldrh	r3, [r5, #12]
 8006c78:	0598      	lsls	r0, r3, #22
 8006c7a:	d4f7      	bmi.n	8006c6c <_vfiprintf_r+0x44>
 8006c7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c7e:	f7fe fcc5 	bl	800560c <__retarget_lock_release_recursive>
 8006c82:	e7f3      	b.n	8006c6c <_vfiprintf_r+0x44>
 8006c84:	2300      	movs	r3, #0
 8006c86:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c88:	2320      	movs	r3, #32
 8006c8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c92:	2330      	movs	r3, #48	@ 0x30
 8006c94:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006e44 <_vfiprintf_r+0x21c>
 8006c98:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c9c:	f04f 0901 	mov.w	r9, #1
 8006ca0:	4623      	mov	r3, r4
 8006ca2:	469a      	mov	sl, r3
 8006ca4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ca8:	b10a      	cbz	r2, 8006cae <_vfiprintf_r+0x86>
 8006caa:	2a25      	cmp	r2, #37	@ 0x25
 8006cac:	d1f9      	bne.n	8006ca2 <_vfiprintf_r+0x7a>
 8006cae:	ebba 0b04 	subs.w	fp, sl, r4
 8006cb2:	d00b      	beq.n	8006ccc <_vfiprintf_r+0xa4>
 8006cb4:	465b      	mov	r3, fp
 8006cb6:	4622      	mov	r2, r4
 8006cb8:	4629      	mov	r1, r5
 8006cba:	4630      	mov	r0, r6
 8006cbc:	f7ff ffa1 	bl	8006c02 <__sfputs_r>
 8006cc0:	3001      	adds	r0, #1
 8006cc2:	f000 80a7 	beq.w	8006e14 <_vfiprintf_r+0x1ec>
 8006cc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006cc8:	445a      	add	r2, fp
 8006cca:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ccc:	f89a 3000 	ldrb.w	r3, [sl]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	f000 809f 	beq.w	8006e14 <_vfiprintf_r+0x1ec>
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006cdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ce0:	f10a 0a01 	add.w	sl, sl, #1
 8006ce4:	9304      	str	r3, [sp, #16]
 8006ce6:	9307      	str	r3, [sp, #28]
 8006ce8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006cec:	931a      	str	r3, [sp, #104]	@ 0x68
 8006cee:	4654      	mov	r4, sl
 8006cf0:	2205      	movs	r2, #5
 8006cf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cf6:	4853      	ldr	r0, [pc, #332]	@ (8006e44 <_vfiprintf_r+0x21c>)
 8006cf8:	f7f9 fa9a 	bl	8000230 <memchr>
 8006cfc:	9a04      	ldr	r2, [sp, #16]
 8006cfe:	b9d8      	cbnz	r0, 8006d38 <_vfiprintf_r+0x110>
 8006d00:	06d1      	lsls	r1, r2, #27
 8006d02:	bf44      	itt	mi
 8006d04:	2320      	movmi	r3, #32
 8006d06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d0a:	0713      	lsls	r3, r2, #28
 8006d0c:	bf44      	itt	mi
 8006d0e:	232b      	movmi	r3, #43	@ 0x2b
 8006d10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d14:	f89a 3000 	ldrb.w	r3, [sl]
 8006d18:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d1a:	d015      	beq.n	8006d48 <_vfiprintf_r+0x120>
 8006d1c:	9a07      	ldr	r2, [sp, #28]
 8006d1e:	4654      	mov	r4, sl
 8006d20:	2000      	movs	r0, #0
 8006d22:	f04f 0c0a 	mov.w	ip, #10
 8006d26:	4621      	mov	r1, r4
 8006d28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d2c:	3b30      	subs	r3, #48	@ 0x30
 8006d2e:	2b09      	cmp	r3, #9
 8006d30:	d94b      	bls.n	8006dca <_vfiprintf_r+0x1a2>
 8006d32:	b1b0      	cbz	r0, 8006d62 <_vfiprintf_r+0x13a>
 8006d34:	9207      	str	r2, [sp, #28]
 8006d36:	e014      	b.n	8006d62 <_vfiprintf_r+0x13a>
 8006d38:	eba0 0308 	sub.w	r3, r0, r8
 8006d3c:	fa09 f303 	lsl.w	r3, r9, r3
 8006d40:	4313      	orrs	r3, r2
 8006d42:	9304      	str	r3, [sp, #16]
 8006d44:	46a2      	mov	sl, r4
 8006d46:	e7d2      	b.n	8006cee <_vfiprintf_r+0xc6>
 8006d48:	9b03      	ldr	r3, [sp, #12]
 8006d4a:	1d19      	adds	r1, r3, #4
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	9103      	str	r1, [sp, #12]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	bfbb      	ittet	lt
 8006d54:	425b      	neglt	r3, r3
 8006d56:	f042 0202 	orrlt.w	r2, r2, #2
 8006d5a:	9307      	strge	r3, [sp, #28]
 8006d5c:	9307      	strlt	r3, [sp, #28]
 8006d5e:	bfb8      	it	lt
 8006d60:	9204      	strlt	r2, [sp, #16]
 8006d62:	7823      	ldrb	r3, [r4, #0]
 8006d64:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d66:	d10a      	bne.n	8006d7e <_vfiprintf_r+0x156>
 8006d68:	7863      	ldrb	r3, [r4, #1]
 8006d6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d6c:	d132      	bne.n	8006dd4 <_vfiprintf_r+0x1ac>
 8006d6e:	9b03      	ldr	r3, [sp, #12]
 8006d70:	1d1a      	adds	r2, r3, #4
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	9203      	str	r2, [sp, #12]
 8006d76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006d7a:	3402      	adds	r4, #2
 8006d7c:	9305      	str	r3, [sp, #20]
 8006d7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006e54 <_vfiprintf_r+0x22c>
 8006d82:	7821      	ldrb	r1, [r4, #0]
 8006d84:	2203      	movs	r2, #3
 8006d86:	4650      	mov	r0, sl
 8006d88:	f7f9 fa52 	bl	8000230 <memchr>
 8006d8c:	b138      	cbz	r0, 8006d9e <_vfiprintf_r+0x176>
 8006d8e:	9b04      	ldr	r3, [sp, #16]
 8006d90:	eba0 000a 	sub.w	r0, r0, sl
 8006d94:	2240      	movs	r2, #64	@ 0x40
 8006d96:	4082      	lsls	r2, r0
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	3401      	adds	r4, #1
 8006d9c:	9304      	str	r3, [sp, #16]
 8006d9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006da2:	4829      	ldr	r0, [pc, #164]	@ (8006e48 <_vfiprintf_r+0x220>)
 8006da4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006da8:	2206      	movs	r2, #6
 8006daa:	f7f9 fa41 	bl	8000230 <memchr>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	d03f      	beq.n	8006e32 <_vfiprintf_r+0x20a>
 8006db2:	4b26      	ldr	r3, [pc, #152]	@ (8006e4c <_vfiprintf_r+0x224>)
 8006db4:	bb1b      	cbnz	r3, 8006dfe <_vfiprintf_r+0x1d6>
 8006db6:	9b03      	ldr	r3, [sp, #12]
 8006db8:	3307      	adds	r3, #7
 8006dba:	f023 0307 	bic.w	r3, r3, #7
 8006dbe:	3308      	adds	r3, #8
 8006dc0:	9303      	str	r3, [sp, #12]
 8006dc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dc4:	443b      	add	r3, r7
 8006dc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006dc8:	e76a      	b.n	8006ca0 <_vfiprintf_r+0x78>
 8006dca:	fb0c 3202 	mla	r2, ip, r2, r3
 8006dce:	460c      	mov	r4, r1
 8006dd0:	2001      	movs	r0, #1
 8006dd2:	e7a8      	b.n	8006d26 <_vfiprintf_r+0xfe>
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	3401      	adds	r4, #1
 8006dd8:	9305      	str	r3, [sp, #20]
 8006dda:	4619      	mov	r1, r3
 8006ddc:	f04f 0c0a 	mov.w	ip, #10
 8006de0:	4620      	mov	r0, r4
 8006de2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006de6:	3a30      	subs	r2, #48	@ 0x30
 8006de8:	2a09      	cmp	r2, #9
 8006dea:	d903      	bls.n	8006df4 <_vfiprintf_r+0x1cc>
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d0c6      	beq.n	8006d7e <_vfiprintf_r+0x156>
 8006df0:	9105      	str	r1, [sp, #20]
 8006df2:	e7c4      	b.n	8006d7e <_vfiprintf_r+0x156>
 8006df4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006df8:	4604      	mov	r4, r0
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	e7f0      	b.n	8006de0 <_vfiprintf_r+0x1b8>
 8006dfe:	ab03      	add	r3, sp, #12
 8006e00:	9300      	str	r3, [sp, #0]
 8006e02:	462a      	mov	r2, r5
 8006e04:	4b12      	ldr	r3, [pc, #72]	@ (8006e50 <_vfiprintf_r+0x228>)
 8006e06:	a904      	add	r1, sp, #16
 8006e08:	4630      	mov	r0, r6
 8006e0a:	f7fd fdb7 	bl	800497c <_printf_float>
 8006e0e:	4607      	mov	r7, r0
 8006e10:	1c78      	adds	r0, r7, #1
 8006e12:	d1d6      	bne.n	8006dc2 <_vfiprintf_r+0x19a>
 8006e14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e16:	07d9      	lsls	r1, r3, #31
 8006e18:	d405      	bmi.n	8006e26 <_vfiprintf_r+0x1fe>
 8006e1a:	89ab      	ldrh	r3, [r5, #12]
 8006e1c:	059a      	lsls	r2, r3, #22
 8006e1e:	d402      	bmi.n	8006e26 <_vfiprintf_r+0x1fe>
 8006e20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e22:	f7fe fbf3 	bl	800560c <__retarget_lock_release_recursive>
 8006e26:	89ab      	ldrh	r3, [r5, #12]
 8006e28:	065b      	lsls	r3, r3, #25
 8006e2a:	f53f af1f 	bmi.w	8006c6c <_vfiprintf_r+0x44>
 8006e2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e30:	e71e      	b.n	8006c70 <_vfiprintf_r+0x48>
 8006e32:	ab03      	add	r3, sp, #12
 8006e34:	9300      	str	r3, [sp, #0]
 8006e36:	462a      	mov	r2, r5
 8006e38:	4b05      	ldr	r3, [pc, #20]	@ (8006e50 <_vfiprintf_r+0x228>)
 8006e3a:	a904      	add	r1, sp, #16
 8006e3c:	4630      	mov	r0, r6
 8006e3e:	f7fe f835 	bl	8004eac <_printf_i>
 8006e42:	e7e4      	b.n	8006e0e <_vfiprintf_r+0x1e6>
 8006e44:	0800756e 	.word	0x0800756e
 8006e48:	08007578 	.word	0x08007578
 8006e4c:	0800497d 	.word	0x0800497d
 8006e50:	08006c03 	.word	0x08006c03
 8006e54:	08007574 	.word	0x08007574

08006e58 <__sflush_r>:
 8006e58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e60:	0716      	lsls	r6, r2, #28
 8006e62:	4605      	mov	r5, r0
 8006e64:	460c      	mov	r4, r1
 8006e66:	d454      	bmi.n	8006f12 <__sflush_r+0xba>
 8006e68:	684b      	ldr	r3, [r1, #4]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	dc02      	bgt.n	8006e74 <__sflush_r+0x1c>
 8006e6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	dd48      	ble.n	8006f06 <__sflush_r+0xae>
 8006e74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e76:	2e00      	cmp	r6, #0
 8006e78:	d045      	beq.n	8006f06 <__sflush_r+0xae>
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006e80:	682f      	ldr	r7, [r5, #0]
 8006e82:	6a21      	ldr	r1, [r4, #32]
 8006e84:	602b      	str	r3, [r5, #0]
 8006e86:	d030      	beq.n	8006eea <__sflush_r+0x92>
 8006e88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006e8a:	89a3      	ldrh	r3, [r4, #12]
 8006e8c:	0759      	lsls	r1, r3, #29
 8006e8e:	d505      	bpl.n	8006e9c <__sflush_r+0x44>
 8006e90:	6863      	ldr	r3, [r4, #4]
 8006e92:	1ad2      	subs	r2, r2, r3
 8006e94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e96:	b10b      	cbz	r3, 8006e9c <__sflush_r+0x44>
 8006e98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e9a:	1ad2      	subs	r2, r2, r3
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ea0:	6a21      	ldr	r1, [r4, #32]
 8006ea2:	4628      	mov	r0, r5
 8006ea4:	47b0      	blx	r6
 8006ea6:	1c43      	adds	r3, r0, #1
 8006ea8:	89a3      	ldrh	r3, [r4, #12]
 8006eaa:	d106      	bne.n	8006eba <__sflush_r+0x62>
 8006eac:	6829      	ldr	r1, [r5, #0]
 8006eae:	291d      	cmp	r1, #29
 8006eb0:	d82b      	bhi.n	8006f0a <__sflush_r+0xb2>
 8006eb2:	4a2a      	ldr	r2, [pc, #168]	@ (8006f5c <__sflush_r+0x104>)
 8006eb4:	40ca      	lsrs	r2, r1
 8006eb6:	07d6      	lsls	r6, r2, #31
 8006eb8:	d527      	bpl.n	8006f0a <__sflush_r+0xb2>
 8006eba:	2200      	movs	r2, #0
 8006ebc:	6062      	str	r2, [r4, #4]
 8006ebe:	04d9      	lsls	r1, r3, #19
 8006ec0:	6922      	ldr	r2, [r4, #16]
 8006ec2:	6022      	str	r2, [r4, #0]
 8006ec4:	d504      	bpl.n	8006ed0 <__sflush_r+0x78>
 8006ec6:	1c42      	adds	r2, r0, #1
 8006ec8:	d101      	bne.n	8006ece <__sflush_r+0x76>
 8006eca:	682b      	ldr	r3, [r5, #0]
 8006ecc:	b903      	cbnz	r3, 8006ed0 <__sflush_r+0x78>
 8006ece:	6560      	str	r0, [r4, #84]	@ 0x54
 8006ed0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ed2:	602f      	str	r7, [r5, #0]
 8006ed4:	b1b9      	cbz	r1, 8006f06 <__sflush_r+0xae>
 8006ed6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006eda:	4299      	cmp	r1, r3
 8006edc:	d002      	beq.n	8006ee4 <__sflush_r+0x8c>
 8006ede:	4628      	mov	r0, r5
 8006ee0:	f7ff f9fe 	bl	80062e0 <_free_r>
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ee8:	e00d      	b.n	8006f06 <__sflush_r+0xae>
 8006eea:	2301      	movs	r3, #1
 8006eec:	4628      	mov	r0, r5
 8006eee:	47b0      	blx	r6
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	1c50      	adds	r0, r2, #1
 8006ef4:	d1c9      	bne.n	8006e8a <__sflush_r+0x32>
 8006ef6:	682b      	ldr	r3, [r5, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d0c6      	beq.n	8006e8a <__sflush_r+0x32>
 8006efc:	2b1d      	cmp	r3, #29
 8006efe:	d001      	beq.n	8006f04 <__sflush_r+0xac>
 8006f00:	2b16      	cmp	r3, #22
 8006f02:	d11e      	bne.n	8006f42 <__sflush_r+0xea>
 8006f04:	602f      	str	r7, [r5, #0]
 8006f06:	2000      	movs	r0, #0
 8006f08:	e022      	b.n	8006f50 <__sflush_r+0xf8>
 8006f0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f0e:	b21b      	sxth	r3, r3
 8006f10:	e01b      	b.n	8006f4a <__sflush_r+0xf2>
 8006f12:	690f      	ldr	r7, [r1, #16]
 8006f14:	2f00      	cmp	r7, #0
 8006f16:	d0f6      	beq.n	8006f06 <__sflush_r+0xae>
 8006f18:	0793      	lsls	r3, r2, #30
 8006f1a:	680e      	ldr	r6, [r1, #0]
 8006f1c:	bf08      	it	eq
 8006f1e:	694b      	ldreq	r3, [r1, #20]
 8006f20:	600f      	str	r7, [r1, #0]
 8006f22:	bf18      	it	ne
 8006f24:	2300      	movne	r3, #0
 8006f26:	eba6 0807 	sub.w	r8, r6, r7
 8006f2a:	608b      	str	r3, [r1, #8]
 8006f2c:	f1b8 0f00 	cmp.w	r8, #0
 8006f30:	dde9      	ble.n	8006f06 <__sflush_r+0xae>
 8006f32:	6a21      	ldr	r1, [r4, #32]
 8006f34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006f36:	4643      	mov	r3, r8
 8006f38:	463a      	mov	r2, r7
 8006f3a:	4628      	mov	r0, r5
 8006f3c:	47b0      	blx	r6
 8006f3e:	2800      	cmp	r0, #0
 8006f40:	dc08      	bgt.n	8006f54 <__sflush_r+0xfc>
 8006f42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f4a:	81a3      	strh	r3, [r4, #12]
 8006f4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f54:	4407      	add	r7, r0
 8006f56:	eba8 0800 	sub.w	r8, r8, r0
 8006f5a:	e7e7      	b.n	8006f2c <__sflush_r+0xd4>
 8006f5c:	20400001 	.word	0x20400001

08006f60 <_fflush_r>:
 8006f60:	b538      	push	{r3, r4, r5, lr}
 8006f62:	690b      	ldr	r3, [r1, #16]
 8006f64:	4605      	mov	r5, r0
 8006f66:	460c      	mov	r4, r1
 8006f68:	b913      	cbnz	r3, 8006f70 <_fflush_r+0x10>
 8006f6a:	2500      	movs	r5, #0
 8006f6c:	4628      	mov	r0, r5
 8006f6e:	bd38      	pop	{r3, r4, r5, pc}
 8006f70:	b118      	cbz	r0, 8006f7a <_fflush_r+0x1a>
 8006f72:	6a03      	ldr	r3, [r0, #32]
 8006f74:	b90b      	cbnz	r3, 8006f7a <_fflush_r+0x1a>
 8006f76:	f7fe f943 	bl	8005200 <__sinit>
 8006f7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d0f3      	beq.n	8006f6a <_fflush_r+0xa>
 8006f82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f84:	07d0      	lsls	r0, r2, #31
 8006f86:	d404      	bmi.n	8006f92 <_fflush_r+0x32>
 8006f88:	0599      	lsls	r1, r3, #22
 8006f8a:	d402      	bmi.n	8006f92 <_fflush_r+0x32>
 8006f8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f8e:	f7fe fb3c 	bl	800560a <__retarget_lock_acquire_recursive>
 8006f92:	4628      	mov	r0, r5
 8006f94:	4621      	mov	r1, r4
 8006f96:	f7ff ff5f 	bl	8006e58 <__sflush_r>
 8006f9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f9c:	07da      	lsls	r2, r3, #31
 8006f9e:	4605      	mov	r5, r0
 8006fa0:	d4e4      	bmi.n	8006f6c <_fflush_r+0xc>
 8006fa2:	89a3      	ldrh	r3, [r4, #12]
 8006fa4:	059b      	lsls	r3, r3, #22
 8006fa6:	d4e1      	bmi.n	8006f6c <_fflush_r+0xc>
 8006fa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006faa:	f7fe fb2f 	bl	800560c <__retarget_lock_release_recursive>
 8006fae:	e7dd      	b.n	8006f6c <_fflush_r+0xc>

08006fb0 <__swhatbuf_r>:
 8006fb0:	b570      	push	{r4, r5, r6, lr}
 8006fb2:	460c      	mov	r4, r1
 8006fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fb8:	2900      	cmp	r1, #0
 8006fba:	b096      	sub	sp, #88	@ 0x58
 8006fbc:	4615      	mov	r5, r2
 8006fbe:	461e      	mov	r6, r3
 8006fc0:	da0d      	bge.n	8006fde <__swhatbuf_r+0x2e>
 8006fc2:	89a3      	ldrh	r3, [r4, #12]
 8006fc4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006fc8:	f04f 0100 	mov.w	r1, #0
 8006fcc:	bf14      	ite	ne
 8006fce:	2340      	movne	r3, #64	@ 0x40
 8006fd0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006fd4:	2000      	movs	r0, #0
 8006fd6:	6031      	str	r1, [r6, #0]
 8006fd8:	602b      	str	r3, [r5, #0]
 8006fda:	b016      	add	sp, #88	@ 0x58
 8006fdc:	bd70      	pop	{r4, r5, r6, pc}
 8006fde:	466a      	mov	r2, sp
 8006fe0:	f000 f848 	bl	8007074 <_fstat_r>
 8006fe4:	2800      	cmp	r0, #0
 8006fe6:	dbec      	blt.n	8006fc2 <__swhatbuf_r+0x12>
 8006fe8:	9901      	ldr	r1, [sp, #4]
 8006fea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006fee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006ff2:	4259      	negs	r1, r3
 8006ff4:	4159      	adcs	r1, r3
 8006ff6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006ffa:	e7eb      	b.n	8006fd4 <__swhatbuf_r+0x24>

08006ffc <__smakebuf_r>:
 8006ffc:	898b      	ldrh	r3, [r1, #12]
 8006ffe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007000:	079d      	lsls	r5, r3, #30
 8007002:	4606      	mov	r6, r0
 8007004:	460c      	mov	r4, r1
 8007006:	d507      	bpl.n	8007018 <__smakebuf_r+0x1c>
 8007008:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800700c:	6023      	str	r3, [r4, #0]
 800700e:	6123      	str	r3, [r4, #16]
 8007010:	2301      	movs	r3, #1
 8007012:	6163      	str	r3, [r4, #20]
 8007014:	b003      	add	sp, #12
 8007016:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007018:	ab01      	add	r3, sp, #4
 800701a:	466a      	mov	r2, sp
 800701c:	f7ff ffc8 	bl	8006fb0 <__swhatbuf_r>
 8007020:	9f00      	ldr	r7, [sp, #0]
 8007022:	4605      	mov	r5, r0
 8007024:	4639      	mov	r1, r7
 8007026:	4630      	mov	r0, r6
 8007028:	f7ff f9ce 	bl	80063c8 <_malloc_r>
 800702c:	b948      	cbnz	r0, 8007042 <__smakebuf_r+0x46>
 800702e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007032:	059a      	lsls	r2, r3, #22
 8007034:	d4ee      	bmi.n	8007014 <__smakebuf_r+0x18>
 8007036:	f023 0303 	bic.w	r3, r3, #3
 800703a:	f043 0302 	orr.w	r3, r3, #2
 800703e:	81a3      	strh	r3, [r4, #12]
 8007040:	e7e2      	b.n	8007008 <__smakebuf_r+0xc>
 8007042:	89a3      	ldrh	r3, [r4, #12]
 8007044:	6020      	str	r0, [r4, #0]
 8007046:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800704a:	81a3      	strh	r3, [r4, #12]
 800704c:	9b01      	ldr	r3, [sp, #4]
 800704e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007052:	b15b      	cbz	r3, 800706c <__smakebuf_r+0x70>
 8007054:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007058:	4630      	mov	r0, r6
 800705a:	f000 f81d 	bl	8007098 <_isatty_r>
 800705e:	b128      	cbz	r0, 800706c <__smakebuf_r+0x70>
 8007060:	89a3      	ldrh	r3, [r4, #12]
 8007062:	f023 0303 	bic.w	r3, r3, #3
 8007066:	f043 0301 	orr.w	r3, r3, #1
 800706a:	81a3      	strh	r3, [r4, #12]
 800706c:	89a3      	ldrh	r3, [r4, #12]
 800706e:	431d      	orrs	r5, r3
 8007070:	81a5      	strh	r5, [r4, #12]
 8007072:	e7cf      	b.n	8007014 <__smakebuf_r+0x18>

08007074 <_fstat_r>:
 8007074:	b538      	push	{r3, r4, r5, lr}
 8007076:	4d07      	ldr	r5, [pc, #28]	@ (8007094 <_fstat_r+0x20>)
 8007078:	2300      	movs	r3, #0
 800707a:	4604      	mov	r4, r0
 800707c:	4608      	mov	r0, r1
 800707e:	4611      	mov	r1, r2
 8007080:	602b      	str	r3, [r5, #0]
 8007082:	f7fa fc5c 	bl	800193e <_fstat>
 8007086:	1c43      	adds	r3, r0, #1
 8007088:	d102      	bne.n	8007090 <_fstat_r+0x1c>
 800708a:	682b      	ldr	r3, [r5, #0]
 800708c:	b103      	cbz	r3, 8007090 <_fstat_r+0x1c>
 800708e:	6023      	str	r3, [r4, #0]
 8007090:	bd38      	pop	{r3, r4, r5, pc}
 8007092:	bf00      	nop
 8007094:	20000434 	.word	0x20000434

08007098 <_isatty_r>:
 8007098:	b538      	push	{r3, r4, r5, lr}
 800709a:	4d06      	ldr	r5, [pc, #24]	@ (80070b4 <_isatty_r+0x1c>)
 800709c:	2300      	movs	r3, #0
 800709e:	4604      	mov	r4, r0
 80070a0:	4608      	mov	r0, r1
 80070a2:	602b      	str	r3, [r5, #0]
 80070a4:	f7fa fc5b 	bl	800195e <_isatty>
 80070a8:	1c43      	adds	r3, r0, #1
 80070aa:	d102      	bne.n	80070b2 <_isatty_r+0x1a>
 80070ac:	682b      	ldr	r3, [r5, #0]
 80070ae:	b103      	cbz	r3, 80070b2 <_isatty_r+0x1a>
 80070b0:	6023      	str	r3, [r4, #0]
 80070b2:	bd38      	pop	{r3, r4, r5, pc}
 80070b4:	20000434 	.word	0x20000434

080070b8 <_sbrk_r>:
 80070b8:	b538      	push	{r3, r4, r5, lr}
 80070ba:	4d06      	ldr	r5, [pc, #24]	@ (80070d4 <_sbrk_r+0x1c>)
 80070bc:	2300      	movs	r3, #0
 80070be:	4604      	mov	r4, r0
 80070c0:	4608      	mov	r0, r1
 80070c2:	602b      	str	r3, [r5, #0]
 80070c4:	f7fa fc64 	bl	8001990 <_sbrk>
 80070c8:	1c43      	adds	r3, r0, #1
 80070ca:	d102      	bne.n	80070d2 <_sbrk_r+0x1a>
 80070cc:	682b      	ldr	r3, [r5, #0]
 80070ce:	b103      	cbz	r3, 80070d2 <_sbrk_r+0x1a>
 80070d0:	6023      	str	r3, [r4, #0]
 80070d2:	bd38      	pop	{r3, r4, r5, pc}
 80070d4:	20000434 	.word	0x20000434

080070d8 <__assert_func>:
 80070d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80070da:	4614      	mov	r4, r2
 80070dc:	461a      	mov	r2, r3
 80070de:	4b09      	ldr	r3, [pc, #36]	@ (8007104 <__assert_func+0x2c>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4605      	mov	r5, r0
 80070e4:	68d8      	ldr	r0, [r3, #12]
 80070e6:	b14c      	cbz	r4, 80070fc <__assert_func+0x24>
 80070e8:	4b07      	ldr	r3, [pc, #28]	@ (8007108 <__assert_func+0x30>)
 80070ea:	9100      	str	r1, [sp, #0]
 80070ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80070f0:	4906      	ldr	r1, [pc, #24]	@ (800710c <__assert_func+0x34>)
 80070f2:	462b      	mov	r3, r5
 80070f4:	f000 f842 	bl	800717c <fiprintf>
 80070f8:	f000 f852 	bl	80071a0 <abort>
 80070fc:	4b04      	ldr	r3, [pc, #16]	@ (8007110 <__assert_func+0x38>)
 80070fe:	461c      	mov	r4, r3
 8007100:	e7f3      	b.n	80070ea <__assert_func+0x12>
 8007102:	bf00      	nop
 8007104:	20000070 	.word	0x20000070
 8007108:	08007589 	.word	0x08007589
 800710c:	08007596 	.word	0x08007596
 8007110:	080075c4 	.word	0x080075c4

08007114 <_calloc_r>:
 8007114:	b570      	push	{r4, r5, r6, lr}
 8007116:	fba1 5402 	umull	r5, r4, r1, r2
 800711a:	b934      	cbnz	r4, 800712a <_calloc_r+0x16>
 800711c:	4629      	mov	r1, r5
 800711e:	f7ff f953 	bl	80063c8 <_malloc_r>
 8007122:	4606      	mov	r6, r0
 8007124:	b928      	cbnz	r0, 8007132 <_calloc_r+0x1e>
 8007126:	4630      	mov	r0, r6
 8007128:	bd70      	pop	{r4, r5, r6, pc}
 800712a:	220c      	movs	r2, #12
 800712c:	6002      	str	r2, [r0, #0]
 800712e:	2600      	movs	r6, #0
 8007130:	e7f9      	b.n	8007126 <_calloc_r+0x12>
 8007132:	462a      	mov	r2, r5
 8007134:	4621      	mov	r1, r4
 8007136:	f7fe f9eb 	bl	8005510 <memset>
 800713a:	e7f4      	b.n	8007126 <_calloc_r+0x12>

0800713c <__ascii_mbtowc>:
 800713c:	b082      	sub	sp, #8
 800713e:	b901      	cbnz	r1, 8007142 <__ascii_mbtowc+0x6>
 8007140:	a901      	add	r1, sp, #4
 8007142:	b142      	cbz	r2, 8007156 <__ascii_mbtowc+0x1a>
 8007144:	b14b      	cbz	r3, 800715a <__ascii_mbtowc+0x1e>
 8007146:	7813      	ldrb	r3, [r2, #0]
 8007148:	600b      	str	r3, [r1, #0]
 800714a:	7812      	ldrb	r2, [r2, #0]
 800714c:	1e10      	subs	r0, r2, #0
 800714e:	bf18      	it	ne
 8007150:	2001      	movne	r0, #1
 8007152:	b002      	add	sp, #8
 8007154:	4770      	bx	lr
 8007156:	4610      	mov	r0, r2
 8007158:	e7fb      	b.n	8007152 <__ascii_mbtowc+0x16>
 800715a:	f06f 0001 	mvn.w	r0, #1
 800715e:	e7f8      	b.n	8007152 <__ascii_mbtowc+0x16>

08007160 <__ascii_wctomb>:
 8007160:	4603      	mov	r3, r0
 8007162:	4608      	mov	r0, r1
 8007164:	b141      	cbz	r1, 8007178 <__ascii_wctomb+0x18>
 8007166:	2aff      	cmp	r2, #255	@ 0xff
 8007168:	d904      	bls.n	8007174 <__ascii_wctomb+0x14>
 800716a:	228a      	movs	r2, #138	@ 0x8a
 800716c:	601a      	str	r2, [r3, #0]
 800716e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007172:	4770      	bx	lr
 8007174:	700a      	strb	r2, [r1, #0]
 8007176:	2001      	movs	r0, #1
 8007178:	4770      	bx	lr
	...

0800717c <fiprintf>:
 800717c:	b40e      	push	{r1, r2, r3}
 800717e:	b503      	push	{r0, r1, lr}
 8007180:	4601      	mov	r1, r0
 8007182:	ab03      	add	r3, sp, #12
 8007184:	4805      	ldr	r0, [pc, #20]	@ (800719c <fiprintf+0x20>)
 8007186:	f853 2b04 	ldr.w	r2, [r3], #4
 800718a:	6800      	ldr	r0, [r0, #0]
 800718c:	9301      	str	r3, [sp, #4]
 800718e:	f7ff fd4b 	bl	8006c28 <_vfiprintf_r>
 8007192:	b002      	add	sp, #8
 8007194:	f85d eb04 	ldr.w	lr, [sp], #4
 8007198:	b003      	add	sp, #12
 800719a:	4770      	bx	lr
 800719c:	20000070 	.word	0x20000070

080071a0 <abort>:
 80071a0:	b508      	push	{r3, lr}
 80071a2:	2006      	movs	r0, #6
 80071a4:	f000 f82c 	bl	8007200 <raise>
 80071a8:	2001      	movs	r0, #1
 80071aa:	f7fa fb94 	bl	80018d6 <_exit>

080071ae <_raise_r>:
 80071ae:	291f      	cmp	r1, #31
 80071b0:	b538      	push	{r3, r4, r5, lr}
 80071b2:	4605      	mov	r5, r0
 80071b4:	460c      	mov	r4, r1
 80071b6:	d904      	bls.n	80071c2 <_raise_r+0x14>
 80071b8:	2316      	movs	r3, #22
 80071ba:	6003      	str	r3, [r0, #0]
 80071bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071c0:	bd38      	pop	{r3, r4, r5, pc}
 80071c2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80071c4:	b112      	cbz	r2, 80071cc <_raise_r+0x1e>
 80071c6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80071ca:	b94b      	cbnz	r3, 80071e0 <_raise_r+0x32>
 80071cc:	4628      	mov	r0, r5
 80071ce:	f000 f831 	bl	8007234 <_getpid_r>
 80071d2:	4622      	mov	r2, r4
 80071d4:	4601      	mov	r1, r0
 80071d6:	4628      	mov	r0, r5
 80071d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071dc:	f000 b818 	b.w	8007210 <_kill_r>
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d00a      	beq.n	80071fa <_raise_r+0x4c>
 80071e4:	1c59      	adds	r1, r3, #1
 80071e6:	d103      	bne.n	80071f0 <_raise_r+0x42>
 80071e8:	2316      	movs	r3, #22
 80071ea:	6003      	str	r3, [r0, #0]
 80071ec:	2001      	movs	r0, #1
 80071ee:	e7e7      	b.n	80071c0 <_raise_r+0x12>
 80071f0:	2100      	movs	r1, #0
 80071f2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80071f6:	4620      	mov	r0, r4
 80071f8:	4798      	blx	r3
 80071fa:	2000      	movs	r0, #0
 80071fc:	e7e0      	b.n	80071c0 <_raise_r+0x12>
	...

08007200 <raise>:
 8007200:	4b02      	ldr	r3, [pc, #8]	@ (800720c <raise+0xc>)
 8007202:	4601      	mov	r1, r0
 8007204:	6818      	ldr	r0, [r3, #0]
 8007206:	f7ff bfd2 	b.w	80071ae <_raise_r>
 800720a:	bf00      	nop
 800720c:	20000070 	.word	0x20000070

08007210 <_kill_r>:
 8007210:	b538      	push	{r3, r4, r5, lr}
 8007212:	4d07      	ldr	r5, [pc, #28]	@ (8007230 <_kill_r+0x20>)
 8007214:	2300      	movs	r3, #0
 8007216:	4604      	mov	r4, r0
 8007218:	4608      	mov	r0, r1
 800721a:	4611      	mov	r1, r2
 800721c:	602b      	str	r3, [r5, #0]
 800721e:	f7fa fb4a 	bl	80018b6 <_kill>
 8007222:	1c43      	adds	r3, r0, #1
 8007224:	d102      	bne.n	800722c <_kill_r+0x1c>
 8007226:	682b      	ldr	r3, [r5, #0]
 8007228:	b103      	cbz	r3, 800722c <_kill_r+0x1c>
 800722a:	6023      	str	r3, [r4, #0]
 800722c:	bd38      	pop	{r3, r4, r5, pc}
 800722e:	bf00      	nop
 8007230:	20000434 	.word	0x20000434

08007234 <_getpid_r>:
 8007234:	f7fa bb37 	b.w	80018a6 <_getpid>

08007238 <_init>:
 8007238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800723a:	bf00      	nop
 800723c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800723e:	bc08      	pop	{r3}
 8007240:	469e      	mov	lr, r3
 8007242:	4770      	bx	lr

08007244 <_fini>:
 8007244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007246:	bf00      	nop
 8007248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800724a:	bc08      	pop	{r3}
 800724c:	469e      	mov	lr, r3
 800724e:	4770      	bx	lr
