

================================================================
== Vitis HLS Report for 'compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Mon Jul 28 11:58:37 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_neighbor_tables
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.676 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       52|  15.000 ns|  0.260 us|    3|   52|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_23_1  |        1|       50|         2|          1|          1|  1 ~ 50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%csum_1 = alloca i32 1"   --->   Operation 6 'alloca' 'csum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %neightbor_table_offsets_temp, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table_offsets, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_degree_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%num_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_nodes"   --->   Operation 10 'read' 'num_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %csum_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 1, i31 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 15 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln23 = icmp_slt  i32 %i_cast, i32 %num_nodes_read" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 17 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc28.preheader.exitStub, void %for.inc.split" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 18 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i31 %i_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 19 'trunc' 'trunc_ln25' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln25, i2 0" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%add_ln25 = add i9 %shl_ln, i9 508" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 21 'add' 'add_ln25' <Predicate = (icmp_ln23)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln25, i32 2, i32 8" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 22 'partselect' 'lshr_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %lshr_ln" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 23 'zext' 'zext_ln25' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_degree_table_addr = getelementptr i32 %in_degree_table, i64 0, i64 %zext_ln25" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 24 'getelementptr' 'in_degree_table_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.60ns)   --->   "%in_degree_table_load = load i7 %in_degree_table_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 25 'load' 'in_degree_table_load' <Predicate = (icmp_ln23)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 26 [1/1] (0.87ns)   --->   "%add_ln23 = add i31 %i_2, i31 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 26 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln23 = store i31 %add_ln23, i31 %i" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 27 'store' 'store_ln23' <Predicate = (icmp_ln23)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.67>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%csum_1_load = load i32 %csum_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 28 'load' 'csum_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_cast2 = zext i31 %i_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 29 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 50, i64 25" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:24]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 31 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (0.60ns)   --->   "%in_degree_table_load = load i7 %in_degree_table_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 32 'load' 'in_degree_table_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 33 [1/1] (0.88ns)   --->   "%csum = add i32 %in_degree_table_load, i32 %csum_1_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 33 'add' 'csum' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%neighbor_table_offsets_addr = getelementptr i32 %neighbor_table_offsets, i64 0, i64 %i_cast2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:26]   --->   Operation 34 'getelementptr' 'neighbor_table_offsets_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.60ns)   --->   "%store_ln26 = store i32 %csum, i7 %neighbor_table_offsets_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:26]   --->   Operation 35 'store' 'store_ln26' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_addr = getelementptr i32 %neightbor_table_offsets_temp, i64 0, i64 %i_cast2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 36 'getelementptr' 'neightbor_table_offsets_temp_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.19ns)   --->   "%store_ln27 = store i32 %csum, i7 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 37 'store' 'store_ln27' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %csum, i32 %csum_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 38 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 39 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_degree_table]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ neighbor_table_offsets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ neightbor_table_offsets_temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                 (alloca           ) [ 010]
csum_1                            (alloca           ) [ 011]
specmemcore_ln0                   (specmemcore      ) [ 000]
specinterface_ln0                 (specinterface    ) [ 000]
specinterface_ln0                 (specinterface    ) [ 000]
num_nodes_read                    (read             ) [ 000]
store_ln0                         (store            ) [ 000]
store_ln0                         (store            ) [ 000]
br_ln0                            (br               ) [ 000]
i_2                               (load             ) [ 011]
i_cast                            (zext             ) [ 000]
specpipeline_ln0                  (specpipeline     ) [ 000]
icmp_ln23                         (icmp             ) [ 010]
br_ln23                           (br               ) [ 000]
trunc_ln25                        (trunc            ) [ 000]
shl_ln                            (bitconcatenate   ) [ 000]
add_ln25                          (add              ) [ 000]
lshr_ln                           (partselect       ) [ 000]
zext_ln25                         (zext             ) [ 000]
in_degree_table_addr              (getelementptr    ) [ 011]
add_ln23                          (add              ) [ 000]
store_ln23                        (store            ) [ 000]
csum_1_load                       (load             ) [ 000]
i_cast2                           (zext             ) [ 000]
speclooptripcount_ln24            (speclooptripcount) [ 000]
specloopname_ln23                 (specloopname     ) [ 000]
in_degree_table_load              (load             ) [ 000]
csum                              (add              ) [ 000]
neighbor_table_offsets_addr       (getelementptr    ) [ 000]
store_ln26                        (store            ) [ 000]
neightbor_table_offsets_temp_addr (getelementptr    ) [ 000]
store_ln27                        (store            ) [ 000]
store_ln23                        (store            ) [ 000]
br_ln23                           (br               ) [ 000]
ret_ln0                           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_nodes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_nodes"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_degree_table">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_degree_table"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="neighbor_table_offsets">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_table_offsets"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="neightbor_table_offsets_temp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neightbor_table_offsets_temp"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="csum_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="csum_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="num_nodes_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_nodes_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="in_degree_table_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_degree_table_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_degree_table_load/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="neighbor_table_offsets_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="31" slack="0"/>
<pin id="93" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neighbor_table_offsets_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln26_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="neightbor_table_offsets_temp_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="31" slack="0"/>
<pin id="106" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neightbor_table_offsets_temp_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln27_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="7" slack="0"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="117" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="31" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_2_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="31" slack="0"/>
<pin id="131" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="31" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln23_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln25_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="shl_ln_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="0"/>
<pin id="148" dir="0" index="1" bw="7" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln25_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="3" slack="0"/>
<pin id="157" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="lshr_ln_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="9" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="5" slack="0"/>
<pin id="165" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln25_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln23_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="31" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln23_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="0"/>
<pin id="183" dir="0" index="1" bw="31" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="csum_1_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="csum_1_load/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_cast2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="31" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="csum_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="csum/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln23_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="0"/>
<pin id="209" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="214" class="1005" name="csum_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="csum_1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="1"/>
<pin id="223" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="in_degree_table_addr_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="1"/>
<pin id="231" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_degree_table_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="48" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="102" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="70" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="129" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="154" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="173"><net_src comp="160" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="179"><net_src comp="129" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="189" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="198"><net_src comp="83" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="186" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="201"><net_src comp="194" pin="2"/><net_sink comp="109" pin=4"/></net>

<net id="206"><net_src comp="194" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="62" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="217"><net_src comp="66" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="224"><net_src comp="129" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="232"><net_src comp="76" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: neighbor_table_offsets | {2 }
	Port: neightbor_table_offsets_temp | {2 }
 - Input state : 
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1 : num_nodes | {1 }
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1 : in_degree_table | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		i_cast : 2
		icmp_ln23 : 3
		br_ln23 : 4
		trunc_ln25 : 2
		shl_ln : 3
		add_ln25 : 4
		lshr_ln : 5
		zext_ln25 : 6
		in_degree_table_addr : 7
		in_degree_table_load : 8
		add_ln23 : 2
		store_ln23 : 3
	State 2
		csum : 1
		neighbor_table_offsets_addr : 1
		store_ln26 : 2
		neightbor_table_offsets_temp_addr : 1
		store_ln27 : 2
		store_ln23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln25_fu_154      |    0    |    16   |
|    add   |      add_ln23_fu_175      |    0    |    38   |
|          |        csum_fu_194        |    0    |    39   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln23_fu_136     |    0    |    20   |
|----------|---------------------------|---------|---------|
|   read   | num_nodes_read_read_fu_70 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       i_cast_fu_132       |    0    |    0    |
|   zext   |      zext_ln25_fu_170     |    0    |    0    |
|          |       i_cast2_fu_189      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln25_fu_142     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_146       |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|       lshr_ln_fu_160      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   113   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       csum_1_reg_214       |   32   |
|         i_2_reg_221        |   31   |
|          i_reg_207         |   31   |
|in_degree_table_addr_reg_229|    7   |
+----------------------------+--------+
|            Total           |   101  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   113  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   101  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   101  |   122  |
+-----------+--------+--------+--------+
