# Copyright (c) 2011-2024 Columbia University, System Level Design Group
# SPDX-License-Identifier: Apache-2.0


### Include paths ###
INCDIR += $(DESIGN_PATH)
INCDIR += $(DESIGN_PATH)/$(GRLIB_CFG_BUILD)
INCDIR += $(DESIGN_PATH)/$(ESP_CFG_BUILD)
INCDIR += $(THIRDPARTY_INCDIR)
INCDIR += $(ESP_ROOT)/rtl/caches/esp-caches/common/defs

## VHDL Packages
SIM_VHDL_PKGS += $(SOCKETGEN_VHDL_RTL_PKGS)
SIM_VHDL_PKGS += $(foreach f, $(shell strings $(FLISTS)/vhdl_pkgs.flist), $(ESP_ROOT)/rtl/$(f))
SIM_VHDL_PKGS += $(THIRDPARTY_VHDL_PKGS)
SIM_VHDL_PKGS += $(TOP_VHDL_RTL_PKGS) $(TOP_VHDL_SIM_PKGS)

VHDL_PKGS += $(SOCKETGEN_VHDL_RTL_PKGS)
VHDL_PKGS += $(foreach f, $(shell strings $(FLISTS)/vhdl_pkgs.flist), $(if $(findstring rtl/sim, $(f)),, $(ESP_ROOT)/rtl/$(f)))
VHDL_PKGS += $(THIRDPARTY_VHDL_PKGS)
VHDL_PKGS += $(TOP_VHDL_RTL_PKGS)

## VHDL Source
VHDL_SRCS += $(foreach f, $(shell strings $(FLISTS)/vhdl.flist), $(ESP_ROOT)/rtl/$(f))
VHDL_SRCS += $(foreach f, $(shell strings $(FLISTS)/cores_vhdl.flist), $(if $(findstring cores/$(CPU_ARCH), $(f)), $(ESP_ROOT)/rtl/$(f),))

ifeq ($(TECHLIB), inferred)
VHDL_SRCS += $(foreach f, $(shell strings $(FLISTS)/techmap_vhdl.flist), $(if $(findstring techmap/$(TECHLIB), $(f)), $(ESP_ROOT)/rtl/$(f),))
else ifeq ($(TECH_TYPE), asic)
VHDL_SRCS += $(foreach f, $(shell strings $(FLISTS)/techmap_vhdl.flist), $(if $(findstring techmap/asic, $(f)), $(ESP_ROOT)/rtl/$(f),))
else
VHDL_SRCS += $(foreach f, $(shell strings $(FLISTS)/techmap_vhdl.flist), $(if $(findstring techmap/$(TECHLIB), $(f)), $(ESP_ROOT)/rtl/$(f),))
endif

VHDL_SRCS += $(shell (find $(ESP_ROOT)/tech/$(TECHLIB)/ -name "*.vhd" ))
VHDL_SRCS += $(THIRDPARTY_VHDL)
VHDL_SRCS += $(TOP_VHDL_RTL_SRCS)

SIM_VHDL_SRCS += $(VHDL_SRCS)
ifeq ($(filter $(TECHLIB),$(FPGALIBS)),)
# ADD FPGA techlib to simulation files
SIM_VHDL_SRCS += $(foreach f, $(shell strings $(FLISTS)/techmap_vhdl.flist), $(if $(findstring techmap/$(FPGA_TECHLIB), $(f)), $(ESP_ROOT)/rtl/$(f),))
endif
SIM_VHDL_SRCS += $(foreach f, $(shell strings $(FLISTS)/sim_vhdl.flist), $(ESP_ROOT)/rtl/$(f))
SIM_VHDL_SRCS += $(TOP_VHDL_SIM_SRCS)

## Verilog Source
RTL_TECH_FOLDERS = $(shell ls -d $(ESP_ROOT)/tech/$(TECHLIB)/*/)

VLOG_SRCS += $(foreach f, $(shell strings $(FLISTS)/vlog.flist), $(ESP_ROOT)/rtl/$(f))
VLOG_SRCS += $(foreach f, $(shell strings $(FLISTS)/cores_vlog.flist), $(if $(findstring cores/$(CPU_ARCH), $(f)), $(ESP_ROOT)/rtl/$(f),))

ifeq ($(TECHLIB), inferred)
VLOG_SRCS += $(foreach f, $(shell strings $(FLISTS)/techmap_vlog.flist), $(if $(findstring techmap/$(TECHLIB), $(f)), $(ESP_ROOT)/rtl/$(f),))
else ifeq ($(TECH_TYPE), asic)
VLOG_SRCS += $(foreach f, $(shell strings $(FLISTS)/techmap_vlog.flist), $(if $(findstring techmap/asic, $(f)), $(ESP_ROOT)/rtl/$(f),))
else
VLOG_SRCS += $(foreach f, $(shell strings $(FLISTS)/techmap_vlog.flist), $(if $(findstring techmap/$(TECHLIB), $(f)), $(ESP_ROOT)/rtl/$(f),))
endif

VLOG_SRCS += $(foreach f, $(RTL_TECH_FOLDERS), $(shell (find $(f) -name "*.v")))
VLOG_SRCS += $(foreach f, $(RTL_TECH_FOLDERS), $(shell (find $(f) -name "*.sv")))
VLOG_SRCS += $(THIRDPARTY_VLOG) $(THIRDPARTY_SVLOG)
VLOG_SRCS += $(TOP_VLOG_RTL_SRCS)

SIM_VLOG_SRCS += $(VLOG_SRCS)
SIM_VLOG_SRCS += $(foreach f, $(shell strings $(FLISTS)/sim_vlog.flist), $(ESP_ROOT)/rtl/$(f))

ifeq ($(TECHLIB), inferred)
SIM_VLOG_SRCS += $(shell (find $(ESP_ROOT)/rtl/sim/$(TECHLIB)/verilog/ -name "*.v" ))
else ifeq ($(TECH_TYPE), asic)
SIM_VLOG_SRCS += $(shell (find $(ESP_ROOT)/rtl/sim/asic/verilog/ -name "*.v" ))
else
SIM_VLOG_SRCS += $(shell (find $(ESP_ROOT)/rtl/sim/$(TECHLIB)/verilog/ -name "*.v" ))
endif

ifeq ($(TECHLIB), inferred)
SIM_VLOG_SRCS += $(shell (find $(ESP_ROOT)/rtl/sim/$(TECHLIB)/verilog/ -name "*.sv" ))
else ifeq ($(TECH_TYPE), asic)
SIM_VLOG_SRCS += $(shell (find $(ESP_ROOT)/rtl/sim/asic/verilog/ -name "*.sv" ))
else
SIM_VLOG_SRCS += $(shell (find $(ESP_ROOT)/rtl/sim/$(TECHLIB)/verilog/ -name "*.sv" ))
endif

SIM_VLOG_SRCS += $(TOP_VLOG_SIM_SRCS)

## Vivado HLS generated files
IP_XCI_SRCS  = $(shell (find $(ESP_ROOT)/tech/$(TECHLIB) -name "*.xci" ))
DAT_SRCS = $(shell (find $(ESP_ROOT)/tech/$(TECHLIB)/ -name "*.dat" ))


### Check if files lists changed ###
ALL_SIM_SRCS  = $(SIM_VHDL_PKGS) $(SIM_VHDL_SRCS) $(SIM_VLOG_SRCS) $(IP_XCI_SRCS) $(DAT_SRCS)
ALL_RTL_SRCS  = $(VHDL_PKGS) $(VHDL_SRCS) $(VLOG_SRCS) $(IP_XCI_SRCS) $(DAT_SRCS)

$(RTL_CFG_BUILD):
	$(QUIET_MKDIR)mkdir -p $(RTL_CFG_BUILD)

techmap_flist:
	$(shell cd $(ESP_ROOT)/rtl ; (find -L techmap/ -not \( -path techmap/unisim -prune \) \
                -not \( -path techmap/maps -prune \) -not \( -path techmap/inferred -prune \)  -name "*.vhd") > $(ESP_ROOT)/utils/flist/techmap_vhdl.flist ; \
		(find -L techmap/ -not \( -path techmap/unisim -prune \) -name "*.v") > $(ESP_ROOT)/utils/flist/techmap_vlog.flist ; \
		(find -L techmap/ -not \( -path techmap/unisim -prune \) -name "*.sv") >> $(ESP_ROOT)/utils/flist/techmap_vlog.flist  ; cd $(ESP_ROOT)/../$(PROJECT_NAME) )


check_all_srcs: $(GRLIB_CFG_BUILD)/grlib_config.vhd $(ESP_CFG_BUILD)/socmap.vhd socketgen $(ESP_CFG_BUILD)/plic_regmap.sv techmap_flist $(RTL_CFG_BUILD)
	@echo $(ALL_SIM_SRCS) > $@.new; \
	if test -f $(RTL_CFG_BUILD)/$@.old; then \
		/usr/bin/diff -q $(RTL_CFG_BUILD)/$@.old $@.new > /dev/null; \
		if [ $$? -eq 0 ]; then \
			rm $@.new; \
		else \
			rm -rf modelsim/work; \
			rm -rf modelsim/vsim.mk; \
			mv $@.new $(RTL_CFG_BUILD)/$@.old; \
		fi; \
	else \
		rm -rf modelsim/work; \
		rm -rf modelsim/vsim.mk; \
		mv $@.new $(RTL_CFG_BUILD)/$@.old; \
	fi;

check_all_srcs-distclean:
	$(QUIET_CLEAN)rm -rf $(RTL_CFG_BUILD)/check_all_srcs.old

.PHONY: check_all_srcs check_all_srcs-distclean

check_all_rtl_srcs: $(GRLIB_CFG_BUILD)/grlib_config.vhd $(ESP_CFG_BUILD)/socmap.vhd socketgen $(ESP_CFG_BUILD)/plic_regmap.sv techmap_flist $(RTL_CFG_BUILD)
	@echo $(ALL_RTL_SRCS) > $@.new; \
	if test -f $@.old; then \
		/usr/bin/diff -q $(RTL_CFG_BUILD)/$@.old $@.new > /dev/null; \
		if [ $$? -eq 0 ]; then \
			rm $@.new; \
		else \
			mv $@.new $(RTL_CFG_BUILD)/$@.old; \
		fi; \
	else \
		mv $@.new $(RTL_CFG_BUILD)/$@.old; \
	fi;

check_all_rtl_srcs-distclean:
	$(QUIET_CLEAN)rm -rf $(RTL_CFG_BUILD)/check_all_rtl_srcs.old

check_srcs-distclean:
	$(QUIET_CLEAN)rm -rf $(RTL_CFG_BUILD)

.PHONY: check_all_rtl_srcs check_all_rtl_srcs-distclean check_srcs-distclean
