Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug  5 17:57:05 2021
| Host         : LAPTOP-0MB8ALMH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MIPS_SZJ_TOP_timing_summary_routed.rpt -pb MIPS_SZJ_TOP_timing_summary_routed.pb -rpx MIPS_SZJ_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPS_SZJ_TOP
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_Rs_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_Rs_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_Rs_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_Rs_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_ins_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_ins_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_ins_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_ins_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_ins_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_ins_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_ins_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_ins_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_ins_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m_cpu_mips32/stage_EXE_ins_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m_cpu_mips32/stage_ID_ins_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m_cpu_mips32/stage_ID_ins_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m_cpu_mips32/stage_ID_ins_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m_cpu_mips32/stage_ID_ins_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m_cpu_mips32/stage_ID_ins_reg[31]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.552        0.000                      0                 2621        0.095        0.000                      0                 2621        9.500        0.000                       0                  1396  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_50M  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M             6.552        0.000                      0                 2621        0.095        0.000                      0                 2621        9.500        0.000                       0                  1396  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack        6.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/stage_WB_mem_data_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_50M fall@10.000ns)
  Data Path Delay:        3.249ns  (logic 2.125ns (65.399%)  route 1.124ns (34.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.816ns = ( 14.816 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   10.000    10.000 f  
    K21                                               0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827    13.221    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.302 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.514    14.816    m_cpu_mips32/u_datamem/BaseRAM_reg_0
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      2.125    16.941 r  m_cpu_mips32/u_datamem/BaseRAM_reg/DOBDO[27]
                         net (fo=1, routed)           1.124    18.065    m_cpu_mips32/stage_MEM_mem_data_out[27]
    SLICE_X11Y180        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.366    24.505    m_cpu_mips32/CLK100MHZ
    SLICE_X11Y180        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[27]/C
                         clock pessimism              0.228    24.733    
                         clock uncertainty           -0.035    24.698    
    SLICE_X11Y180        FDRE (Setup_fdre_C_D)       -0.081    24.617    m_cpu_mips32/stage_WB_mem_data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         24.617    
                         arrival time                         -18.065    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/stage_WB_mem_data_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_50M fall@10.000ns)
  Data Path Delay:        3.250ns  (logic 2.125ns (65.385%)  route 1.125ns (34.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 24.499 - 20.000 ) 
    Source Clock Delay      (SCD):    4.816ns = ( 14.816 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   10.000    10.000 f  
    K21                                               0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827    13.221    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.302 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.514    14.816    m_cpu_mips32/u_datamem/BaseRAM_reg_0
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      2.125    16.941 r  m_cpu_mips32/u_datamem/BaseRAM_reg/DOBDO[31]
                         net (fo=1, routed)           1.125    18.066    m_cpu_mips32/stage_MEM_mem_data_out[31]
    SLICE_X13Y174        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.360    24.499    m_cpu_mips32/CLK100MHZ
    SLICE_X13Y174        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[31]/C
                         clock pessimism              0.228    24.727    
                         clock uncertainty           -0.035    24.692    
    SLICE_X13Y174        FDRE (Setup_fdre_C_D)       -0.074    24.618    m_cpu_mips32/stage_WB_mem_data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         24.618    
                         arrival time                         -18.066    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/stage_WB_mem_data_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_50M fall@10.000ns)
  Data Path Delay:        3.244ns  (logic 2.125ns (65.510%)  route 1.119ns (34.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 24.502 - 20.000 ) 
    Source Clock Delay      (SCD):    4.816ns = ( 14.816 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   10.000    10.000 f  
    K21                                               0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827    13.221    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.302 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.514    14.816    m_cpu_mips32/u_datamem/BaseRAM_reg_0
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.125    16.941 r  m_cpu_mips32/u_datamem/BaseRAM_reg/DOBDO[21]
                         net (fo=1, routed)           1.119    18.059    m_cpu_mips32/stage_MEM_mem_data_out[21]
    SLICE_X13Y172        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.363    24.502    m_cpu_mips32/CLK100MHZ
    SLICE_X13Y172        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[21]/C
                         clock pessimism              0.228    24.730    
                         clock uncertainty           -0.035    24.695    
    SLICE_X13Y172        FDRE (Setup_fdre_C_D)       -0.075    24.620    m_cpu_mips32/stage_WB_mem_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         24.620    
                         arrival time                         -18.059    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/stage_WB_mem_data_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_50M fall@10.000ns)
  Data Path Delay:        3.265ns  (logic 2.125ns (65.094%)  route 1.140ns (34.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 24.502 - 20.000 ) 
    Source Clock Delay      (SCD):    4.816ns = ( 14.816 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   10.000    10.000 f  
    K21                                               0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827    13.221    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.302 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.514    14.816    m_cpu_mips32/u_datamem/BaseRAM_reg_0
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      2.125    16.941 r  m_cpu_mips32/u_datamem/BaseRAM_reg/DOBDO[29]
                         net (fo=1, routed)           1.140    18.080    m_cpu_mips32/stage_MEM_mem_data_out[29]
    SLICE_X8Y177         FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.363    24.502    m_cpu_mips32/CLK100MHZ
    SLICE_X8Y177         FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[29]/C
                         clock pessimism              0.228    24.730    
                         clock uncertainty           -0.035    24.695    
    SLICE_X8Y177         FDRE (Setup_fdre_C_D)       -0.027    24.668    m_cpu_mips32/stage_WB_mem_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         24.668    
                         arrival time                         -18.080    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/stage_WB_mem_data_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_50M fall@10.000ns)
  Data Path Delay:        3.126ns  (logic 2.125ns (67.987%)  route 1.001ns (32.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 24.499 - 20.000 ) 
    Source Clock Delay      (SCD):    4.816ns = ( 14.816 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   10.000    10.000 f  
    K21                                               0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827    13.221    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.302 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.514    14.816    m_cpu_mips32/u_datamem/BaseRAM_reg_0
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.125    16.941 r  m_cpu_mips32/u_datamem/BaseRAM_reg/DOBDO[25]
                         net (fo=1, routed)           1.001    17.941    m_cpu_mips32/stage_MEM_mem_data_out[25]
    SLICE_X13Y174        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.360    24.499    m_cpu_mips32/CLK100MHZ
    SLICE_X13Y174        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[25]/C
                         clock pessimism              0.228    24.727    
                         clock uncertainty           -0.035    24.692    
    SLICE_X13Y174        FDRE (Setup_fdre_C_D)       -0.081    24.611    m_cpu_mips32/stage_WB_mem_data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         24.611    
                         arrival time                         -17.941    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/stage_WB_mem_data_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_50M fall@10.000ns)
  Data Path Delay:        3.126ns  (logic 2.125ns (67.985%)  route 1.001ns (32.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 24.500 - 20.000 ) 
    Source Clock Delay      (SCD):    4.816ns = ( 14.816 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   10.000    10.000 f  
    K21                                               0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827    13.221    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.302 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.514    14.816    m_cpu_mips32/u_datamem/BaseRAM_reg_0
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.125    16.941 r  m_cpu_mips32/u_datamem/BaseRAM_reg/DOBDO[24]
                         net (fo=1, routed)           1.001    17.941    m_cpu_mips32/stage_MEM_mem_data_out[24]
    SLICE_X8Y173         FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.361    24.500    m_cpu_mips32/CLK100MHZ
    SLICE_X8Y173         FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[24]/C
                         clock pessimism              0.244    24.744    
                         clock uncertainty           -0.035    24.709    
    SLICE_X8Y173         FDRE (Setup_fdre_C_D)       -0.027    24.682    m_cpu_mips32/stage_WB_mem_data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         24.682    
                         arrival time                         -17.941    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/stage_WB_mem_data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_50M fall@10.000ns)
  Data Path Delay:        3.043ns  (logic 2.125ns (69.827%)  route 0.918ns (30.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 24.500 - 20.000 ) 
    Source Clock Delay      (SCD):    4.816ns = ( 14.816 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   10.000    10.000 f  
    K21                                               0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827    13.221    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.302 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.514    14.816    m_cpu_mips32/u_datamem/BaseRAM_reg_0
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      2.125    16.941 r  m_cpu_mips32/u_datamem/BaseRAM_reg/DOBDO[28]
                         net (fo=1, routed)           0.918    17.859    m_cpu_mips32/stage_MEM_mem_data_out[28]
    SLICE_X8Y173         FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.361    24.500    m_cpu_mips32/CLK100MHZ
    SLICE_X8Y173         FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[28]/C
                         clock pessimism              0.244    24.744    
                         clock uncertainty           -0.035    24.709    
    SLICE_X8Y173         FDRE (Setup_fdre_C_D)       -0.039    24.670    m_cpu_mips32/stage_WB_mem_data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         24.670    
                         arrival time                         -17.859    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/stage_WB_mem_data_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_50M fall@10.000ns)
  Data Path Delay:        3.009ns  (logic 2.125ns (70.620%)  route 0.884ns (29.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.816ns = ( 14.816 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   10.000    10.000 f  
    K21                                               0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827    13.221    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.302 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.514    14.816    m_cpu_mips32/u_datamem/BaseRAM_reg_0
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.125    16.941 r  m_cpu_mips32/u_datamem/BaseRAM_reg/DOBDO[22]
                         net (fo=1, routed)           0.884    17.825    m_cpu_mips32/stage_MEM_mem_data_out[22]
    SLICE_X13Y169        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.366    24.505    m_cpu_mips32/CLK100MHZ
    SLICE_X13Y169        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[22]/C
                         clock pessimism              0.228    24.733    
                         clock uncertainty           -0.035    24.698    
    SLICE_X13Y169        FDRE (Setup_fdre_C_D)       -0.059    24.639    m_cpu_mips32/stage_WB_mem_data_out_reg[22]
  -------------------------------------------------------------------
                         required time                         24.639    
                         arrival time                         -17.825    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/stage_WB_mem_data_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_50M fall@10.000ns)
  Data Path Delay:        2.979ns  (logic 2.125ns (71.323%)  route 0.854ns (28.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 24.504 - 20.000 ) 
    Source Clock Delay      (SCD):    4.816ns = ( 14.816 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   10.000    10.000 f  
    K21                                               0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827    13.221    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.302 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.514    14.816    m_cpu_mips32/u_datamem/BaseRAM_reg_0
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[30])
                                                      2.125    16.941 r  m_cpu_mips32/u_datamem/BaseRAM_reg/DOBDO[30]
                         net (fo=1, routed)           0.854    17.795    m_cpu_mips32/stage_MEM_mem_data_out[30]
    SLICE_X10Y170        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.365    24.504    m_cpu_mips32/CLK100MHZ
    SLICE_X10Y170        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[30]/C
                         clock pessimism              0.228    24.732    
                         clock uncertainty           -0.035    24.697    
    SLICE_X10Y170        FDRE (Setup_fdre_C_D)       -0.039    24.658    m_cpu_mips32/stage_WB_mem_data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         24.658    
                         arrival time                         -17.795    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/stage_WB_mem_data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_50M fall@10.000ns)
  Data Path Delay:        2.934ns  (logic 2.125ns (72.415%)  route 0.809ns (27.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 24.502 - 20.000 ) 
    Source Clock Delay      (SCD):    4.816ns = ( 14.816 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   10.000    10.000 f  
    K21                                               0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827    13.221    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.302 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.514    14.816    m_cpu_mips32/u_datamem/BaseRAM_reg_0
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.125    16.941 r  m_cpu_mips32/u_datamem/BaseRAM_reg/DOBDO[20]
                         net (fo=1, routed)           0.809    17.750    m_cpu_mips32/stage_MEM_mem_data_out[20]
    SLICE_X13Y172        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        1.363    24.502    m_cpu_mips32/CLK100MHZ
    SLICE_X13Y172        FDRE                                         r  m_cpu_mips32/stage_WB_mem_data_out_reg[20]/C
                         clock pessimism              0.228    24.730    
                         clock uncertainty           -0.035    24.695    
    SLICE_X13Y172        FDRE (Setup_fdre_C_D)       -0.063    24.632    m_cpu_mips32/stage_WB_mem_data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         24.632    
                         arrival time                         -17.750    
  -------------------------------------------------------------------
                         slack                                  6.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 m_cpu_mips32/stage_MEM_B_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.566%)  route 0.162ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.616     1.563    m_cpu_mips32/CLK100MHZ
    SLICE_X9Y168         FDRE                                         r  m_cpu_mips32/stage_MEM_B_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y168         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  m_cpu_mips32/stage_MEM_B_reg[18]/Q
                         net (fo=1, routed)           0.162     1.866    m_cpu_mips32/u_datamem/BaseRAM_reg_1[18]
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.924     2.122    m_cpu_mips32/u_datamem/CLK100MHZ
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKARDCLK
                         clock pessimism             -0.506     1.615    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     1.770    m_cpu_mips32/u_datamem/BaseRAM_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 m_cpu_mips32/stage_MEM_B_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.219%)  route 0.163ns (49.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.615     1.562    m_cpu_mips32/CLK100MHZ
    SLICE_X10Y169        FDRE                                         r  m_cpu_mips32/stage_MEM_B_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDRE (Prop_fdre_C_Q)         0.164     1.726 r  m_cpu_mips32/stage_MEM_B_reg[17]/Q
                         net (fo=1, routed)           0.163     1.888    m_cpu_mips32/u_datamem/BaseRAM_reg_1[17]
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.924     2.122    m_cpu_mips32/u_datamem/CLK100MHZ
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKARDCLK
                         clock pessimism             -0.484     1.637    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     1.792    m_cpu_mips32/u_datamem/BaseRAM_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 m_cpu_mips32/stage_MEM_B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.148ns (58.456%)  route 0.105ns (41.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.616     1.563    m_cpu_mips32/CLK100MHZ
    SLICE_X8Y168         FDRE                                         r  m_cpu_mips32/stage_MEM_B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.148     1.711 r  m_cpu_mips32/stage_MEM_B_reg[5]/Q
                         net (fo=1, routed)           0.105     1.816    m_cpu_mips32/u_datamem/BaseRAM_reg_1[5]
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.924     2.122    m_cpu_mips32/u_datamem/CLK100MHZ
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKARDCLK
                         clock pessimism             -0.506     1.615    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.102     1.717    m_cpu_mips32/u_datamem/BaseRAM_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 m_cpu_mips32/stage_MEM_B_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.148ns (58.336%)  route 0.106ns (41.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.616     1.563    m_cpu_mips32/CLK100MHZ
    SLICE_X8Y168         FDRE                                         r  m_cpu_mips32/stage_MEM_B_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.148     1.711 r  m_cpu_mips32/stage_MEM_B_reg[7]/Q
                         net (fo=1, routed)           0.106     1.816    m_cpu_mips32/u_datamem/BaseRAM_reg_1[7]
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.924     2.122    m_cpu_mips32/u_datamem/CLK100MHZ
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKARDCLK
                         clock pessimism             -0.506     1.615    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.101     1.716    m_cpu_mips32/u_datamem/BaseRAM_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 m_cpu_mips32/stage_MEM_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.148ns (58.462%)  route 0.105ns (41.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.618     1.565    m_cpu_mips32/CLK100MHZ
    SLICE_X8Y166         FDRE                                         r  m_cpu_mips32/stage_MEM_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.148     1.713 r  m_cpu_mips32/stage_MEM_B_reg[6]/Q
                         net (fo=1, routed)           0.105     1.818    m_cpu_mips32/u_datamem/BaseRAM_reg_1[6]
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.924     2.122    m_cpu_mips32/u_datamem/CLK100MHZ
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKARDCLK
                         clock pessimism             -0.506     1.615    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.102     1.717    m_cpu_mips32/u_datamem/BaseRAM_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 m_cpu_mips32/stage_MEM_B_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.148ns (58.408%)  route 0.105ns (41.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.618     1.565    m_cpu_mips32/CLK100MHZ
    SLICE_X8Y166         FDRE                                         r  m_cpu_mips32/stage_MEM_B_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.148     1.713 r  m_cpu_mips32/stage_MEM_B_reg[8]/Q
                         net (fo=1, routed)           0.105     1.818    m_cpu_mips32/u_datamem/BaseRAM_reg_1[8]
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.924     2.122    m_cpu_mips32/u_datamem/CLK100MHZ
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKARDCLK
                         clock pessimism             -0.506     1.615    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.102     1.717    m_cpu_mips32/u_datamem/BaseRAM_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 m_cpu_mips32/stage_MEM_B_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.744%)  route 0.159ns (49.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.617     1.564    m_cpu_mips32/CLK100MHZ
    SLICE_X8Y167         FDRE                                         r  m_cpu_mips32/stage_MEM_B_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.164     1.728 r  m_cpu_mips32/stage_MEM_B_reg[14]/Q
                         net (fo=1, routed)           0.159     1.887    m_cpu_mips32/u_datamem/BaseRAM_reg_1[14]
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.924     2.122    m_cpu_mips32/u_datamem/CLK100MHZ
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKARDCLK
                         clock pessimism             -0.506     1.615    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     1.770    m_cpu_mips32/u_datamem/BaseRAM_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 m_cpu_mips32/stage_MEM_B_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.412%)  route 0.161ns (49.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.617     1.564    m_cpu_mips32/CLK100MHZ
    SLICE_X8Y167         FDRE                                         r  m_cpu_mips32/stage_MEM_B_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.164     1.728 r  m_cpu_mips32/stage_MEM_B_reg[10]/Q
                         net (fo=1, routed)           0.161     1.889    m_cpu_mips32/u_datamem/BaseRAM_reg_1[10]
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.924     2.122    m_cpu_mips32/u_datamem/CLK100MHZ
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKARDCLK
                         clock pessimism             -0.506     1.615    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.770    m_cpu_mips32/u_datamem/BaseRAM_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 m_cpu_mips32/stage_MEM_B_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.412%)  route 0.161ns (49.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.618     1.565    m_cpu_mips32/CLK100MHZ
    SLICE_X8Y166         FDRE                                         r  m_cpu_mips32/stage_MEM_B_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.164     1.729 r  m_cpu_mips32/stage_MEM_B_reg[20]/Q
                         net (fo=1, routed)           0.161     1.890    m_cpu_mips32/u_datamem/BaseRAM_reg_1[20]
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.924     2.122    m_cpu_mips32/u_datamem/CLK100MHZ
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKARDCLK
                         clock pessimism             -0.506     1.615    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     1.770    m_cpu_mips32/u_datamem/BaseRAM_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m_cpu_mips32/stage_MEM_B_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.149%)  route 0.163ns (49.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.618     1.565    m_cpu_mips32/CLK100MHZ
    SLICE_X8Y166         FDRE                                         r  m_cpu_mips32/stage_MEM_B_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.164     1.729 r  m_cpu_mips32/stage_MEM_B_reg[12]/Q
                         net (fo=1, routed)           0.163     1.892    m_cpu_mips32/u_datamem/BaseRAM_reg_1[12]
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1395, routed)        0.924     2.122    m_cpu_mips32/u_datamem/CLK100MHZ
    RAMB36_X0Y33         RAMB36E1                                     r  m_cpu_mips32/u_datamem/BaseRAM_reg/CLKARDCLK
                         clock pessimism             -0.506     1.615    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.770    m_cpu_mips32/u_datamem/BaseRAM_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y33    m_cpu_mips32/u_datamem/BaseRAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y33    m_cpu_mips32/u_datamem/BaseRAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y167    m_cpu_mips32/stage_EXE_B_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y162    m_cpu_mips32/stage_EXE_B_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y161   m_cpu_mips32/stage_EXE_B_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y162   m_cpu_mips32/stage_EXE_B_reg[9]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X5Y186    m_cpu_mips32/stage_EXE_Rd_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X5Y186    m_cpu_mips32/stage_EXE_Rd_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X5Y186    m_cpu_mips32/stage_EXE_Rd_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y181   m_cpu_mips32/u_gpr/GPR_reg[17][20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y181   m_cpu_mips32/u_gpr/GPR_reg[17][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y181   m_cpu_mips32/u_gpr/GPR_reg[17][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y161    m_cpu_mips32/u_gpr/GPR_reg[23][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y161    m_cpu_mips32/u_gpr/GPR_reg[23][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y160    m_cpu_mips32/u_gpr/GPR_reg[9][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y160    m_cpu_mips32/u_gpr/GPR_reg[9][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y170   m_cpu_mips32/u_gpr/GPR_reg[24][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y170   m_cpu_mips32/u_gpr/GPR_reg[31][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y170   m_cpu_mips32/u_gpr/GPR_reg[31][19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y167    m_cpu_mips32/stage_EXE_B_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y162    m_cpu_mips32/stage_EXE_B_reg[7]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y186    m_cpu_mips32/stage_EXE_Rd_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y186    m_cpu_mips32/stage_EXE_Rd_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y186    m_cpu_mips32/stage_EXE_Rd_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y186    m_cpu_mips32/stage_EXE_Rd_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y186    m_cpu_mips32/stage_EXE_Rd_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y186    m_cpu_mips32/stage_EXE_RegWr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y183    m_cpu_mips32/stage_EXE_Rs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y183    m_cpu_mips32/stage_EXE_Rs_reg[1]/C



