// Seed: 364644637
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input wor id_5,
    input supply0 id_6,
    output supply1 id_7,
    output supply1 id_8,
    output wor id_9,
    input wor id_10,
    output supply1 id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply0 id_14,
    output wire id_15,
    output wand id_16,
    output wire id_17,
    input supply1 id_18,
    output tri0 id_19,
    input supply0 id_20,
    input wire id_21,
    output tri id_22,
    output wor id_23
);
  assign id_17 = id_21;
endmodule
module module_1 #(
    parameter id_0 = 32'd0,
    parameter id_5 = 32'd14
) (
    output tri0 _id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wire id_3,
    input tri1 id_4,
    output wire _id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_3,
      id_4,
      id_2,
      id_4,
      id_1,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_4,
      id_1,
      id_4,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_4,
      id_2,
      id_2
  );
  wire id_8;
  logic [~  id_0 : id_5] id_9 = id_3;
endmodule
