
001_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070b0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08007280  08007280  00008280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073e0  080073e0  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080073e0  080073e0  000083e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073e8  080073e8  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073e8  080073e8  000083e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080073ec  080073ec  000083ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080073f0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000145d8  2000006c  0800745c  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20014644  0800745c  00009644  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014c00  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033ee  00000000  00000000  0001dc9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001440  00000000  00000000  00021090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f84  00000000  00000000  000224d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002532b  00000000  00000000  00023454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000179ca  00000000  00000000  0004877f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df21e  00000000  00000000  00060149  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013f367  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a80  00000000  00000000  0013f3ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  00144e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007268 	.word	0x08007268

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08007268 	.word	0x08007268

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	20012f20 	.word	0x20012f20

080002a4 <__aeabi_uldivmod>:
 80002a4:	b953      	cbnz	r3, 80002bc <__aeabi_uldivmod+0x18>
 80002a6:	b94a      	cbnz	r2, 80002bc <__aeabi_uldivmod+0x18>
 80002a8:	2900      	cmp	r1, #0
 80002aa:	bf08      	it	eq
 80002ac:	2800      	cmpeq	r0, #0
 80002ae:	bf1c      	itt	ne
 80002b0:	f04f 31ff 	movne.w	r1, #4294967295
 80002b4:	f04f 30ff 	movne.w	r0, #4294967295
 80002b8:	f000 b988 	b.w	80005cc <__aeabi_idiv0>
 80002bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c4:	f000 f806 	bl	80002d4 <__udivmoddi4>
 80002c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002d0:	b004      	add	sp, #16
 80002d2:	4770      	bx	lr

080002d4 <__udivmoddi4>:
 80002d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d8:	9d08      	ldr	r5, [sp, #32]
 80002da:	468e      	mov	lr, r1
 80002dc:	4604      	mov	r4, r0
 80002de:	4688      	mov	r8, r1
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d14a      	bne.n	800037a <__udivmoddi4+0xa6>
 80002e4:	428a      	cmp	r2, r1
 80002e6:	4617      	mov	r7, r2
 80002e8:	d962      	bls.n	80003b0 <__udivmoddi4+0xdc>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	b14e      	cbz	r6, 8000304 <__udivmoddi4+0x30>
 80002f0:	f1c6 0320 	rsb	r3, r6, #32
 80002f4:	fa01 f806 	lsl.w	r8, r1, r6
 80002f8:	fa20 f303 	lsr.w	r3, r0, r3
 80002fc:	40b7      	lsls	r7, r6
 80002fe:	ea43 0808 	orr.w	r8, r3, r8
 8000302:	40b4      	lsls	r4, r6
 8000304:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000308:	fa1f fc87 	uxth.w	ip, r7
 800030c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000310:	0c23      	lsrs	r3, r4, #16
 8000312:	fb0e 8811 	mls	r8, lr, r1, r8
 8000316:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800031a:	fb01 f20c 	mul.w	r2, r1, ip
 800031e:	429a      	cmp	r2, r3
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x62>
 8000322:	18fb      	adds	r3, r7, r3
 8000324:	f101 30ff 	add.w	r0, r1, #4294967295
 8000328:	f080 80ea 	bcs.w	8000500 <__udivmoddi4+0x22c>
 800032c:	429a      	cmp	r2, r3
 800032e:	f240 80e7 	bls.w	8000500 <__udivmoddi4+0x22c>
 8000332:	3902      	subs	r1, #2
 8000334:	443b      	add	r3, r7
 8000336:	1a9a      	subs	r2, r3, r2
 8000338:	b2a3      	uxth	r3, r4
 800033a:	fbb2 f0fe 	udiv	r0, r2, lr
 800033e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb00 fc0c 	mul.w	ip, r0, ip
 800034a:	459c      	cmp	ip, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x8e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f100 32ff 	add.w	r2, r0, #4294967295
 8000354:	f080 80d6 	bcs.w	8000504 <__udivmoddi4+0x230>
 8000358:	459c      	cmp	ip, r3
 800035a:	f240 80d3 	bls.w	8000504 <__udivmoddi4+0x230>
 800035e:	443b      	add	r3, r7
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000366:	eba3 030c 	sub.w	r3, r3, ip
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa2>
 800036e:	40f3      	lsrs	r3, r6
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xb6>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb0>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa2>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x14c>
 8000392:	4573      	cmp	r3, lr
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xc8>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 8105 	bhi.w	80005a6 <__udivmoddi4+0x2d2>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb6e 0203 	sbc.w	r2, lr, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	4690      	mov	r8, r2
 80003a6:	2d00      	cmp	r5, #0
 80003a8:	d0e5      	beq.n	8000376 <__udivmoddi4+0xa2>
 80003aa:	e9c5 4800 	strd	r4, r8, [r5]
 80003ae:	e7e2      	b.n	8000376 <__udivmoddi4+0xa2>
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f000 8090 	beq.w	80004d6 <__udivmoddi4+0x202>
 80003b6:	fab2 f682 	clz	r6, r2
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f040 80a4 	bne.w	8000508 <__udivmoddi4+0x234>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	0c03      	lsrs	r3, r0, #16
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	b280      	uxth	r0, r0
 80003ca:	b2bc      	uxth	r4, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb2 fcfe 	udiv	ip, r2, lr
 80003d2:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003da:	fb04 f20c 	mul.w	r2, r4, ip
 80003de:	429a      	cmp	r2, r3
 80003e0:	d907      	bls.n	80003f2 <__udivmoddi4+0x11e>
 80003e2:	18fb      	adds	r3, r7, r3
 80003e4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e8:	d202      	bcs.n	80003f0 <__udivmoddi4+0x11c>
 80003ea:	429a      	cmp	r2, r3
 80003ec:	f200 80e0 	bhi.w	80005b0 <__udivmoddi4+0x2dc>
 80003f0:	46c4      	mov	ip, r8
 80003f2:	1a9b      	subs	r3, r3, r2
 80003f4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003fc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000400:	fb02 f404 	mul.w	r4, r2, r4
 8000404:	429c      	cmp	r4, r3
 8000406:	d907      	bls.n	8000418 <__udivmoddi4+0x144>
 8000408:	18fb      	adds	r3, r7, r3
 800040a:	f102 30ff 	add.w	r0, r2, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x142>
 8000410:	429c      	cmp	r4, r3
 8000412:	f200 80ca 	bhi.w	80005aa <__udivmoddi4+0x2d6>
 8000416:	4602      	mov	r2, r0
 8000418:	1b1b      	subs	r3, r3, r4
 800041a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x98>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa0e f401 	lsl.w	r4, lr, r1
 8000430:	fa20 f306 	lsr.w	r3, r0, r6
 8000434:	fa2e fe06 	lsr.w	lr, lr, r6
 8000438:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800043c:	4323      	orrs	r3, r4
 800043e:	fa00 f801 	lsl.w	r8, r0, r1
 8000442:	fa1f fc87 	uxth.w	ip, r7
 8000446:	fbbe f0f9 	udiv	r0, lr, r9
 800044a:	0c1c      	lsrs	r4, r3, #16
 800044c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000450:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000454:	fb00 fe0c 	mul.w	lr, r0, ip
 8000458:	45a6      	cmp	lr, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d909      	bls.n	8000474 <__udivmoddi4+0x1a0>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f100 3aff 	add.w	sl, r0, #4294967295
 8000466:	f080 809c 	bcs.w	80005a2 <__udivmoddi4+0x2ce>
 800046a:	45a6      	cmp	lr, r4
 800046c:	f240 8099 	bls.w	80005a2 <__udivmoddi4+0x2ce>
 8000470:	3802      	subs	r0, #2
 8000472:	443c      	add	r4, r7
 8000474:	eba4 040e 	sub.w	r4, r4, lr
 8000478:	fa1f fe83 	uxth.w	lr, r3
 800047c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000480:	fb09 4413 	mls	r4, r9, r3, r4
 8000484:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000488:	fb03 fc0c 	mul.w	ip, r3, ip
 800048c:	45a4      	cmp	ip, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1ce>
 8000490:	193c      	adds	r4, r7, r4
 8000492:	f103 3eff 	add.w	lr, r3, #4294967295
 8000496:	f080 8082 	bcs.w	800059e <__udivmoddi4+0x2ca>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d97f      	bls.n	800059e <__udivmoddi4+0x2ca>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a6:	eba4 040c 	sub.w	r4, r4, ip
 80004aa:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ae:	4564      	cmp	r4, ip
 80004b0:	4673      	mov	r3, lr
 80004b2:	46e1      	mov	r9, ip
 80004b4:	d362      	bcc.n	800057c <__udivmoddi4+0x2a8>
 80004b6:	d05f      	beq.n	8000578 <__udivmoddi4+0x2a4>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x1fe>
 80004ba:	ebb8 0203 	subs.w	r2, r8, r3
 80004be:	eb64 0409 	sbc.w	r4, r4, r9
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	fa22 f301 	lsr.w	r3, r2, r1
 80004ca:	431e      	orrs	r6, r3
 80004cc:	40cc      	lsrs	r4, r1
 80004ce:	e9c5 6400 	strd	r6, r4, [r5]
 80004d2:	2100      	movs	r1, #0
 80004d4:	e74f      	b.n	8000376 <__udivmoddi4+0xa2>
 80004d6:	fbb1 fcf2 	udiv	ip, r1, r2
 80004da:	0c01      	lsrs	r1, r0, #16
 80004dc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004e0:	b280      	uxth	r0, r0
 80004e2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e6:	463b      	mov	r3, r7
 80004e8:	4638      	mov	r0, r7
 80004ea:	463c      	mov	r4, r7
 80004ec:	46b8      	mov	r8, r7
 80004ee:	46be      	mov	lr, r7
 80004f0:	2620      	movs	r6, #32
 80004f2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f6:	eba2 0208 	sub.w	r2, r2, r8
 80004fa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fe:	e766      	b.n	80003ce <__udivmoddi4+0xfa>
 8000500:	4601      	mov	r1, r0
 8000502:	e718      	b.n	8000336 <__udivmoddi4+0x62>
 8000504:	4610      	mov	r0, r2
 8000506:	e72c      	b.n	8000362 <__udivmoddi4+0x8e>
 8000508:	f1c6 0220 	rsb	r2, r6, #32
 800050c:	fa2e f302 	lsr.w	r3, lr, r2
 8000510:	40b7      	lsls	r7, r6
 8000512:	40b1      	lsls	r1, r6
 8000514:	fa20 f202 	lsr.w	r2, r0, r2
 8000518:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800051c:	430a      	orrs	r2, r1
 800051e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000522:	b2bc      	uxth	r4, r7
 8000524:	fb0e 3318 	mls	r3, lr, r8, r3
 8000528:	0c11      	lsrs	r1, r2, #16
 800052a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052e:	fb08 f904 	mul.w	r9, r8, r4
 8000532:	40b0      	lsls	r0, r6
 8000534:	4589      	cmp	r9, r1
 8000536:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800053a:	b280      	uxth	r0, r0
 800053c:	d93e      	bls.n	80005bc <__udivmoddi4+0x2e8>
 800053e:	1879      	adds	r1, r7, r1
 8000540:	f108 3cff 	add.w	ip, r8, #4294967295
 8000544:	d201      	bcs.n	800054a <__udivmoddi4+0x276>
 8000546:	4589      	cmp	r9, r1
 8000548:	d81f      	bhi.n	800058a <__udivmoddi4+0x2b6>
 800054a:	eba1 0109 	sub.w	r1, r1, r9
 800054e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	fb0e 1119 	mls	r1, lr, r9, r1
 800055a:	b292      	uxth	r2, r2
 800055c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000560:	4542      	cmp	r2, r8
 8000562:	d229      	bcs.n	80005b8 <__udivmoddi4+0x2e4>
 8000564:	18ba      	adds	r2, r7, r2
 8000566:	f109 31ff 	add.w	r1, r9, #4294967295
 800056a:	d2c4      	bcs.n	80004f6 <__udivmoddi4+0x222>
 800056c:	4542      	cmp	r2, r8
 800056e:	d2c2      	bcs.n	80004f6 <__udivmoddi4+0x222>
 8000570:	f1a9 0102 	sub.w	r1, r9, #2
 8000574:	443a      	add	r2, r7
 8000576:	e7be      	b.n	80004f6 <__udivmoddi4+0x222>
 8000578:	45f0      	cmp	r8, lr
 800057a:	d29d      	bcs.n	80004b8 <__udivmoddi4+0x1e4>
 800057c:	ebbe 0302 	subs.w	r3, lr, r2
 8000580:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000584:	3801      	subs	r0, #1
 8000586:	46e1      	mov	r9, ip
 8000588:	e796      	b.n	80004b8 <__udivmoddi4+0x1e4>
 800058a:	eba7 0909 	sub.w	r9, r7, r9
 800058e:	4449      	add	r1, r9
 8000590:	f1a8 0c02 	sub.w	ip, r8, #2
 8000594:	fbb1 f9fe 	udiv	r9, r1, lr
 8000598:	fb09 f804 	mul.w	r8, r9, r4
 800059c:	e7db      	b.n	8000556 <__udivmoddi4+0x282>
 800059e:	4673      	mov	r3, lr
 80005a0:	e77f      	b.n	80004a2 <__udivmoddi4+0x1ce>
 80005a2:	4650      	mov	r0, sl
 80005a4:	e766      	b.n	8000474 <__udivmoddi4+0x1a0>
 80005a6:	4608      	mov	r0, r1
 80005a8:	e6fd      	b.n	80003a6 <__udivmoddi4+0xd2>
 80005aa:	443b      	add	r3, r7
 80005ac:	3a02      	subs	r2, #2
 80005ae:	e733      	b.n	8000418 <__udivmoddi4+0x144>
 80005b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b4:	443b      	add	r3, r7
 80005b6:	e71c      	b.n	80003f2 <__udivmoddi4+0x11e>
 80005b8:	4649      	mov	r1, r9
 80005ba:	e79c      	b.n	80004f6 <__udivmoddi4+0x222>
 80005bc:	eba1 0109 	sub.w	r1, r1, r9
 80005c0:	46c4      	mov	ip, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c4      	b.n	8000556 <__udivmoddi4+0x282>

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d6:	f000 fac1 	bl	8000b5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005da:	f000 f853 	bl	8000684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005de:	f000 f8bf 	bl	8000760 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  //step 5: Enable the Cycle counter CYCCNT
  DWT_CTRL |= (1 << 0);
 80005e2:	4b21      	ldr	r3, [pc, #132]	@ (8000668 <main+0x98>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4a20      	ldr	r2, [pc, #128]	@ (8000668 <main+0x98>)
 80005e8:	f043 0301 	orr.w	r3, r3, #1
 80005ec:	6013      	str	r3, [r2, #0]
  //step 6
  SEGGER_SYSVIEW_Conf();
 80005ee:	f004 fb2f 	bl	8004c50 <SEGGER_SYSVIEW_Conf>

  SEGGER_SYSVIEW_Start();
 80005f2:	f005 fb9b 	bl	8005d2c <SEGGER_SYSVIEW_Start>

  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from Task-1", 2, &task1_handle);
 80005f6:	f107 0308 	add.w	r3, r7, #8
 80005fa:	9301      	str	r3, [sp, #4]
 80005fc:	2302      	movs	r3, #2
 80005fe:	9300      	str	r3, [sp, #0]
 8000600:	4b1a      	ldr	r3, [pc, #104]	@ (800066c <main+0x9c>)
 8000602:	22c8      	movs	r2, #200	@ 0xc8
 8000604:	491a      	ldr	r1, [pc, #104]	@ (8000670 <main+0xa0>)
 8000606:	481b      	ldr	r0, [pc, #108]	@ (8000674 <main+0xa4>)
 8000608:	f002 fc3c 	bl	8002e84 <xTaskCreate>
 800060c:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	2b01      	cmp	r3, #1
 8000612:	d00b      	beq.n	800062c <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000618:	f383 8811 	msr	BASEPRI, r3
 800061c:	f3bf 8f6f 	isb	sy
 8000620:	f3bf 8f4f 	dsb	sy
 8000624:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000626:	bf00      	nop
 8000628:	bf00      	nop
 800062a:	e7fd      	b.n	8000628 <main+0x58>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from Task-2", 2, &task2_handle);
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	9301      	str	r3, [sp, #4]
 8000630:	2302      	movs	r3, #2
 8000632:	9300      	str	r3, [sp, #0]
 8000634:	4b10      	ldr	r3, [pc, #64]	@ (8000678 <main+0xa8>)
 8000636:	22c8      	movs	r2, #200	@ 0xc8
 8000638:	4910      	ldr	r1, [pc, #64]	@ (800067c <main+0xac>)
 800063a:	4811      	ldr	r0, [pc, #68]	@ (8000680 <main+0xb0>)
 800063c:	f002 fc22 	bl	8002e84 <xTaskCreate>
 8000640:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	2b01      	cmp	r3, #1
 8000646:	d00b      	beq.n	8000660 <main+0x90>
        __asm volatile
 8000648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800064c:	f383 8811 	msr	BASEPRI, r3
 8000650:	f3bf 8f6f 	isb	sy
 8000654:	f3bf 8f4f 	dsb	sy
 8000658:	60fb      	str	r3, [r7, #12]
    }
 800065a:	bf00      	nop
 800065c:	bf00      	nop
 800065e:	e7fd      	b.n	800065c <main+0x8c>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 8000660:	f002 fd74 	bl	800314c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000664:	bf00      	nop
 8000666:	e7fd      	b.n	8000664 <main+0x94>
 8000668:	0e000100 	.word	0x0e000100
 800066c:	08007280 	.word	0x08007280
 8000670:	08007298 	.word	0x08007298
 8000674:	0800085d 	.word	0x0800085d
 8000678:	080072a0 	.word	0x080072a0
 800067c:	080072b8 	.word	0x080072b8
 8000680:	0800086d 	.word	0x0800086d

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b094      	sub	sp, #80	@ 0x50
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	f107 031c 	add.w	r3, r7, #28
 800068e:	2234      	movs	r2, #52	@ 0x34
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f006 fb30 	bl	8006cf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000698:	f107 0308 	add.w	r3, r7, #8
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a8:	2300      	movs	r3, #0
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	4b2a      	ldr	r3, [pc, #168]	@ (8000758 <SystemClock_Config+0xd4>)
 80006ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b0:	4a29      	ldr	r2, [pc, #164]	@ (8000758 <SystemClock_Config+0xd4>)
 80006b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006b8:	4b27      	ldr	r3, [pc, #156]	@ (8000758 <SystemClock_Config+0xd4>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006c0:	607b      	str	r3, [r7, #4]
 80006c2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006c4:	2300      	movs	r3, #0
 80006c6:	603b      	str	r3, [r7, #0]
 80006c8:	4b24      	ldr	r3, [pc, #144]	@ (800075c <SystemClock_Config+0xd8>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006d0:	4a22      	ldr	r2, [pc, #136]	@ (800075c <SystemClock_Config+0xd8>)
 80006d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d6:	6013      	str	r3, [r2, #0]
 80006d8:	4b20      	ldr	r3, [pc, #128]	@ (800075c <SystemClock_Config+0xd8>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006e0:	603b      	str	r3, [r7, #0]
 80006e2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e4:	2302      	movs	r3, #2
 80006e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e8:	2301      	movs	r3, #1
 80006ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ec:	2310      	movs	r3, #16
 80006ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f0:	2302      	movs	r3, #2
 80006f2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006f4:	2300      	movs	r3, #0
 80006f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006f8:	2310      	movs	r3, #16
 80006fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006fc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000700:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000702:	2304      	movs	r3, #4
 8000704:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000706:	2302      	movs	r3, #2
 8000708:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800070a:	2302      	movs	r3, #2
 800070c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070e:	f107 031c 	add.w	r3, r7, #28
 8000712:	4618      	mov	r0, r3
 8000714:	f001 f85c 	bl	80017d0 <HAL_RCC_OscConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800071e:	f000 f8bf 	bl	80008a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000722:	230f      	movs	r3, #15
 8000724:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000726:	2302      	movs	r3, #2
 8000728:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800072e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000732:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000734:	2300      	movs	r3, #0
 8000736:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000738:	f107 0308 	add.w	r3, r7, #8
 800073c:	2102      	movs	r1, #2
 800073e:	4618      	mov	r0, r3
 8000740:	f000 fcde 	bl	8001100 <HAL_RCC_ClockConfig>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800074a:	f000 f8a9 	bl	80008a0 <Error_Handler>
  }
}
 800074e:	bf00      	nop
 8000750:	3750      	adds	r7, #80	@ 0x50
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40023800 	.word	0x40023800
 800075c:	40007000 	.word	0x40007000

08000760 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b08a      	sub	sp, #40	@ 0x28
 8000764:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000766:	f107 0314 	add.w	r3, r7, #20
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	605a      	str	r2, [r3, #4]
 8000770:	609a      	str	r2, [r3, #8]
 8000772:	60da      	str	r2, [r3, #12]
 8000774:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	613b      	str	r3, [r7, #16]
 800077a:	4b35      	ldr	r3, [pc, #212]	@ (8000850 <MX_GPIO_Init+0xf0>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077e:	4a34      	ldr	r2, [pc, #208]	@ (8000850 <MX_GPIO_Init+0xf0>)
 8000780:	f043 0304 	orr.w	r3, r3, #4
 8000784:	6313      	str	r3, [r2, #48]	@ 0x30
 8000786:	4b32      	ldr	r3, [pc, #200]	@ (8000850 <MX_GPIO_Init+0xf0>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	f003 0304 	and.w	r3, r3, #4
 800078e:	613b      	str	r3, [r7, #16]
 8000790:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	60fb      	str	r3, [r7, #12]
 8000796:	4b2e      	ldr	r3, [pc, #184]	@ (8000850 <MX_GPIO_Init+0xf0>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	4a2d      	ldr	r2, [pc, #180]	@ (8000850 <MX_GPIO_Init+0xf0>)
 800079c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a2:	4b2b      	ldr	r3, [pc, #172]	@ (8000850 <MX_GPIO_Init+0xf0>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	60bb      	str	r3, [r7, #8]
 80007b2:	4b27      	ldr	r3, [pc, #156]	@ (8000850 <MX_GPIO_Init+0xf0>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	4a26      	ldr	r2, [pc, #152]	@ (8000850 <MX_GPIO_Init+0xf0>)
 80007b8:	f043 0301 	orr.w	r3, r3, #1
 80007bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007be:	4b24      	ldr	r3, [pc, #144]	@ (8000850 <MX_GPIO_Init+0xf0>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c2:	f003 0301 	and.w	r3, r3, #1
 80007c6:	60bb      	str	r3, [r7, #8]
 80007c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	4b20      	ldr	r3, [pc, #128]	@ (8000850 <MX_GPIO_Init+0xf0>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	4a1f      	ldr	r2, [pc, #124]	@ (8000850 <MX_GPIO_Init+0xf0>)
 80007d4:	f043 0302 	orr.w	r3, r3, #2
 80007d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007da:	4b1d      	ldr	r3, [pc, #116]	@ (8000850 <MX_GPIO_Init+0xf0>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007de:	f003 0302 	and.w	r3, r3, #2
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2120      	movs	r1, #32
 80007ea:	481a      	ldr	r0, [pc, #104]	@ (8000854 <MX_GPIO_Init+0xf4>)
 80007ec:	f000 fc6e 	bl	80010cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007f6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fc:	2300      	movs	r3, #0
 80007fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	4619      	mov	r1, r3
 8000806:	4814      	ldr	r0, [pc, #80]	@ (8000858 <MX_GPIO_Init+0xf8>)
 8000808:	f000 facc 	bl	8000da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800080c:	230c      	movs	r3, #12
 800080e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000810:	2302      	movs	r3, #2
 8000812:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000814:	2300      	movs	r3, #0
 8000816:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000818:	2303      	movs	r3, #3
 800081a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800081c:	2307      	movs	r3, #7
 800081e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000820:	f107 0314 	add.w	r3, r7, #20
 8000824:	4619      	mov	r1, r3
 8000826:	480b      	ldr	r0, [pc, #44]	@ (8000854 <MX_GPIO_Init+0xf4>)
 8000828:	f000 fabc 	bl	8000da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800082c:	2320      	movs	r3, #32
 800082e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000830:	2301      	movs	r3, #1
 8000832:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000834:	2300      	movs	r3, #0
 8000836:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000838:	2300      	movs	r3, #0
 800083a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800083c:	f107 0314 	add.w	r3, r7, #20
 8000840:	4619      	mov	r1, r3
 8000842:	4804      	ldr	r0, [pc, #16]	@ (8000854 <MX_GPIO_Init+0xf4>)
 8000844:	f000 faae 	bl	8000da4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000848:	bf00      	nop
 800084a:	3728      	adds	r7, #40	@ 0x28
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	40023800 	.word	0x40023800
 8000854:	40020000 	.word	0x40020000
 8000858:	40020800 	.word	0x40020800

0800085c <task1_handler>:

/* USER CODE BEGIN 4 */
static void task1_handler(void* parameters)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]

	//char msg[100];

	while(1)
	{
		printf("%s\n", (char*)parameters);
 8000864:	6878      	ldr	r0, [r7, #4]
 8000866:	f006 f957 	bl	8006b18 <puts>
 800086a:	e7fb      	b.n	8000864 <task1_handler+0x8>

0800086c <task2_handler>:

}


static void task2_handler(void* parameters)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
	//char msg[100];
	while(1)
	{
		printf("%s\n", (char*)parameters);
 8000874:	6878      	ldr	r0, [r7, #4]
 8000876:	f006 f94f 	bl	8006b18 <puts>
 800087a:	e7fb      	b.n	8000874 <task2_handler+0x8>

0800087c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a04      	ldr	r2, [pc, #16]	@ (800089c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800088a:	4293      	cmp	r3, r2
 800088c:	d101      	bne.n	8000892 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800088e:	f000 f987 	bl	8000ba0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000892:	bf00      	nop
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40001000 	.word	0x40001000

080008a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a4:	b672      	cpsid	i
}
 80008a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a8:	bf00      	nop
 80008aa:	e7fd      	b.n	80008a8 <Error_Handler+0x8>

080008ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	4b10      	ldr	r3, [pc, #64]	@ (80008f8 <HAL_MspInit+0x4c>)
 80008b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008ba:	4a0f      	ldr	r2, [pc, #60]	@ (80008f8 <HAL_MspInit+0x4c>)
 80008bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80008c2:	4b0d      	ldr	r3, [pc, #52]	@ (80008f8 <HAL_MspInit+0x4c>)
 80008c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	603b      	str	r3, [r7, #0]
 80008d2:	4b09      	ldr	r3, [pc, #36]	@ (80008f8 <HAL_MspInit+0x4c>)
 80008d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d6:	4a08      	ldr	r2, [pc, #32]	@ (80008f8 <HAL_MspInit+0x4c>)
 80008d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80008de:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <HAL_MspInit+0x4c>)
 80008e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008e6:	603b      	str	r3, [r7, #0]
 80008e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
 vInitPrioGroupValue();
 80008ea:	f003 fdef 	bl	80044cc <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 80008ee:	bf00      	nop
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40023800 	.word	0x40023800

080008fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08e      	sub	sp, #56	@ 0x38
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000904:	2300      	movs	r3, #0
 8000906:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000908:	2300      	movs	r3, #0
 800090a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800090c:	2300      	movs	r3, #0
 800090e:	60fb      	str	r3, [r7, #12]
 8000910:	4b33      	ldr	r3, [pc, #204]	@ (80009e0 <HAL_InitTick+0xe4>)
 8000912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000914:	4a32      	ldr	r2, [pc, #200]	@ (80009e0 <HAL_InitTick+0xe4>)
 8000916:	f043 0310 	orr.w	r3, r3, #16
 800091a:	6413      	str	r3, [r2, #64]	@ 0x40
 800091c:	4b30      	ldr	r3, [pc, #192]	@ (80009e0 <HAL_InitTick+0xe4>)
 800091e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000920:	f003 0310 	and.w	r3, r3, #16
 8000924:	60fb      	str	r3, [r7, #12]
 8000926:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000928:	f107 0210 	add.w	r2, r7, #16
 800092c:	f107 0314 	add.w	r3, r7, #20
 8000930:	4611      	mov	r1, r2
 8000932:	4618      	mov	r0, r3
 8000934:	f000 fcea 	bl	800130c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000938:	6a3b      	ldr	r3, [r7, #32]
 800093a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800093c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800093e:	2b00      	cmp	r3, #0
 8000940:	d103      	bne.n	800094a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000942:	f000 fccf 	bl	80012e4 <HAL_RCC_GetPCLK1Freq>
 8000946:	6378      	str	r0, [r7, #52]	@ 0x34
 8000948:	e004      	b.n	8000954 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800094a:	f000 fccb 	bl	80012e4 <HAL_RCC_GetPCLK1Freq>
 800094e:	4603      	mov	r3, r0
 8000950:	005b      	lsls	r3, r3, #1
 8000952:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000956:	4a23      	ldr	r2, [pc, #140]	@ (80009e4 <HAL_InitTick+0xe8>)
 8000958:	fba2 2303 	umull	r2, r3, r2, r3
 800095c:	0c9b      	lsrs	r3, r3, #18
 800095e:	3b01      	subs	r3, #1
 8000960:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000962:	4b21      	ldr	r3, [pc, #132]	@ (80009e8 <HAL_InitTick+0xec>)
 8000964:	4a21      	ldr	r2, [pc, #132]	@ (80009ec <HAL_InitTick+0xf0>)
 8000966:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000968:	4b1f      	ldr	r3, [pc, #124]	@ (80009e8 <HAL_InitTick+0xec>)
 800096a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800096e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000970:	4a1d      	ldr	r2, [pc, #116]	@ (80009e8 <HAL_InitTick+0xec>)
 8000972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000974:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000976:	4b1c      	ldr	r3, [pc, #112]	@ (80009e8 <HAL_InitTick+0xec>)
 8000978:	2200      	movs	r2, #0
 800097a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800097c:	4b1a      	ldr	r3, [pc, #104]	@ (80009e8 <HAL_InitTick+0xec>)
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000982:	4b19      	ldr	r3, [pc, #100]	@ (80009e8 <HAL_InitTick+0xec>)
 8000984:	2200      	movs	r2, #0
 8000986:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000988:	4817      	ldr	r0, [pc, #92]	@ (80009e8 <HAL_InitTick+0xec>)
 800098a:	f001 f9bf 	bl	8001d0c <HAL_TIM_Base_Init>
 800098e:	4603      	mov	r3, r0
 8000990:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000994:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000998:	2b00      	cmp	r3, #0
 800099a:	d11b      	bne.n	80009d4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800099c:	4812      	ldr	r0, [pc, #72]	@ (80009e8 <HAL_InitTick+0xec>)
 800099e:	f001 fa0f 	bl	8001dc0 <HAL_TIM_Base_Start_IT>
 80009a2:	4603      	mov	r3, r0
 80009a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80009a8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d111      	bne.n	80009d4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80009b0:	2036      	movs	r0, #54	@ 0x36
 80009b2:	f000 f9e9 	bl	8000d88 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2b0f      	cmp	r3, #15
 80009ba:	d808      	bhi.n	80009ce <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80009bc:	2200      	movs	r2, #0
 80009be:	6879      	ldr	r1, [r7, #4]
 80009c0:	2036      	movs	r0, #54	@ 0x36
 80009c2:	f000 f9c5 	bl	8000d50 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009c6:	4a0a      	ldr	r2, [pc, #40]	@ (80009f0 <HAL_InitTick+0xf4>)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	6013      	str	r3, [r2, #0]
 80009cc:	e002      	b.n	80009d4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80009ce:	2301      	movs	r3, #1
 80009d0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80009d4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3738      	adds	r7, #56	@ 0x38
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40023800 	.word	0x40023800
 80009e4:	431bde83 	.word	0x431bde83
 80009e8:	20000088 	.word	0x20000088
 80009ec:	40001000 	.word	0x40001000
 80009f0:	20000004 	.word	0x20000004

080009f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009f8:	bf00      	nop
 80009fa:	e7fd      	b.n	80009f8 <NMI_Handler+0x4>

080009fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a00:	bf00      	nop
 8000a02:	e7fd      	b.n	8000a00 <HardFault_Handler+0x4>

08000a04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a08:	bf00      	nop
 8000a0a:	e7fd      	b.n	8000a08 <MemManage_Handler+0x4>

08000a0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a10:	bf00      	nop
 8000a12:	e7fd      	b.n	8000a10 <BusFault_Handler+0x4>

08000a14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a18:	bf00      	nop
 8000a1a:	e7fd      	b.n	8000a18 <UsageFault_Handler+0x4>

08000a1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a20:	bf00      	nop
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
	...

08000a2c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000a30:	4802      	ldr	r0, [pc, #8]	@ (8000a3c <TIM6_DAC_IRQHandler+0x10>)
 8000a32:	f001 fa35 	bl	8001ea0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000a36:	bf00      	nop
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	20000088 	.word	0x20000088

08000a40 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	60b9      	str	r1, [r7, #8]
 8000a4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	617b      	str	r3, [r7, #20]
 8000a50:	e00a      	b.n	8000a68 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000a52:	f3af 8000 	nop.w
 8000a56:	4601      	mov	r1, r0
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	1c5a      	adds	r2, r3, #1
 8000a5c:	60ba      	str	r2, [r7, #8]
 8000a5e:	b2ca      	uxtb	r2, r1
 8000a60:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	3301      	adds	r3, #1
 8000a66:	617b      	str	r3, [r7, #20]
 8000a68:	697a      	ldr	r2, [r7, #20]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	dbf0      	blt.n	8000a52 <_read+0x12>
	}

return len;
 8000a70:	687b      	ldr	r3, [r7, #4]
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3718      	adds	r7, #24
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <_close>:
	}
	return len;
}

int _close(int file)
{
 8000a7a:	b480      	push	{r7}
 8000a7c:	b083      	sub	sp, #12
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	6078      	str	r0, [r7, #4]
	return -1;
 8000a82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr

08000a92 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a92:	b480      	push	{r7}
 8000a94:	b083      	sub	sp, #12
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
 8000a9a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000aa2:	605a      	str	r2, [r3, #4]
	return 0;
 8000aa4:	2300      	movs	r3, #0
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <_isatty>:

int _isatty(int file)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	b083      	sub	sp, #12
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
	return 1;
 8000aba:	2301      	movs	r3, #1
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	370c      	adds	r7, #12
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr

08000ac8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b085      	sub	sp, #20
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	60f8      	str	r0, [r7, #12]
 8000ad0:	60b9      	str	r1, [r7, #8]
 8000ad2:	607a      	str	r2, [r7, #4]
	return 0;
 8000ad4:	2300      	movs	r3, #0
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	3714      	adds	r7, #20
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
	...

08000ae4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ae8:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <SystemInit+0x20>)
 8000aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000aee:	4a05      	ldr	r2, [pc, #20]	@ (8000b04 <SystemInit+0x20>)
 8000af0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000af4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	e000ed00 	.word	0xe000ed00

08000b08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b40 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b0c:	f7ff ffea 	bl	8000ae4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b10:	480c      	ldr	r0, [pc, #48]	@ (8000b44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b12:	490d      	ldr	r1, [pc, #52]	@ (8000b48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b14:	4a0d      	ldr	r2, [pc, #52]	@ (8000b4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b18:	e002      	b.n	8000b20 <LoopCopyDataInit>

08000b1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b1e:	3304      	adds	r3, #4

08000b20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b24:	d3f9      	bcc.n	8000b1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b26:	4a0a      	ldr	r2, [pc, #40]	@ (8000b50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b28:	4c0a      	ldr	r4, [pc, #40]	@ (8000b54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b2c:	e001      	b.n	8000b32 <LoopFillZerobss>

08000b2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b30:	3204      	adds	r2, #4

08000b32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b34:	d3fb      	bcc.n	8000b2e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000b36:	f006 f91b 	bl	8006d70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b3a:	f7ff fd49 	bl	80005d0 <main>
  bx  lr    
 8000b3e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b48:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000b4c:	080073f0 	.word	0x080073f0
  ldr r2, =_sbss
 8000b50:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000b54:	20014644 	.word	0x20014644

08000b58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b58:	e7fe      	b.n	8000b58 <ADC_IRQHandler>
	...

08000b5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b60:	4b0e      	ldr	r3, [pc, #56]	@ (8000b9c <HAL_Init+0x40>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a0d      	ldr	r2, [pc, #52]	@ (8000b9c <HAL_Init+0x40>)
 8000b66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b9c <HAL_Init+0x40>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a0a      	ldr	r2, [pc, #40]	@ (8000b9c <HAL_Init+0x40>)
 8000b72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b78:	4b08      	ldr	r3, [pc, #32]	@ (8000b9c <HAL_Init+0x40>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a07      	ldr	r2, [pc, #28]	@ (8000b9c <HAL_Init+0x40>)
 8000b7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b84:	2003      	movs	r0, #3
 8000b86:	f000 f8d8 	bl	8000d3a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b8a:	2000      	movs	r0, #0
 8000b8c:	f7ff feb6 	bl	80008fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b90:	f7ff fe8c 	bl	80008ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b94:	2300      	movs	r3, #0
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40023c00 	.word	0x40023c00

08000ba0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ba4:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <HAL_IncTick+0x20>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	461a      	mov	r2, r3
 8000baa:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <HAL_IncTick+0x24>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4413      	add	r3, r2
 8000bb0:	4a04      	ldr	r2, [pc, #16]	@ (8000bc4 <HAL_IncTick+0x24>)
 8000bb2:	6013      	str	r3, [r2, #0]
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	20000008 	.word	0x20000008
 8000bc4:	200000d0 	.word	0x200000d0

08000bc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  return uwTick;
 8000bcc:	4b03      	ldr	r3, [pc, #12]	@ (8000bdc <HAL_GetTick+0x14>)
 8000bce:	681b      	ldr	r3, [r3, #0]
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	200000d0 	.word	0x200000d0

08000be0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b085      	sub	sp, #20
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	f003 0307 	and.w	r3, r3, #7
 8000bee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c24 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf2:	68db      	ldr	r3, [r3, #12]
 8000bf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bf6:	68ba      	ldr	r2, [r7, #8]
 8000bf8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c12:	4a04      	ldr	r2, [pc, #16]	@ (8000c24 <__NVIC_SetPriorityGrouping+0x44>)
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	60d3      	str	r3, [r2, #12]
}
 8000c18:	bf00      	nop
 8000c1a:	3714      	adds	r7, #20
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	e000ed00 	.word	0xe000ed00

08000c28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c2c:	4b04      	ldr	r3, [pc, #16]	@ (8000c40 <__NVIC_GetPriorityGrouping+0x18>)
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	0a1b      	lsrs	r3, r3, #8
 8000c32:	f003 0307 	and.w	r3, r3, #7
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr
 8000c40:	e000ed00 	.word	0xe000ed00

08000c44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	db0b      	blt.n	8000c6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	f003 021f 	and.w	r2, r3, #31
 8000c5c:	4907      	ldr	r1, [pc, #28]	@ (8000c7c <__NVIC_EnableIRQ+0x38>)
 8000c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c62:	095b      	lsrs	r3, r3, #5
 8000c64:	2001      	movs	r0, #1
 8000c66:	fa00 f202 	lsl.w	r2, r0, r2
 8000c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c6e:	bf00      	nop
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	e000e100 	.word	0xe000e100

08000c80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	4603      	mov	r3, r0
 8000c88:	6039      	str	r1, [r7, #0]
 8000c8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db0a      	blt.n	8000caa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	b2da      	uxtb	r2, r3
 8000c98:	490c      	ldr	r1, [pc, #48]	@ (8000ccc <__NVIC_SetPriority+0x4c>)
 8000c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9e:	0112      	lsls	r2, r2, #4
 8000ca0:	b2d2      	uxtb	r2, r2
 8000ca2:	440b      	add	r3, r1
 8000ca4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ca8:	e00a      	b.n	8000cc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	b2da      	uxtb	r2, r3
 8000cae:	4908      	ldr	r1, [pc, #32]	@ (8000cd0 <__NVIC_SetPriority+0x50>)
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	f003 030f 	and.w	r3, r3, #15
 8000cb6:	3b04      	subs	r3, #4
 8000cb8:	0112      	lsls	r2, r2, #4
 8000cba:	b2d2      	uxtb	r2, r2
 8000cbc:	440b      	add	r3, r1
 8000cbe:	761a      	strb	r2, [r3, #24]
}
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr
 8000ccc:	e000e100 	.word	0xe000e100
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b089      	sub	sp, #36	@ 0x24
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	f003 0307 	and.w	r3, r3, #7
 8000ce6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ce8:	69fb      	ldr	r3, [r7, #28]
 8000cea:	f1c3 0307 	rsb	r3, r3, #7
 8000cee:	2b04      	cmp	r3, #4
 8000cf0:	bf28      	it	cs
 8000cf2:	2304      	movcs	r3, #4
 8000cf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	3304      	adds	r3, #4
 8000cfa:	2b06      	cmp	r3, #6
 8000cfc:	d902      	bls.n	8000d04 <NVIC_EncodePriority+0x30>
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3b03      	subs	r3, #3
 8000d02:	e000      	b.n	8000d06 <NVIC_EncodePriority+0x32>
 8000d04:	2300      	movs	r3, #0
 8000d06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d08:	f04f 32ff 	mov.w	r2, #4294967295
 8000d0c:	69bb      	ldr	r3, [r7, #24]
 8000d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d12:	43da      	mvns	r2, r3
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	401a      	ands	r2, r3
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	fa01 f303 	lsl.w	r3, r1, r3
 8000d26:	43d9      	mvns	r1, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d2c:	4313      	orrs	r3, r2
         );
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3724      	adds	r7, #36	@ 0x24
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr

08000d3a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d3a:	b580      	push	{r7, lr}
 8000d3c:	b082      	sub	sp, #8
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f7ff ff4c 	bl	8000be0 <__NVIC_SetPriorityGrouping>
}
 8000d48:	bf00      	nop
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b086      	sub	sp, #24
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	60b9      	str	r1, [r7, #8]
 8000d5a:	607a      	str	r2, [r7, #4]
 8000d5c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d62:	f7ff ff61 	bl	8000c28 <__NVIC_GetPriorityGrouping>
 8000d66:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d68:	687a      	ldr	r2, [r7, #4]
 8000d6a:	68b9      	ldr	r1, [r7, #8]
 8000d6c:	6978      	ldr	r0, [r7, #20]
 8000d6e:	f7ff ffb1 	bl	8000cd4 <NVIC_EncodePriority>
 8000d72:	4602      	mov	r2, r0
 8000d74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d78:	4611      	mov	r1, r2
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff ff80 	bl	8000c80 <__NVIC_SetPriority>
}
 8000d80:	bf00      	nop
 8000d82:	3718      	adds	r7, #24
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d96:	4618      	mov	r0, r3
 8000d98:	f7ff ff54 	bl	8000c44 <__NVIC_EnableIRQ>
}
 8000d9c:	bf00      	nop
 8000d9e:	3708      	adds	r7, #8
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}

08000da4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b089      	sub	sp, #36	@ 0x24
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dae:	2300      	movs	r3, #0
 8000db0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000db2:	2300      	movs	r3, #0
 8000db4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000db6:	2300      	movs	r3, #0
 8000db8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dba:	2300      	movs	r3, #0
 8000dbc:	61fb      	str	r3, [r7, #28]
 8000dbe:	e165      	b.n	800108c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	69fb      	ldr	r3, [r7, #28]
 8000dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	697a      	ldr	r2, [r7, #20]
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000dd4:	693a      	ldr	r2, [r7, #16]
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	f040 8154 	bne.w	8001086 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f003 0303 	and.w	r3, r3, #3
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d005      	beq.n	8000df6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000df2:	2b02      	cmp	r3, #2
 8000df4:	d130      	bne.n	8000e58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	689b      	ldr	r3, [r3, #8]
 8000dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000dfc:	69fb      	ldr	r3, [r7, #28]
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	2203      	movs	r2, #3
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	43db      	mvns	r3, r3
 8000e08:	69ba      	ldr	r2, [r7, #24]
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	68da      	ldr	r2, [r3, #12]
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1a:	69ba      	ldr	r2, [r7, #24]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	69ba      	ldr	r2, [r7, #24]
 8000e24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	fa02 f303 	lsl.w	r3, r2, r3
 8000e34:	43db      	mvns	r3, r3
 8000e36:	69ba      	ldr	r2, [r7, #24]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	091b      	lsrs	r3, r3, #4
 8000e42:	f003 0201 	and.w	r2, r3, #1
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	69ba      	ldr	r2, [r7, #24]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f003 0303 	and.w	r3, r3, #3
 8000e60:	2b03      	cmp	r3, #3
 8000e62:	d017      	beq.n	8000e94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	2203      	movs	r2, #3
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	43db      	mvns	r3, r3
 8000e76:	69ba      	ldr	r2, [r7, #24]
 8000e78:	4013      	ands	r3, r2
 8000e7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	689a      	ldr	r2, [r3, #8]
 8000e80:	69fb      	ldr	r3, [r7, #28]
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	69ba      	ldr	r2, [r7, #24]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	69ba      	ldr	r2, [r7, #24]
 8000e92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f003 0303 	and.w	r3, r3, #3
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d123      	bne.n	8000ee8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	08da      	lsrs	r2, r3, #3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	3208      	adds	r2, #8
 8000ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000eae:	69fb      	ldr	r3, [r7, #28]
 8000eb0:	f003 0307 	and.w	r3, r3, #7
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	220f      	movs	r2, #15
 8000eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	69ba      	ldr	r2, [r7, #24]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	691a      	ldr	r2, [r3, #16]
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	f003 0307 	and.w	r3, r3, #7
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	69ba      	ldr	r2, [r7, #24]
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	08da      	lsrs	r2, r3, #3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	3208      	adds	r2, #8
 8000ee2:	69b9      	ldr	r1, [r7, #24]
 8000ee4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	2203      	movs	r2, #3
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	69ba      	ldr	r2, [r7, #24]
 8000efc:	4013      	ands	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f003 0203 	and.w	r2, r3, #3
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	69ba      	ldr	r2, [r7, #24]
 8000f12:	4313      	orrs	r3, r2
 8000f14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	f000 80ae 	beq.w	8001086 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	4b5d      	ldr	r3, [pc, #372]	@ (80010a4 <HAL_GPIO_Init+0x300>)
 8000f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f32:	4a5c      	ldr	r2, [pc, #368]	@ (80010a4 <HAL_GPIO_Init+0x300>)
 8000f34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f38:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f3a:	4b5a      	ldr	r3, [pc, #360]	@ (80010a4 <HAL_GPIO_Init+0x300>)
 8000f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f46:	4a58      	ldr	r2, [pc, #352]	@ (80010a8 <HAL_GPIO_Init+0x304>)
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	089b      	lsrs	r3, r3, #2
 8000f4c:	3302      	adds	r3, #2
 8000f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	f003 0303 	and.w	r3, r3, #3
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	220f      	movs	r2, #15
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	43db      	mvns	r3, r3
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	4013      	ands	r3, r2
 8000f68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a4f      	ldr	r2, [pc, #316]	@ (80010ac <HAL_GPIO_Init+0x308>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d025      	beq.n	8000fbe <HAL_GPIO_Init+0x21a>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a4e      	ldr	r2, [pc, #312]	@ (80010b0 <HAL_GPIO_Init+0x30c>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d01f      	beq.n	8000fba <HAL_GPIO_Init+0x216>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a4d      	ldr	r2, [pc, #308]	@ (80010b4 <HAL_GPIO_Init+0x310>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d019      	beq.n	8000fb6 <HAL_GPIO_Init+0x212>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a4c      	ldr	r2, [pc, #304]	@ (80010b8 <HAL_GPIO_Init+0x314>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d013      	beq.n	8000fb2 <HAL_GPIO_Init+0x20e>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a4b      	ldr	r2, [pc, #300]	@ (80010bc <HAL_GPIO_Init+0x318>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d00d      	beq.n	8000fae <HAL_GPIO_Init+0x20a>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a4a      	ldr	r2, [pc, #296]	@ (80010c0 <HAL_GPIO_Init+0x31c>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d007      	beq.n	8000faa <HAL_GPIO_Init+0x206>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a49      	ldr	r2, [pc, #292]	@ (80010c4 <HAL_GPIO_Init+0x320>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d101      	bne.n	8000fa6 <HAL_GPIO_Init+0x202>
 8000fa2:	2306      	movs	r3, #6
 8000fa4:	e00c      	b.n	8000fc0 <HAL_GPIO_Init+0x21c>
 8000fa6:	2307      	movs	r3, #7
 8000fa8:	e00a      	b.n	8000fc0 <HAL_GPIO_Init+0x21c>
 8000faa:	2305      	movs	r3, #5
 8000fac:	e008      	b.n	8000fc0 <HAL_GPIO_Init+0x21c>
 8000fae:	2304      	movs	r3, #4
 8000fb0:	e006      	b.n	8000fc0 <HAL_GPIO_Init+0x21c>
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	e004      	b.n	8000fc0 <HAL_GPIO_Init+0x21c>
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	e002      	b.n	8000fc0 <HAL_GPIO_Init+0x21c>
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e000      	b.n	8000fc0 <HAL_GPIO_Init+0x21c>
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	69fa      	ldr	r2, [r7, #28]
 8000fc2:	f002 0203 	and.w	r2, r2, #3
 8000fc6:	0092      	lsls	r2, r2, #2
 8000fc8:	4093      	lsls	r3, r2
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fd0:	4935      	ldr	r1, [pc, #212]	@ (80010a8 <HAL_GPIO_Init+0x304>)
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	089b      	lsrs	r3, r3, #2
 8000fd6:	3302      	adds	r3, #2
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fde:	4b3a      	ldr	r3, [pc, #232]	@ (80010c8 <HAL_GPIO_Init+0x324>)
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4013      	ands	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d003      	beq.n	8001002 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001002:	4a31      	ldr	r2, [pc, #196]	@ (80010c8 <HAL_GPIO_Init+0x324>)
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001008:	4b2f      	ldr	r3, [pc, #188]	@ (80010c8 <HAL_GPIO_Init+0x324>)
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	43db      	mvns	r3, r3
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	4013      	ands	r3, r2
 8001016:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001020:	2b00      	cmp	r3, #0
 8001022:	d003      	beq.n	800102c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	4313      	orrs	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800102c:	4a26      	ldr	r2, [pc, #152]	@ (80010c8 <HAL_GPIO_Init+0x324>)
 800102e:	69bb      	ldr	r3, [r7, #24]
 8001030:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001032:	4b25      	ldr	r3, [pc, #148]	@ (80010c8 <HAL_GPIO_Init+0x324>)
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	43db      	mvns	r3, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4013      	ands	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800104a:	2b00      	cmp	r3, #0
 800104c:	d003      	beq.n	8001056 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	4313      	orrs	r3, r2
 8001054:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001056:	4a1c      	ldr	r2, [pc, #112]	@ (80010c8 <HAL_GPIO_Init+0x324>)
 8001058:	69bb      	ldr	r3, [r7, #24]
 800105a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <HAL_GPIO_Init+0x324>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	43db      	mvns	r3, r3
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	4013      	ands	r3, r2
 800106a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001074:	2b00      	cmp	r3, #0
 8001076:	d003      	beq.n	8001080 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	4313      	orrs	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001080:	4a11      	ldr	r2, [pc, #68]	@ (80010c8 <HAL_GPIO_Init+0x324>)
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	3301      	adds	r3, #1
 800108a:	61fb      	str	r3, [r7, #28]
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	2b0f      	cmp	r3, #15
 8001090:	f67f ae96 	bls.w	8000dc0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001094:	bf00      	nop
 8001096:	bf00      	nop
 8001098:	3724      	adds	r7, #36	@ 0x24
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	40023800 	.word	0x40023800
 80010a8:	40013800 	.word	0x40013800
 80010ac:	40020000 	.word	0x40020000
 80010b0:	40020400 	.word	0x40020400
 80010b4:	40020800 	.word	0x40020800
 80010b8:	40020c00 	.word	0x40020c00
 80010bc:	40021000 	.word	0x40021000
 80010c0:	40021400 	.word	0x40021400
 80010c4:	40021800 	.word	0x40021800
 80010c8:	40013c00 	.word	0x40013c00

080010cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	460b      	mov	r3, r1
 80010d6:	807b      	strh	r3, [r7, #2]
 80010d8:	4613      	mov	r3, r2
 80010da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010dc:	787b      	ldrb	r3, [r7, #1]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d003      	beq.n	80010ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010e2:	887a      	ldrh	r2, [r7, #2]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010e8:	e003      	b.n	80010f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010ea:	887b      	ldrh	r3, [r7, #2]
 80010ec:	041a      	lsls	r2, r3, #16
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	619a      	str	r2, [r3, #24]
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
	...

08001100 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d101      	bne.n	8001114 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	e0cc      	b.n	80012ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001114:	4b68      	ldr	r3, [pc, #416]	@ (80012b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 030f 	and.w	r3, r3, #15
 800111c:	683a      	ldr	r2, [r7, #0]
 800111e:	429a      	cmp	r2, r3
 8001120:	d90c      	bls.n	800113c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001122:	4b65      	ldr	r3, [pc, #404]	@ (80012b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001124:	683a      	ldr	r2, [r7, #0]
 8001126:	b2d2      	uxtb	r2, r2
 8001128:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800112a:	4b63      	ldr	r3, [pc, #396]	@ (80012b8 <HAL_RCC_ClockConfig+0x1b8>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 030f 	and.w	r3, r3, #15
 8001132:	683a      	ldr	r2, [r7, #0]
 8001134:	429a      	cmp	r2, r3
 8001136:	d001      	beq.n	800113c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	e0b8      	b.n	80012ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f003 0302 	and.w	r3, r3, #2
 8001144:	2b00      	cmp	r3, #0
 8001146:	d020      	beq.n	800118a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 0304 	and.w	r3, r3, #4
 8001150:	2b00      	cmp	r3, #0
 8001152:	d005      	beq.n	8001160 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001154:	4b59      	ldr	r3, [pc, #356]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	4a58      	ldr	r2, [pc, #352]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 800115a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800115e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 0308 	and.w	r3, r3, #8
 8001168:	2b00      	cmp	r3, #0
 800116a:	d005      	beq.n	8001178 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800116c:	4b53      	ldr	r3, [pc, #332]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	4a52      	ldr	r2, [pc, #328]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 8001172:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001176:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001178:	4b50      	ldr	r3, [pc, #320]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 800117a:	689b      	ldr	r3, [r3, #8]
 800117c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	494d      	ldr	r1, [pc, #308]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 8001186:	4313      	orrs	r3, r2
 8001188:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	2b00      	cmp	r3, #0
 8001194:	d044      	beq.n	8001220 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	2b01      	cmp	r3, #1
 800119c:	d107      	bne.n	80011ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800119e:	4b47      	ldr	r3, [pc, #284]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d119      	bne.n	80011de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e07f      	b.n	80012ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d003      	beq.n	80011be <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011ba:	2b03      	cmp	r3, #3
 80011bc:	d107      	bne.n	80011ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011be:	4b3f      	ldr	r3, [pc, #252]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d109      	bne.n	80011de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e06f      	b.n	80012ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ce:	4b3b      	ldr	r3, [pc, #236]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d101      	bne.n	80011de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e067      	b.n	80012ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011de:	4b37      	ldr	r3, [pc, #220]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	f023 0203 	bic.w	r2, r3, #3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	4934      	ldr	r1, [pc, #208]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 80011ec:	4313      	orrs	r3, r2
 80011ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011f0:	f7ff fcea 	bl	8000bc8 <HAL_GetTick>
 80011f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011f6:	e00a      	b.n	800120e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011f8:	f7ff fce6 	bl	8000bc8 <HAL_GetTick>
 80011fc:	4602      	mov	r2, r0
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001206:	4293      	cmp	r3, r2
 8001208:	d901      	bls.n	800120e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	e04f      	b.n	80012ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800120e:	4b2b      	ldr	r3, [pc, #172]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	f003 020c 	and.w	r2, r3, #12
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	429a      	cmp	r2, r3
 800121e:	d1eb      	bne.n	80011f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001220:	4b25      	ldr	r3, [pc, #148]	@ (80012b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 030f 	and.w	r3, r3, #15
 8001228:	683a      	ldr	r2, [r7, #0]
 800122a:	429a      	cmp	r2, r3
 800122c:	d20c      	bcs.n	8001248 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800122e:	4b22      	ldr	r3, [pc, #136]	@ (80012b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001230:	683a      	ldr	r2, [r7, #0]
 8001232:	b2d2      	uxtb	r2, r2
 8001234:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001236:	4b20      	ldr	r3, [pc, #128]	@ (80012b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 030f 	and.w	r3, r3, #15
 800123e:	683a      	ldr	r2, [r7, #0]
 8001240:	429a      	cmp	r2, r3
 8001242:	d001      	beq.n	8001248 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001244:	2301      	movs	r3, #1
 8001246:	e032      	b.n	80012ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f003 0304 	and.w	r3, r3, #4
 8001250:	2b00      	cmp	r3, #0
 8001252:	d008      	beq.n	8001266 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001254:	4b19      	ldr	r3, [pc, #100]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	4916      	ldr	r1, [pc, #88]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 8001262:	4313      	orrs	r3, r2
 8001264:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0308 	and.w	r3, r3, #8
 800126e:	2b00      	cmp	r3, #0
 8001270:	d009      	beq.n	8001286 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001272:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	691b      	ldr	r3, [r3, #16]
 800127e:	00db      	lsls	r3, r3, #3
 8001280:	490e      	ldr	r1, [pc, #56]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 8001282:	4313      	orrs	r3, r2
 8001284:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001286:	f000 f873 	bl	8001370 <HAL_RCC_GetSysClockFreq>
 800128a:	4602      	mov	r2, r0
 800128c:	4b0b      	ldr	r3, [pc, #44]	@ (80012bc <HAL_RCC_ClockConfig+0x1bc>)
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	091b      	lsrs	r3, r3, #4
 8001292:	f003 030f 	and.w	r3, r3, #15
 8001296:	490a      	ldr	r1, [pc, #40]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001298:	5ccb      	ldrb	r3, [r1, r3]
 800129a:	fa22 f303 	lsr.w	r3, r2, r3
 800129e:	4a09      	ldr	r2, [pc, #36]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 80012a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80012a2:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <HAL_RCC_ClockConfig+0x1c8>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff fb28 	bl	80008fc <HAL_InitTick>

  return HAL_OK;
 80012ac:	2300      	movs	r3, #0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40023c00 	.word	0x40023c00
 80012bc:	40023800 	.word	0x40023800
 80012c0:	080073b0 	.word	0x080073b0
 80012c4:	20000000 	.word	0x20000000
 80012c8:	20000004 	.word	0x20000004

080012cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012d0:	4b03      	ldr	r3, [pc, #12]	@ (80012e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80012d2:	681b      	ldr	r3, [r3, #0]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	20000000 	.word	0x20000000

080012e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80012e8:	f7ff fff0 	bl	80012cc <HAL_RCC_GetHCLKFreq>
 80012ec:	4602      	mov	r2, r0
 80012ee:	4b05      	ldr	r3, [pc, #20]	@ (8001304 <HAL_RCC_GetPCLK1Freq+0x20>)
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	0a9b      	lsrs	r3, r3, #10
 80012f4:	f003 0307 	and.w	r3, r3, #7
 80012f8:	4903      	ldr	r1, [pc, #12]	@ (8001308 <HAL_RCC_GetPCLK1Freq+0x24>)
 80012fa:	5ccb      	ldrb	r3, [r1, r3]
 80012fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001300:	4618      	mov	r0, r3
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40023800 	.word	0x40023800
 8001308:	080073c0 	.word	0x080073c0

0800130c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	220f      	movs	r2, #15
 800131a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800131c:	4b12      	ldr	r3, [pc, #72]	@ (8001368 <HAL_RCC_GetClockConfig+0x5c>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f003 0203 	and.w	r2, r3, #3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001328:	4b0f      	ldr	r3, [pc, #60]	@ (8001368 <HAL_RCC_GetClockConfig+0x5c>)
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001334:	4b0c      	ldr	r3, [pc, #48]	@ (8001368 <HAL_RCC_GetClockConfig+0x5c>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001340:	4b09      	ldr	r3, [pc, #36]	@ (8001368 <HAL_RCC_GetClockConfig+0x5c>)
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	08db      	lsrs	r3, r3, #3
 8001346:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800134e:	4b07      	ldr	r3, [pc, #28]	@ (800136c <HAL_RCC_GetClockConfig+0x60>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 020f 	and.w	r2, r3, #15
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	601a      	str	r2, [r3, #0]
}
 800135a:	bf00      	nop
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40023800 	.word	0x40023800
 800136c:	40023c00 	.word	0x40023c00

08001370 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001370:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001374:	b0ae      	sub	sp, #184	@ 0xb8
 8001376:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001378:	2300      	movs	r3, #0
 800137a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800137e:	2300      	movs	r3, #0
 8001380:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001384:	2300      	movs	r3, #0
 8001386:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800138a:	2300      	movs	r3, #0
 800138c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001390:	2300      	movs	r3, #0
 8001392:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001396:	4bcb      	ldr	r3, [pc, #812]	@ (80016c4 <HAL_RCC_GetSysClockFreq+0x354>)
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	f003 030c 	and.w	r3, r3, #12
 800139e:	2b0c      	cmp	r3, #12
 80013a0:	f200 8206 	bhi.w	80017b0 <HAL_RCC_GetSysClockFreq+0x440>
 80013a4:	a201      	add	r2, pc, #4	@ (adr r2, 80013ac <HAL_RCC_GetSysClockFreq+0x3c>)
 80013a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013aa:	bf00      	nop
 80013ac:	080013e1 	.word	0x080013e1
 80013b0:	080017b1 	.word	0x080017b1
 80013b4:	080017b1 	.word	0x080017b1
 80013b8:	080017b1 	.word	0x080017b1
 80013bc:	080013e9 	.word	0x080013e9
 80013c0:	080017b1 	.word	0x080017b1
 80013c4:	080017b1 	.word	0x080017b1
 80013c8:	080017b1 	.word	0x080017b1
 80013cc:	080013f1 	.word	0x080013f1
 80013d0:	080017b1 	.word	0x080017b1
 80013d4:	080017b1 	.word	0x080017b1
 80013d8:	080017b1 	.word	0x080017b1
 80013dc:	080015e1 	.word	0x080015e1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013e0:	4bb9      	ldr	r3, [pc, #740]	@ (80016c8 <HAL_RCC_GetSysClockFreq+0x358>)
 80013e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013e6:	e1e7      	b.n	80017b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013e8:	4bb8      	ldr	r3, [pc, #736]	@ (80016cc <HAL_RCC_GetSysClockFreq+0x35c>)
 80013ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013ee:	e1e3      	b.n	80017b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013f0:	4bb4      	ldr	r3, [pc, #720]	@ (80016c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80013f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013fc:	4bb1      	ldr	r3, [pc, #708]	@ (80016c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001404:	2b00      	cmp	r3, #0
 8001406:	d071      	beq.n	80014ec <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001408:	4bae      	ldr	r3, [pc, #696]	@ (80016c4 <HAL_RCC_GetSysClockFreq+0x354>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	099b      	lsrs	r3, r3, #6
 800140e:	2200      	movs	r2, #0
 8001410:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001414:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001418:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800141c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001420:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001424:	2300      	movs	r3, #0
 8001426:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800142a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800142e:	4622      	mov	r2, r4
 8001430:	462b      	mov	r3, r5
 8001432:	f04f 0000 	mov.w	r0, #0
 8001436:	f04f 0100 	mov.w	r1, #0
 800143a:	0159      	lsls	r1, r3, #5
 800143c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001440:	0150      	lsls	r0, r2, #5
 8001442:	4602      	mov	r2, r0
 8001444:	460b      	mov	r3, r1
 8001446:	4621      	mov	r1, r4
 8001448:	1a51      	subs	r1, r2, r1
 800144a:	6439      	str	r1, [r7, #64]	@ 0x40
 800144c:	4629      	mov	r1, r5
 800144e:	eb63 0301 	sbc.w	r3, r3, r1
 8001452:	647b      	str	r3, [r7, #68]	@ 0x44
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	f04f 0300 	mov.w	r3, #0
 800145c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001460:	4649      	mov	r1, r9
 8001462:	018b      	lsls	r3, r1, #6
 8001464:	4641      	mov	r1, r8
 8001466:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800146a:	4641      	mov	r1, r8
 800146c:	018a      	lsls	r2, r1, #6
 800146e:	4641      	mov	r1, r8
 8001470:	1a51      	subs	r1, r2, r1
 8001472:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001474:	4649      	mov	r1, r9
 8001476:	eb63 0301 	sbc.w	r3, r3, r1
 800147a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800147c:	f04f 0200 	mov.w	r2, #0
 8001480:	f04f 0300 	mov.w	r3, #0
 8001484:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001488:	4649      	mov	r1, r9
 800148a:	00cb      	lsls	r3, r1, #3
 800148c:	4641      	mov	r1, r8
 800148e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001492:	4641      	mov	r1, r8
 8001494:	00ca      	lsls	r2, r1, #3
 8001496:	4610      	mov	r0, r2
 8001498:	4619      	mov	r1, r3
 800149a:	4603      	mov	r3, r0
 800149c:	4622      	mov	r2, r4
 800149e:	189b      	adds	r3, r3, r2
 80014a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80014a2:	462b      	mov	r3, r5
 80014a4:	460a      	mov	r2, r1
 80014a6:	eb42 0303 	adc.w	r3, r2, r3
 80014aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80014ac:	f04f 0200 	mov.w	r2, #0
 80014b0:	f04f 0300 	mov.w	r3, #0
 80014b4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80014b8:	4629      	mov	r1, r5
 80014ba:	024b      	lsls	r3, r1, #9
 80014bc:	4621      	mov	r1, r4
 80014be:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80014c2:	4621      	mov	r1, r4
 80014c4:	024a      	lsls	r2, r1, #9
 80014c6:	4610      	mov	r0, r2
 80014c8:	4619      	mov	r1, r3
 80014ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80014ce:	2200      	movs	r2, #0
 80014d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80014d4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014d8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80014dc:	f7fe fee2 	bl	80002a4 <__aeabi_uldivmod>
 80014e0:	4602      	mov	r2, r0
 80014e2:	460b      	mov	r3, r1
 80014e4:	4613      	mov	r3, r2
 80014e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80014ea:	e067      	b.n	80015bc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014ec:	4b75      	ldr	r3, [pc, #468]	@ (80016c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	099b      	lsrs	r3, r3, #6
 80014f2:	2200      	movs	r2, #0
 80014f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80014f8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80014fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001500:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001504:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001506:	2300      	movs	r3, #0
 8001508:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800150a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800150e:	4622      	mov	r2, r4
 8001510:	462b      	mov	r3, r5
 8001512:	f04f 0000 	mov.w	r0, #0
 8001516:	f04f 0100 	mov.w	r1, #0
 800151a:	0159      	lsls	r1, r3, #5
 800151c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001520:	0150      	lsls	r0, r2, #5
 8001522:	4602      	mov	r2, r0
 8001524:	460b      	mov	r3, r1
 8001526:	4621      	mov	r1, r4
 8001528:	1a51      	subs	r1, r2, r1
 800152a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800152c:	4629      	mov	r1, r5
 800152e:	eb63 0301 	sbc.w	r3, r3, r1
 8001532:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001534:	f04f 0200 	mov.w	r2, #0
 8001538:	f04f 0300 	mov.w	r3, #0
 800153c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001540:	4649      	mov	r1, r9
 8001542:	018b      	lsls	r3, r1, #6
 8001544:	4641      	mov	r1, r8
 8001546:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800154a:	4641      	mov	r1, r8
 800154c:	018a      	lsls	r2, r1, #6
 800154e:	4641      	mov	r1, r8
 8001550:	ebb2 0a01 	subs.w	sl, r2, r1
 8001554:	4649      	mov	r1, r9
 8001556:	eb63 0b01 	sbc.w	fp, r3, r1
 800155a:	f04f 0200 	mov.w	r2, #0
 800155e:	f04f 0300 	mov.w	r3, #0
 8001562:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001566:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800156a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800156e:	4692      	mov	sl, r2
 8001570:	469b      	mov	fp, r3
 8001572:	4623      	mov	r3, r4
 8001574:	eb1a 0303 	adds.w	r3, sl, r3
 8001578:	623b      	str	r3, [r7, #32]
 800157a:	462b      	mov	r3, r5
 800157c:	eb4b 0303 	adc.w	r3, fp, r3
 8001580:	627b      	str	r3, [r7, #36]	@ 0x24
 8001582:	f04f 0200 	mov.w	r2, #0
 8001586:	f04f 0300 	mov.w	r3, #0
 800158a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800158e:	4629      	mov	r1, r5
 8001590:	028b      	lsls	r3, r1, #10
 8001592:	4621      	mov	r1, r4
 8001594:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001598:	4621      	mov	r1, r4
 800159a:	028a      	lsls	r2, r1, #10
 800159c:	4610      	mov	r0, r2
 800159e:	4619      	mov	r1, r3
 80015a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015a4:	2200      	movs	r2, #0
 80015a6:	673b      	str	r3, [r7, #112]	@ 0x70
 80015a8:	677a      	str	r2, [r7, #116]	@ 0x74
 80015aa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80015ae:	f7fe fe79 	bl	80002a4 <__aeabi_uldivmod>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	4613      	mov	r3, r2
 80015b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80015bc:	4b41      	ldr	r3, [pc, #260]	@ (80016c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	0c1b      	lsrs	r3, r3, #16
 80015c2:	f003 0303 	and.w	r3, r3, #3
 80015c6:	3301      	adds	r3, #1
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80015ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80015d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015de:	e0eb      	b.n	80017b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015e0:	4b38      	ldr	r3, [pc, #224]	@ (80016c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015ec:	4b35      	ldr	r3, [pc, #212]	@ (80016c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d06b      	beq.n	80016d0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015f8:	4b32      	ldr	r3, [pc, #200]	@ (80016c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	099b      	lsrs	r3, r3, #6
 80015fe:	2200      	movs	r2, #0
 8001600:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001602:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001604:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800160a:	663b      	str	r3, [r7, #96]	@ 0x60
 800160c:	2300      	movs	r3, #0
 800160e:	667b      	str	r3, [r7, #100]	@ 0x64
 8001610:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001614:	4622      	mov	r2, r4
 8001616:	462b      	mov	r3, r5
 8001618:	f04f 0000 	mov.w	r0, #0
 800161c:	f04f 0100 	mov.w	r1, #0
 8001620:	0159      	lsls	r1, r3, #5
 8001622:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001626:	0150      	lsls	r0, r2, #5
 8001628:	4602      	mov	r2, r0
 800162a:	460b      	mov	r3, r1
 800162c:	4621      	mov	r1, r4
 800162e:	1a51      	subs	r1, r2, r1
 8001630:	61b9      	str	r1, [r7, #24]
 8001632:	4629      	mov	r1, r5
 8001634:	eb63 0301 	sbc.w	r3, r3, r1
 8001638:	61fb      	str	r3, [r7, #28]
 800163a:	f04f 0200 	mov.w	r2, #0
 800163e:	f04f 0300 	mov.w	r3, #0
 8001642:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001646:	4659      	mov	r1, fp
 8001648:	018b      	lsls	r3, r1, #6
 800164a:	4651      	mov	r1, sl
 800164c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001650:	4651      	mov	r1, sl
 8001652:	018a      	lsls	r2, r1, #6
 8001654:	4651      	mov	r1, sl
 8001656:	ebb2 0801 	subs.w	r8, r2, r1
 800165a:	4659      	mov	r1, fp
 800165c:	eb63 0901 	sbc.w	r9, r3, r1
 8001660:	f04f 0200 	mov.w	r2, #0
 8001664:	f04f 0300 	mov.w	r3, #0
 8001668:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800166c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001670:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001674:	4690      	mov	r8, r2
 8001676:	4699      	mov	r9, r3
 8001678:	4623      	mov	r3, r4
 800167a:	eb18 0303 	adds.w	r3, r8, r3
 800167e:	613b      	str	r3, [r7, #16]
 8001680:	462b      	mov	r3, r5
 8001682:	eb49 0303 	adc.w	r3, r9, r3
 8001686:	617b      	str	r3, [r7, #20]
 8001688:	f04f 0200 	mov.w	r2, #0
 800168c:	f04f 0300 	mov.w	r3, #0
 8001690:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001694:	4629      	mov	r1, r5
 8001696:	024b      	lsls	r3, r1, #9
 8001698:	4621      	mov	r1, r4
 800169a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800169e:	4621      	mov	r1, r4
 80016a0:	024a      	lsls	r2, r1, #9
 80016a2:	4610      	mov	r0, r2
 80016a4:	4619      	mov	r1, r3
 80016a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016aa:	2200      	movs	r2, #0
 80016ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 80016ae:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80016b0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80016b4:	f7fe fdf6 	bl	80002a4 <__aeabi_uldivmod>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	4613      	mov	r3, r2
 80016be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80016c2:	e065      	b.n	8001790 <HAL_RCC_GetSysClockFreq+0x420>
 80016c4:	40023800 	.word	0x40023800
 80016c8:	00f42400 	.word	0x00f42400
 80016cc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016d0:	4b3d      	ldr	r3, [pc, #244]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0x458>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	099b      	lsrs	r3, r3, #6
 80016d6:	2200      	movs	r2, #0
 80016d8:	4618      	mov	r0, r3
 80016da:	4611      	mov	r1, r2
 80016dc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80016e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80016e2:	2300      	movs	r3, #0
 80016e4:	657b      	str	r3, [r7, #84]	@ 0x54
 80016e6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80016ea:	4642      	mov	r2, r8
 80016ec:	464b      	mov	r3, r9
 80016ee:	f04f 0000 	mov.w	r0, #0
 80016f2:	f04f 0100 	mov.w	r1, #0
 80016f6:	0159      	lsls	r1, r3, #5
 80016f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016fc:	0150      	lsls	r0, r2, #5
 80016fe:	4602      	mov	r2, r0
 8001700:	460b      	mov	r3, r1
 8001702:	4641      	mov	r1, r8
 8001704:	1a51      	subs	r1, r2, r1
 8001706:	60b9      	str	r1, [r7, #8]
 8001708:	4649      	mov	r1, r9
 800170a:	eb63 0301 	sbc.w	r3, r3, r1
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	f04f 0200 	mov.w	r2, #0
 8001714:	f04f 0300 	mov.w	r3, #0
 8001718:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800171c:	4659      	mov	r1, fp
 800171e:	018b      	lsls	r3, r1, #6
 8001720:	4651      	mov	r1, sl
 8001722:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001726:	4651      	mov	r1, sl
 8001728:	018a      	lsls	r2, r1, #6
 800172a:	4651      	mov	r1, sl
 800172c:	1a54      	subs	r4, r2, r1
 800172e:	4659      	mov	r1, fp
 8001730:	eb63 0501 	sbc.w	r5, r3, r1
 8001734:	f04f 0200 	mov.w	r2, #0
 8001738:	f04f 0300 	mov.w	r3, #0
 800173c:	00eb      	lsls	r3, r5, #3
 800173e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001742:	00e2      	lsls	r2, r4, #3
 8001744:	4614      	mov	r4, r2
 8001746:	461d      	mov	r5, r3
 8001748:	4643      	mov	r3, r8
 800174a:	18e3      	adds	r3, r4, r3
 800174c:	603b      	str	r3, [r7, #0]
 800174e:	464b      	mov	r3, r9
 8001750:	eb45 0303 	adc.w	r3, r5, r3
 8001754:	607b      	str	r3, [r7, #4]
 8001756:	f04f 0200 	mov.w	r2, #0
 800175a:	f04f 0300 	mov.w	r3, #0
 800175e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001762:	4629      	mov	r1, r5
 8001764:	028b      	lsls	r3, r1, #10
 8001766:	4621      	mov	r1, r4
 8001768:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800176c:	4621      	mov	r1, r4
 800176e:	028a      	lsls	r2, r1, #10
 8001770:	4610      	mov	r0, r2
 8001772:	4619      	mov	r1, r3
 8001774:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001778:	2200      	movs	r2, #0
 800177a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800177c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800177e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001782:	f7fe fd8f 	bl	80002a4 <__aeabi_uldivmod>
 8001786:	4602      	mov	r2, r0
 8001788:	460b      	mov	r3, r1
 800178a:	4613      	mov	r3, r2
 800178c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001790:	4b0d      	ldr	r3, [pc, #52]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0x458>)
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	0f1b      	lsrs	r3, r3, #28
 8001796:	f003 0307 	and.w	r3, r3, #7
 800179a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800179e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80017a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80017a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80017ae:	e003      	b.n	80017b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80017b0:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <HAL_RCC_GetSysClockFreq+0x45c>)
 80017b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80017b6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80017bc:	4618      	mov	r0, r3
 80017be:	37b8      	adds	r7, #184	@ 0xb8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017c6:	bf00      	nop
 80017c8:	40023800 	.word	0x40023800
 80017cc:	00f42400 	.word	0x00f42400

080017d0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e28d      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f000 8083 	beq.w	80018f6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80017f0:	4b94      	ldr	r3, [pc, #592]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	f003 030c 	and.w	r3, r3, #12
 80017f8:	2b04      	cmp	r3, #4
 80017fa:	d019      	beq.n	8001830 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017fc:	4b91      	ldr	r3, [pc, #580]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	f003 030c 	and.w	r3, r3, #12
        || \
 8001804:	2b08      	cmp	r3, #8
 8001806:	d106      	bne.n	8001816 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001808:	4b8e      	ldr	r3, [pc, #568]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001810:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001814:	d00c      	beq.n	8001830 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001816:	4b8b      	ldr	r3, [pc, #556]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800181e:	2b0c      	cmp	r3, #12
 8001820:	d112      	bne.n	8001848 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001822:	4b88      	ldr	r3, [pc, #544]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800182a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800182e:	d10b      	bne.n	8001848 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001830:	4b84      	ldr	r3, [pc, #528]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001838:	2b00      	cmp	r3, #0
 800183a:	d05b      	beq.n	80018f4 <HAL_RCC_OscConfig+0x124>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d157      	bne.n	80018f4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e25a      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001850:	d106      	bne.n	8001860 <HAL_RCC_OscConfig+0x90>
 8001852:	4b7c      	ldr	r3, [pc, #496]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a7b      	ldr	r2, [pc, #492]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800185c:	6013      	str	r3, [r2, #0]
 800185e:	e01d      	b.n	800189c <HAL_RCC_OscConfig+0xcc>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001868:	d10c      	bne.n	8001884 <HAL_RCC_OscConfig+0xb4>
 800186a:	4b76      	ldr	r3, [pc, #472]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a75      	ldr	r2, [pc, #468]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001870:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001874:	6013      	str	r3, [r2, #0]
 8001876:	4b73      	ldr	r3, [pc, #460]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a72      	ldr	r2, [pc, #456]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 800187c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001880:	6013      	str	r3, [r2, #0]
 8001882:	e00b      	b.n	800189c <HAL_RCC_OscConfig+0xcc>
 8001884:	4b6f      	ldr	r3, [pc, #444]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a6e      	ldr	r2, [pc, #440]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 800188a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800188e:	6013      	str	r3, [r2, #0]
 8001890:	4b6c      	ldr	r3, [pc, #432]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a6b      	ldr	r2, [pc, #428]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001896:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800189a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d013      	beq.n	80018cc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018a4:	f7ff f990 	bl	8000bc8 <HAL_GetTick>
 80018a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018aa:	e008      	b.n	80018be <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018ac:	f7ff f98c 	bl	8000bc8 <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b64      	cmp	r3, #100	@ 0x64
 80018b8:	d901      	bls.n	80018be <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e21f      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018be:	4b61      	ldr	r3, [pc, #388]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d0f0      	beq.n	80018ac <HAL_RCC_OscConfig+0xdc>
 80018ca:	e014      	b.n	80018f6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018cc:	f7ff f97c 	bl	8000bc8 <HAL_GetTick>
 80018d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018d2:	e008      	b.n	80018e6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018d4:	f7ff f978 	bl	8000bc8 <HAL_GetTick>
 80018d8:	4602      	mov	r2, r0
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b64      	cmp	r3, #100	@ 0x64
 80018e0:	d901      	bls.n	80018e6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e20b      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018e6:	4b57      	ldr	r3, [pc, #348]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d1f0      	bne.n	80018d4 <HAL_RCC_OscConfig+0x104>
 80018f2:	e000      	b.n	80018f6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d06f      	beq.n	80019e2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001902:	4b50      	ldr	r3, [pc, #320]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f003 030c 	and.w	r3, r3, #12
 800190a:	2b00      	cmp	r3, #0
 800190c:	d017      	beq.n	800193e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800190e:	4b4d      	ldr	r3, [pc, #308]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f003 030c 	and.w	r3, r3, #12
        || \
 8001916:	2b08      	cmp	r3, #8
 8001918:	d105      	bne.n	8001926 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800191a:	4b4a      	ldr	r3, [pc, #296]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d00b      	beq.n	800193e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001926:	4b47      	ldr	r3, [pc, #284]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800192e:	2b0c      	cmp	r3, #12
 8001930:	d11c      	bne.n	800196c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001932:	4b44      	ldr	r3, [pc, #272]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d116      	bne.n	800196c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800193e:	4b41      	ldr	r3, [pc, #260]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	2b00      	cmp	r3, #0
 8001948:	d005      	beq.n	8001956 <HAL_RCC_OscConfig+0x186>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	68db      	ldr	r3, [r3, #12]
 800194e:	2b01      	cmp	r3, #1
 8001950:	d001      	beq.n	8001956 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e1d3      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001956:	4b3b      	ldr	r3, [pc, #236]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	691b      	ldr	r3, [r3, #16]
 8001962:	00db      	lsls	r3, r3, #3
 8001964:	4937      	ldr	r1, [pc, #220]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001966:	4313      	orrs	r3, r2
 8001968:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800196a:	e03a      	b.n	80019e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d020      	beq.n	80019b6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001974:	4b34      	ldr	r3, [pc, #208]	@ (8001a48 <HAL_RCC_OscConfig+0x278>)
 8001976:	2201      	movs	r2, #1
 8001978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800197a:	f7ff f925 	bl	8000bc8 <HAL_GetTick>
 800197e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001980:	e008      	b.n	8001994 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001982:	f7ff f921 	bl	8000bc8 <HAL_GetTick>
 8001986:	4602      	mov	r2, r0
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	2b02      	cmp	r3, #2
 800198e:	d901      	bls.n	8001994 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001990:	2303      	movs	r3, #3
 8001992:	e1b4      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001994:	4b2b      	ldr	r3, [pc, #172]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0302 	and.w	r3, r3, #2
 800199c:	2b00      	cmp	r3, #0
 800199e:	d0f0      	beq.n	8001982 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019a0:	4b28      	ldr	r3, [pc, #160]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	691b      	ldr	r3, [r3, #16]
 80019ac:	00db      	lsls	r3, r3, #3
 80019ae:	4925      	ldr	r1, [pc, #148]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 80019b0:	4313      	orrs	r3, r2
 80019b2:	600b      	str	r3, [r1, #0]
 80019b4:	e015      	b.n	80019e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019b6:	4b24      	ldr	r3, [pc, #144]	@ (8001a48 <HAL_RCC_OscConfig+0x278>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019bc:	f7ff f904 	bl	8000bc8 <HAL_GetTick>
 80019c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019c2:	e008      	b.n	80019d6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019c4:	f7ff f900 	bl	8000bc8 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e193      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0302 	and.w	r3, r3, #2
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d1f0      	bne.n	80019c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0308 	and.w	r3, r3, #8
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d036      	beq.n	8001a5c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	695b      	ldr	r3, [r3, #20]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d016      	beq.n	8001a24 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019f6:	4b15      	ldr	r3, [pc, #84]	@ (8001a4c <HAL_RCC_OscConfig+0x27c>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019fc:	f7ff f8e4 	bl	8000bc8 <HAL_GetTick>
 8001a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a02:	e008      	b.n	8001a16 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a04:	f7ff f8e0 	bl	8000bc8 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e173      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a16:	4b0b      	ldr	r3, [pc, #44]	@ (8001a44 <HAL_RCC_OscConfig+0x274>)
 8001a18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d0f0      	beq.n	8001a04 <HAL_RCC_OscConfig+0x234>
 8001a22:	e01b      	b.n	8001a5c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a24:	4b09      	ldr	r3, [pc, #36]	@ (8001a4c <HAL_RCC_OscConfig+0x27c>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a2a:	f7ff f8cd 	bl	8000bc8 <HAL_GetTick>
 8001a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a30:	e00e      	b.n	8001a50 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a32:	f7ff f8c9 	bl	8000bc8 <HAL_GetTick>
 8001a36:	4602      	mov	r2, r0
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d907      	bls.n	8001a50 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	e15c      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
 8001a44:	40023800 	.word	0x40023800
 8001a48:	42470000 	.word	0x42470000
 8001a4c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a50:	4b8a      	ldr	r3, [pc, #552]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001a52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a54:	f003 0302 	and.w	r3, r3, #2
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d1ea      	bne.n	8001a32 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 0304 	and.w	r3, r3, #4
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	f000 8097 	beq.w	8001b98 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a6e:	4b83      	ldr	r3, [pc, #524]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d10f      	bne.n	8001a9a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	60bb      	str	r3, [r7, #8]
 8001a7e:	4b7f      	ldr	r3, [pc, #508]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a82:	4a7e      	ldr	r2, [pc, #504]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001a84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a88:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a8a:	4b7c      	ldr	r3, [pc, #496]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a92:	60bb      	str	r3, [r7, #8]
 8001a94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a96:	2301      	movs	r3, #1
 8001a98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a9a:	4b79      	ldr	r3, [pc, #484]	@ (8001c80 <HAL_RCC_OscConfig+0x4b0>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d118      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aa6:	4b76      	ldr	r3, [pc, #472]	@ (8001c80 <HAL_RCC_OscConfig+0x4b0>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a75      	ldr	r2, [pc, #468]	@ (8001c80 <HAL_RCC_OscConfig+0x4b0>)
 8001aac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ab0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ab2:	f7ff f889 	bl	8000bc8 <HAL_GetTick>
 8001ab6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab8:	e008      	b.n	8001acc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aba:	f7ff f885 	bl	8000bc8 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d901      	bls.n	8001acc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e118      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001acc:	4b6c      	ldr	r3, [pc, #432]	@ (8001c80 <HAL_RCC_OscConfig+0x4b0>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0f0      	beq.n	8001aba <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d106      	bne.n	8001aee <HAL_RCC_OscConfig+0x31e>
 8001ae0:	4b66      	ldr	r3, [pc, #408]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001ae2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ae4:	4a65      	ldr	r2, [pc, #404]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001ae6:	f043 0301 	orr.w	r3, r3, #1
 8001aea:	6713      	str	r3, [r2, #112]	@ 0x70
 8001aec:	e01c      	b.n	8001b28 <HAL_RCC_OscConfig+0x358>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	2b05      	cmp	r3, #5
 8001af4:	d10c      	bne.n	8001b10 <HAL_RCC_OscConfig+0x340>
 8001af6:	4b61      	ldr	r3, [pc, #388]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001afa:	4a60      	ldr	r2, [pc, #384]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001afc:	f043 0304 	orr.w	r3, r3, #4
 8001b00:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b02:	4b5e      	ldr	r3, [pc, #376]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b06:	4a5d      	ldr	r2, [pc, #372]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001b08:	f043 0301 	orr.w	r3, r3, #1
 8001b0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b0e:	e00b      	b.n	8001b28 <HAL_RCC_OscConfig+0x358>
 8001b10:	4b5a      	ldr	r3, [pc, #360]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001b12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b14:	4a59      	ldr	r2, [pc, #356]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001b16:	f023 0301 	bic.w	r3, r3, #1
 8001b1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b1c:	4b57      	ldr	r3, [pc, #348]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001b1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b20:	4a56      	ldr	r2, [pc, #344]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001b22:	f023 0304 	bic.w	r3, r3, #4
 8001b26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d015      	beq.n	8001b5c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b30:	f7ff f84a 	bl	8000bc8 <HAL_GetTick>
 8001b34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b36:	e00a      	b.n	8001b4e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b38:	f7ff f846 	bl	8000bc8 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e0d7      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b4e:	4b4b      	ldr	r3, [pc, #300]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d0ee      	beq.n	8001b38 <HAL_RCC_OscConfig+0x368>
 8001b5a:	e014      	b.n	8001b86 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b5c:	f7ff f834 	bl	8000bc8 <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b62:	e00a      	b.n	8001b7a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b64:	f7ff f830 	bl	8000bc8 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d901      	bls.n	8001b7a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e0c1      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b7a:	4b40      	ldr	r3, [pc, #256]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001b7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d1ee      	bne.n	8001b64 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b86:	7dfb      	ldrb	r3, [r7, #23]
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d105      	bne.n	8001b98 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b8c:	4b3b      	ldr	r3, [pc, #236]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b90:	4a3a      	ldr	r2, [pc, #232]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001b92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b96:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	f000 80ad 	beq.w	8001cfc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ba2:	4b36      	ldr	r3, [pc, #216]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	f003 030c 	and.w	r3, r3, #12
 8001baa:	2b08      	cmp	r3, #8
 8001bac:	d060      	beq.n	8001c70 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d145      	bne.n	8001c42 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bb6:	4b33      	ldr	r3, [pc, #204]	@ (8001c84 <HAL_RCC_OscConfig+0x4b4>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bbc:	f7ff f804 	bl	8000bc8 <HAL_GetTick>
 8001bc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bc2:	e008      	b.n	8001bd6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bc4:	f7ff f800 	bl	8000bc8 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d901      	bls.n	8001bd6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e093      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bd6:	4b29      	ldr	r3, [pc, #164]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d1f0      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	69da      	ldr	r2, [r3, #28]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a1b      	ldr	r3, [r3, #32]
 8001bea:	431a      	orrs	r2, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf0:	019b      	lsls	r3, r3, #6
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf8:	085b      	lsrs	r3, r3, #1
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	041b      	lsls	r3, r3, #16
 8001bfe:	431a      	orrs	r2, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c04:	061b      	lsls	r3, r3, #24
 8001c06:	431a      	orrs	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0c:	071b      	lsls	r3, r3, #28
 8001c0e:	491b      	ldr	r1, [pc, #108]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c14:	4b1b      	ldr	r3, [pc, #108]	@ (8001c84 <HAL_RCC_OscConfig+0x4b4>)
 8001c16:	2201      	movs	r2, #1
 8001c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1a:	f7fe ffd5 	bl	8000bc8 <HAL_GetTick>
 8001c1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c20:	e008      	b.n	8001c34 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c22:	f7fe ffd1 	bl	8000bc8 <HAL_GetTick>
 8001c26:	4602      	mov	r2, r0
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d901      	bls.n	8001c34 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e064      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c34:	4b11      	ldr	r3, [pc, #68]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d0f0      	beq.n	8001c22 <HAL_RCC_OscConfig+0x452>
 8001c40:	e05c      	b.n	8001cfc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c42:	4b10      	ldr	r3, [pc, #64]	@ (8001c84 <HAL_RCC_OscConfig+0x4b4>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c48:	f7fe ffbe 	bl	8000bc8 <HAL_GetTick>
 8001c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c4e:	e008      	b.n	8001c62 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c50:	f7fe ffba 	bl	8000bc8 <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e04d      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c62:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <HAL_RCC_OscConfig+0x4ac>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d1f0      	bne.n	8001c50 <HAL_RCC_OscConfig+0x480>
 8001c6e:	e045      	b.n	8001cfc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d107      	bne.n	8001c88 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e040      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
 8001c7c:	40023800 	.word	0x40023800
 8001c80:	40007000 	.word	0x40007000
 8001c84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c88:	4b1f      	ldr	r3, [pc, #124]	@ (8001d08 <HAL_RCC_OscConfig+0x538>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d030      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d129      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d122      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001cb8:	4013      	ands	r3, r2
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001cbe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d119      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cce:	085b      	lsrs	r3, r3, #1
 8001cd0:	3b01      	subs	r3, #1
 8001cd2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d10f      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ce2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d107      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d001      	beq.n	8001cfc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e000      	b.n	8001cfe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3718      	adds	r7, #24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40023800 	.word	0x40023800

08001d0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e041      	b.n	8001da2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d106      	bne.n	8001d38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 f839 	bl	8001daa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3304      	adds	r3, #4
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4610      	mov	r0, r2
 8001d4c:	f000 f9c0 	bl	80020d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001daa:	b480      	push	{r7}
 8001dac:	b083      	sub	sp, #12
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
	...

08001dc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d001      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e04e      	b.n	8001e76 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2202      	movs	r2, #2
 8001ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	68da      	ldr	r2, [r3, #12]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f042 0201 	orr.w	r2, r2, #1
 8001dee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a23      	ldr	r2, [pc, #140]	@ (8001e84 <HAL_TIM_Base_Start_IT+0xc4>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d022      	beq.n	8001e40 <HAL_TIM_Base_Start_IT+0x80>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e02:	d01d      	beq.n	8001e40 <HAL_TIM_Base_Start_IT+0x80>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a1f      	ldr	r2, [pc, #124]	@ (8001e88 <HAL_TIM_Base_Start_IT+0xc8>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d018      	beq.n	8001e40 <HAL_TIM_Base_Start_IT+0x80>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a1e      	ldr	r2, [pc, #120]	@ (8001e8c <HAL_TIM_Base_Start_IT+0xcc>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d013      	beq.n	8001e40 <HAL_TIM_Base_Start_IT+0x80>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a1c      	ldr	r2, [pc, #112]	@ (8001e90 <HAL_TIM_Base_Start_IT+0xd0>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d00e      	beq.n	8001e40 <HAL_TIM_Base_Start_IT+0x80>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a1b      	ldr	r2, [pc, #108]	@ (8001e94 <HAL_TIM_Base_Start_IT+0xd4>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d009      	beq.n	8001e40 <HAL_TIM_Base_Start_IT+0x80>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a19      	ldr	r2, [pc, #100]	@ (8001e98 <HAL_TIM_Base_Start_IT+0xd8>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d004      	beq.n	8001e40 <HAL_TIM_Base_Start_IT+0x80>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a18      	ldr	r2, [pc, #96]	@ (8001e9c <HAL_TIM_Base_Start_IT+0xdc>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d111      	bne.n	8001e64 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2b06      	cmp	r3, #6
 8001e50:	d010      	beq.n	8001e74 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f042 0201 	orr.w	r2, r2, #1
 8001e60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e62:	e007      	b.n	8001e74 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f042 0201 	orr.w	r2, r2, #1
 8001e72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	40010000 	.word	0x40010000
 8001e88:	40000400 	.word	0x40000400
 8001e8c:	40000800 	.word	0x40000800
 8001e90:	40000c00 	.word	0x40000c00
 8001e94:	40010400 	.word	0x40010400
 8001e98:	40014000 	.word	0x40014000
 8001e9c:	40001800 	.word	0x40001800

08001ea0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	691b      	ldr	r3, [r3, #16]
 8001eb6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	f003 0302 	and.w	r3, r3, #2
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d020      	beq.n	8001f04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d01b      	beq.n	8001f04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f06f 0202 	mvn.w	r2, #2
 8001ed4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	699b      	ldr	r3, [r3, #24]
 8001ee2:	f003 0303 	and.w	r3, r3, #3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d003      	beq.n	8001ef2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 f8d2 	bl	8002094 <HAL_TIM_IC_CaptureCallback>
 8001ef0:	e005      	b.n	8001efe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f000 f8c4 	bl	8002080 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 f8d5 	bl	80020a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2200      	movs	r2, #0
 8001f02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	f003 0304 	and.w	r3, r3, #4
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d020      	beq.n	8001f50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f003 0304 	and.w	r3, r3, #4
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d01b      	beq.n	8001f50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f06f 0204 	mvn.w	r2, #4
 8001f20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2202      	movs	r2, #2
 8001f26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	699b      	ldr	r3, [r3, #24]
 8001f2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d003      	beq.n	8001f3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f000 f8ac 	bl	8002094 <HAL_TIM_IC_CaptureCallback>
 8001f3c:	e005      	b.n	8001f4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f000 f89e 	bl	8002080 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f000 f8af 	bl	80020a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	f003 0308 	and.w	r3, r3, #8
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d020      	beq.n	8001f9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f003 0308 	and.w	r3, r3, #8
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d01b      	beq.n	8001f9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f06f 0208 	mvn.w	r2, #8
 8001f6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2204      	movs	r2, #4
 8001f72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	69db      	ldr	r3, [r3, #28]
 8001f7a:	f003 0303 	and.w	r3, r3, #3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d003      	beq.n	8001f8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 f886 	bl	8002094 <HAL_TIM_IC_CaptureCallback>
 8001f88:	e005      	b.n	8001f96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f000 f878 	bl	8002080 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 f889 	bl	80020a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	f003 0310 	and.w	r3, r3, #16
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d020      	beq.n	8001fe8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	f003 0310 	and.w	r3, r3, #16
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d01b      	beq.n	8001fe8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f06f 0210 	mvn.w	r2, #16
 8001fb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2208      	movs	r2, #8
 8001fbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	69db      	ldr	r3, [r3, #28]
 8001fc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d003      	beq.n	8001fd6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f000 f860 	bl	8002094 <HAL_TIM_IC_CaptureCallback>
 8001fd4:	e005      	b.n	8001fe2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 f852 	bl	8002080 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f000 f863 	bl	80020a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d00c      	beq.n	800200c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d007      	beq.n	800200c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f06f 0201 	mvn.w	r2, #1
 8002004:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7fe fc38 	bl	800087c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002012:	2b00      	cmp	r3, #0
 8002014:	d00c      	beq.n	8002030 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800201c:	2b00      	cmp	r3, #0
 800201e:	d007      	beq.n	8002030 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002028:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 f900 	bl	8002230 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002036:	2b00      	cmp	r3, #0
 8002038:	d00c      	beq.n	8002054 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002040:	2b00      	cmp	r3, #0
 8002042:	d007      	beq.n	8002054 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800204c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 f834 	bl	80020bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	f003 0320 	and.w	r3, r3, #32
 800205a:	2b00      	cmp	r3, #0
 800205c:	d00c      	beq.n	8002078 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f003 0320 	and.w	r3, r3, #32
 8002064:	2b00      	cmp	r3, #0
 8002066:	d007      	beq.n	8002078 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f06f 0220 	mvn.w	r2, #32
 8002070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f8d2 	bl	800221c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002078:	bf00      	nop
 800207a:	3710      	adds	r7, #16
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a43      	ldr	r2, [pc, #268]	@ (80021f0 <TIM_Base_SetConfig+0x120>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d013      	beq.n	8002110 <TIM_Base_SetConfig+0x40>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020ee:	d00f      	beq.n	8002110 <TIM_Base_SetConfig+0x40>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4a40      	ldr	r2, [pc, #256]	@ (80021f4 <TIM_Base_SetConfig+0x124>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d00b      	beq.n	8002110 <TIM_Base_SetConfig+0x40>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a3f      	ldr	r2, [pc, #252]	@ (80021f8 <TIM_Base_SetConfig+0x128>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d007      	beq.n	8002110 <TIM_Base_SetConfig+0x40>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4a3e      	ldr	r2, [pc, #248]	@ (80021fc <TIM_Base_SetConfig+0x12c>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d003      	beq.n	8002110 <TIM_Base_SetConfig+0x40>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4a3d      	ldr	r2, [pc, #244]	@ (8002200 <TIM_Base_SetConfig+0x130>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d108      	bne.n	8002122 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002116:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	68fa      	ldr	r2, [r7, #12]
 800211e:	4313      	orrs	r3, r2
 8002120:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a32      	ldr	r2, [pc, #200]	@ (80021f0 <TIM_Base_SetConfig+0x120>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d02b      	beq.n	8002182 <TIM_Base_SetConfig+0xb2>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002130:	d027      	beq.n	8002182 <TIM_Base_SetConfig+0xb2>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a2f      	ldr	r2, [pc, #188]	@ (80021f4 <TIM_Base_SetConfig+0x124>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d023      	beq.n	8002182 <TIM_Base_SetConfig+0xb2>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a2e      	ldr	r2, [pc, #184]	@ (80021f8 <TIM_Base_SetConfig+0x128>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d01f      	beq.n	8002182 <TIM_Base_SetConfig+0xb2>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a2d      	ldr	r2, [pc, #180]	@ (80021fc <TIM_Base_SetConfig+0x12c>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d01b      	beq.n	8002182 <TIM_Base_SetConfig+0xb2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a2c      	ldr	r2, [pc, #176]	@ (8002200 <TIM_Base_SetConfig+0x130>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d017      	beq.n	8002182 <TIM_Base_SetConfig+0xb2>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a2b      	ldr	r2, [pc, #172]	@ (8002204 <TIM_Base_SetConfig+0x134>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d013      	beq.n	8002182 <TIM_Base_SetConfig+0xb2>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a2a      	ldr	r2, [pc, #168]	@ (8002208 <TIM_Base_SetConfig+0x138>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d00f      	beq.n	8002182 <TIM_Base_SetConfig+0xb2>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a29      	ldr	r2, [pc, #164]	@ (800220c <TIM_Base_SetConfig+0x13c>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d00b      	beq.n	8002182 <TIM_Base_SetConfig+0xb2>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a28      	ldr	r2, [pc, #160]	@ (8002210 <TIM_Base_SetConfig+0x140>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d007      	beq.n	8002182 <TIM_Base_SetConfig+0xb2>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a27      	ldr	r2, [pc, #156]	@ (8002214 <TIM_Base_SetConfig+0x144>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d003      	beq.n	8002182 <TIM_Base_SetConfig+0xb2>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a26      	ldr	r2, [pc, #152]	@ (8002218 <TIM_Base_SetConfig+0x148>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d108      	bne.n	8002194 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002188:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	68db      	ldr	r3, [r3, #12]
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	4313      	orrs	r3, r2
 8002192:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	695b      	ldr	r3, [r3, #20]
 800219e:	4313      	orrs	r3, r2
 80021a0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	689a      	ldr	r2, [r3, #8]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4a0e      	ldr	r2, [pc, #56]	@ (80021f0 <TIM_Base_SetConfig+0x120>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d003      	beq.n	80021c2 <TIM_Base_SetConfig+0xf2>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4a10      	ldr	r2, [pc, #64]	@ (8002200 <TIM_Base_SetConfig+0x130>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d103      	bne.n	80021ca <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	691a      	ldr	r2, [r3, #16]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f043 0204 	orr.w	r2, r3, #4
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2201      	movs	r2, #1
 80021da:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	601a      	str	r2, [r3, #0]
}
 80021e2:	bf00      	nop
 80021e4:	3714      	adds	r7, #20
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	40010000 	.word	0x40010000
 80021f4:	40000400 	.word	0x40000400
 80021f8:	40000800 	.word	0x40000800
 80021fc:	40000c00 	.word	0x40000c00
 8002200:	40010400 	.word	0x40010400
 8002204:	40014000 	.word	0x40014000
 8002208:	40014400 	.word	0x40014400
 800220c:	40014800 	.word	0x40014800
 8002210:	40001800 	.word	0x40001800
 8002214:	40001c00 	.word	0x40001c00
 8002218:	40002000 	.word	0x40002000

0800221c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002224:	bf00      	nop
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f103 0208 	add.w	r2, r3, #8
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f04f 32ff 	mov.w	r2, #4294967295
 800225c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f103 0208 	add.w	r2, r3, #8
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f103 0208 	add.w	r2, r3, #8
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002292:	bf00      	nop
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800229e:	b480      	push	{r7}
 80022a0:	b085      	sub	sp, #20
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
 80022a6:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	68fa      	ldr	r2, [r7, #12]
 80022b2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	683a      	ldr	r2, [r7, #0]
 80022c2:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	1c5a      	adds	r2, r3, #1
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	601a      	str	r2, [r3, #0]
}
 80022da:	bf00      	nop
 80022dc:	3714      	adds	r7, #20
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80022e6:	b480      	push	{r7}
 80022e8:	b085      	sub	sp, #20
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
 80022ee:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022fc:	d103      	bne.n	8002306 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	691b      	ldr	r3, [r3, #16]
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	e00c      	b.n	8002320 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	3308      	adds	r3, #8
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	e002      	b.n	8002314 <vListInsert+0x2e>
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	60fb      	str	r3, [r7, #12]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68ba      	ldr	r2, [r7, #8]
 800231c:	429a      	cmp	r2, r3
 800231e:	d2f6      	bcs.n	800230e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	685a      	ldr	r2, [r3, #4]
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	683a      	ldr	r2, [r7, #0]
 800232e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	1c5a      	adds	r2, r3, #1
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	601a      	str	r2, [r3, #0]
}
 800234c:	bf00      	nop
 800234e:	3714      	adds	r7, #20
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	691b      	ldr	r3, [r3, #16]
 8002364:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	6892      	ldr	r2, [r2, #8]
 800236e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	6852      	ldr	r2, [r2, #4]
 8002378:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	429a      	cmp	r2, r3
 8002382:	d103      	bne.n	800238c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2200      	movs	r2, #0
 8002390:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	1e5a      	subs	r2, r3, #1
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3714      	adds	r7, #20
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d10b      	bne.n	80023d8 <xQueueGenericReset+0x2c>
        __asm volatile
 80023c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023c4:	f383 8811 	msr	BASEPRI, r3
 80023c8:	f3bf 8f6f 	isb	sy
 80023cc:	f3bf 8f4f 	dsb	sy
 80023d0:	60bb      	str	r3, [r7, #8]
    }
 80023d2:	bf00      	nop
 80023d4:	bf00      	nop
 80023d6:	e7fd      	b.n	80023d4 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80023d8:	f002 f8f8 	bl	80045cc <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023e4:	68f9      	ldr	r1, [r7, #12]
 80023e6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80023e8:	fb01 f303 	mul.w	r3, r1, r3
 80023ec:	441a      	add	r2, r3
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2200      	movs	r2, #0
 80023f6:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002408:	3b01      	subs	r3, #1
 800240a:	68f9      	ldr	r1, [r7, #12]
 800240c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800240e:	fb01 f303 	mul.w	r3, r1, r3
 8002412:	441a      	add	r2, r3
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	22ff      	movs	r2, #255	@ 0xff
 800241c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	22ff      	movs	r2, #255	@ 0xff
 8002424:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d114      	bne.n	8002458 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d01a      	beq.n	800246c <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	3310      	adds	r3, #16
 800243a:	4618      	mov	r0, r3
 800243c:	f001 f938 	bl	80036b0 <xTaskRemoveFromEventList>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d012      	beq.n	800246c <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8002446:	4b0d      	ldr	r3, [pc, #52]	@ (800247c <xQueueGenericReset+0xd0>)
 8002448:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800244c:	601a      	str	r2, [r3, #0]
 800244e:	f3bf 8f4f 	dsb	sy
 8002452:	f3bf 8f6f 	isb	sy
 8002456:	e009      	b.n	800246c <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	3310      	adds	r3, #16
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff fef1 	bl	8002244 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	3324      	adds	r3, #36	@ 0x24
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff feec 	bl	8002244 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800246c:	f002 f8e0 	bl	8004630 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8002470:	2301      	movs	r3, #1
}
 8002472:	4618      	mov	r0, r3
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	e000ed04 	.word	0xe000ed04

08002480 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002480:	b580      	push	{r7, lr}
 8002482:	b08c      	sub	sp, #48	@ 0x30
 8002484:	af02      	add	r7, sp, #8
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	60b9      	str	r1, [r7, #8]
 800248a:	4613      	mov	r3, r2
 800248c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d10b      	bne.n	80024ac <xQueueGenericCreate+0x2c>
        __asm volatile
 8002494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002498:	f383 8811 	msr	BASEPRI, r3
 800249c:	f3bf 8f6f 	isb	sy
 80024a0:	f3bf 8f4f 	dsb	sy
 80024a4:	61bb      	str	r3, [r7, #24]
    }
 80024a6:	bf00      	nop
 80024a8:	bf00      	nop
 80024aa:	e7fd      	b.n	80024a8 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	fb02 f303 	mul.w	r3, r2, r3
 80024b4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d006      	beq.n	80024ca <xQueueGenericCreate+0x4a>
 80024bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024c4:	68fa      	ldr	r2, [r7, #12]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d101      	bne.n	80024ce <xQueueGenericCreate+0x4e>
 80024ca:	2301      	movs	r3, #1
 80024cc:	e000      	b.n	80024d0 <xQueueGenericCreate+0x50>
 80024ce:	2300      	movs	r3, #0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d10b      	bne.n	80024ec <xQueueGenericCreate+0x6c>
        __asm volatile
 80024d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024d8:	f383 8811 	msr	BASEPRI, r3
 80024dc:	f3bf 8f6f 	isb	sy
 80024e0:	f3bf 8f4f 	dsb	sy
 80024e4:	617b      	str	r3, [r7, #20]
    }
 80024e6:	bf00      	nop
 80024e8:	bf00      	nop
 80024ea:	e7fd      	b.n	80024e8 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80024ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ee:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80024f2:	d90b      	bls.n	800250c <xQueueGenericCreate+0x8c>
        __asm volatile
 80024f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024f8:	f383 8811 	msr	BASEPRI, r3
 80024fc:	f3bf 8f6f 	isb	sy
 8002500:	f3bf 8f4f 	dsb	sy
 8002504:	613b      	str	r3, [r7, #16]
    }
 8002506:	bf00      	nop
 8002508:	bf00      	nop
 800250a:	e7fd      	b.n	8002508 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800250c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250e:	3350      	adds	r3, #80	@ 0x50
 8002510:	4618      	mov	r0, r3
 8002512:	f002 f98d 	bl	8004830 <pvPortMalloc>
 8002516:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8002518:	6a3b      	ldr	r3, [r7, #32]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00d      	beq.n	800253a <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800251e:	6a3b      	ldr	r3, [r7, #32]
 8002520:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3350      	adds	r3, #80	@ 0x50
 8002526:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002528:	79fa      	ldrb	r2, [r7, #7]
 800252a:	6a3b      	ldr	r3, [r7, #32]
 800252c:	9300      	str	r3, [sp, #0]
 800252e:	4613      	mov	r3, r2
 8002530:	69fa      	ldr	r2, [r7, #28]
 8002532:	68b9      	ldr	r1, [r7, #8]
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	f000 f805 	bl	8002544 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800253a:	6a3b      	ldr	r3, [r7, #32]
    }
 800253c:	4618      	mov	r0, r3
 800253e:	3728      	adds	r7, #40	@ 0x28
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
 8002550:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d103      	bne.n	8002560 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	e002      	b.n	8002566 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	68fa      	ldr	r2, [r7, #12]
 800256a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	68ba      	ldr	r2, [r7, #8]
 8002570:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002572:	2101      	movs	r1, #1
 8002574:	69b8      	ldr	r0, [r7, #24]
 8002576:	f7ff ff19 	bl	80023ac <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	78fa      	ldrb	r2, [r7, #3]
 800257e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8002582:	78fb      	ldrb	r3, [r7, #3]
 8002584:	68ba      	ldr	r2, [r7, #8]
 8002586:	68f9      	ldr	r1, [r7, #12]
 8002588:	2073      	movs	r0, #115	@ 0x73
 800258a:	f003 fac7 	bl	8005b1c <SEGGER_SYSVIEW_RecordU32x3>
}
 800258e:	bf00      	nop
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
	...

08002598 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b090      	sub	sp, #64	@ 0x40
 800259c:	af02      	add	r7, sp, #8
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	607a      	str	r2, [r7, #4]
 80025a4:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80025a6:	2300      	movs	r3, #0
 80025a8:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 80025ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d10b      	bne.n	80025cc <xQueueGenericSend+0x34>
        __asm volatile
 80025b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025b8:	f383 8811 	msr	BASEPRI, r3
 80025bc:	f3bf 8f6f 	isb	sy
 80025c0:	f3bf 8f4f 	dsb	sy
 80025c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 80025c6:	bf00      	nop
 80025c8:	bf00      	nop
 80025ca:	e7fd      	b.n	80025c8 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d103      	bne.n	80025da <xQueueGenericSend+0x42>
 80025d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <xQueueGenericSend+0x46>
 80025da:	2301      	movs	r3, #1
 80025dc:	e000      	b.n	80025e0 <xQueueGenericSend+0x48>
 80025de:	2300      	movs	r3, #0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d10b      	bne.n	80025fc <xQueueGenericSend+0x64>
        __asm volatile
 80025e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025e8:	f383 8811 	msr	BASEPRI, r3
 80025ec:	f3bf 8f6f 	isb	sy
 80025f0:	f3bf 8f4f 	dsb	sy
 80025f4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 80025f6:	bf00      	nop
 80025f8:	bf00      	nop
 80025fa:	e7fd      	b.n	80025f8 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d103      	bne.n	800260a <xQueueGenericSend+0x72>
 8002602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002604:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002606:	2b01      	cmp	r3, #1
 8002608:	d101      	bne.n	800260e <xQueueGenericSend+0x76>
 800260a:	2301      	movs	r3, #1
 800260c:	e000      	b.n	8002610 <xQueueGenericSend+0x78>
 800260e:	2300      	movs	r3, #0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d10b      	bne.n	800262c <xQueueGenericSend+0x94>
        __asm volatile
 8002614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002618:	f383 8811 	msr	BASEPRI, r3
 800261c:	f3bf 8f6f 	isb	sy
 8002620:	f3bf 8f4f 	dsb	sy
 8002624:	623b      	str	r3, [r7, #32]
    }
 8002626:	bf00      	nop
 8002628:	bf00      	nop
 800262a:	e7fd      	b.n	8002628 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800262c:	f001 f9e4 	bl	80039f8 <xTaskGetSchedulerState>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d102      	bne.n	800263c <xQueueGenericSend+0xa4>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d101      	bne.n	8002640 <xQueueGenericSend+0xa8>
 800263c:	2301      	movs	r3, #1
 800263e:	e000      	b.n	8002642 <xQueueGenericSend+0xaa>
 8002640:	2300      	movs	r3, #0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d10b      	bne.n	800265e <xQueueGenericSend+0xc6>
        __asm volatile
 8002646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800264a:	f383 8811 	msr	BASEPRI, r3
 800264e:	f3bf 8f6f 	isb	sy
 8002652:	f3bf 8f4f 	dsb	sy
 8002656:	61fb      	str	r3, [r7, #28]
    }
 8002658:	bf00      	nop
 800265a:	bf00      	nop
 800265c:	e7fd      	b.n	800265a <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800265e:	f001 ffb5 	bl	80045cc <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002664:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800266a:	429a      	cmp	r2, r3
 800266c:	d302      	bcc.n	8002674 <xQueueGenericSend+0xdc>
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	2b02      	cmp	r3, #2
 8002672:	d136      	bne.n	80026e2 <xQueueGenericSend+0x14a>
            {
                traceQUEUE_SEND( pxQueue );
 8002674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002676:	4618      	mov	r0, r3
 8002678:	f003 ffdc 	bl	8006634 <SEGGER_SYSVIEW_ShrinkId>
 800267c:	68ba      	ldr	r2, [r7, #8]
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	9300      	str	r3, [sp, #0]
 8002684:	460b      	mov	r3, r1
 8002686:	4601      	mov	r1, r0
 8002688:	205a      	movs	r0, #90	@ 0x5a
 800268a:	f003 fabd 	bl	8005c08 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	68b9      	ldr	r1, [r7, #8]
 8002692:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002694:	f000 fa80 	bl	8002b98 <prvCopyDataToQueue>
 8002698:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800269a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800269c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d010      	beq.n	80026c4 <xQueueGenericSend+0x12c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80026a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026a4:	3324      	adds	r3, #36	@ 0x24
 80026a6:	4618      	mov	r0, r3
 80026a8:	f001 f802 	bl	80036b0 <xTaskRemoveFromEventList>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d013      	beq.n	80026da <xQueueGenericSend+0x142>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80026b2:	4b4d      	ldr	r3, [pc, #308]	@ (80027e8 <xQueueGenericSend+0x250>)
 80026b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	f3bf 8f4f 	dsb	sy
 80026be:	f3bf 8f6f 	isb	sy
 80026c2:	e00a      	b.n	80026da <xQueueGenericSend+0x142>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80026c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d007      	beq.n	80026da <xQueueGenericSend+0x142>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 80026ca:	4b47      	ldr	r3, [pc, #284]	@ (80027e8 <xQueueGenericSend+0x250>)
 80026cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	f3bf 8f4f 	dsb	sy
 80026d6:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80026da:	f001 ffa9 	bl	8004630 <vPortExitCritical>
                return pdPASS;
 80026de:	2301      	movs	r3, #1
 80026e0:	e07d      	b.n	80027de <xQueueGenericSend+0x246>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d110      	bne.n	800270a <xQueueGenericSend+0x172>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80026e8:	f001 ffa2 	bl	8004630 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 80026ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026ee:	4618      	mov	r0, r3
 80026f0:	f003 ffa0 	bl	8006634 <SEGGER_SYSVIEW_ShrinkId>
 80026f4:	68ba      	ldr	r2, [r7, #8]
 80026f6:	6879      	ldr	r1, [r7, #4]
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	9300      	str	r3, [sp, #0]
 80026fc:	460b      	mov	r3, r1
 80026fe:	4601      	mov	r1, r0
 8002700:	205a      	movs	r0, #90	@ 0x5a
 8002702:	f003 fa81 	bl	8005c08 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8002706:	2300      	movs	r3, #0
 8002708:	e069      	b.n	80027de <xQueueGenericSend+0x246>
                }
                else if( xEntryTimeSet == pdFALSE )
 800270a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800270c:	2b00      	cmp	r3, #0
 800270e:	d106      	bne.n	800271e <xQueueGenericSend+0x186>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002710:	f107 0314 	add.w	r3, r7, #20
 8002714:	4618      	mov	r0, r3
 8002716:	f001 f833 	bl	8003780 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800271a:	2301      	movs	r3, #1
 800271c:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800271e:	f001 ff87 	bl	8004630 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002722:	f000 fd75 	bl	8003210 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002726:	f001 ff51 	bl	80045cc <vPortEnterCritical>
 800272a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800272c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002730:	b25b      	sxtb	r3, r3
 8002732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002736:	d103      	bne.n	8002740 <xQueueGenericSend+0x1a8>
 8002738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002742:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002746:	b25b      	sxtb	r3, r3
 8002748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800274c:	d103      	bne.n	8002756 <xQueueGenericSend+0x1be>
 800274e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002750:	2200      	movs	r2, #0
 8002752:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002756:	f001 ff6b 	bl	8004630 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800275a:	1d3a      	adds	r2, r7, #4
 800275c:	f107 0314 	add.w	r3, r7, #20
 8002760:	4611      	mov	r1, r2
 8002762:	4618      	mov	r0, r3
 8002764:	f001 f822 	bl	80037ac <xTaskCheckForTimeOut>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d124      	bne.n	80027b8 <xQueueGenericSend+0x220>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800276e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002770:	f000 fb0a 	bl	8002d88 <prvIsQueueFull>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d018      	beq.n	80027ac <xQueueGenericSend+0x214>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800277a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800277c:	3310      	adds	r3, #16
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	4611      	mov	r1, r2
 8002782:	4618      	mov	r0, r3
 8002784:	f000 ff3e 	bl	8003604 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002788:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800278a:	f000 fa95 	bl	8002cb8 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800278e:	f000 fd4d 	bl	800322c <xTaskResumeAll>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	f47f af62 	bne.w	800265e <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 800279a:	4b13      	ldr	r3, [pc, #76]	@ (80027e8 <xQueueGenericSend+0x250>)
 800279c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80027a0:	601a      	str	r2, [r3, #0]
 80027a2:	f3bf 8f4f 	dsb	sy
 80027a6:	f3bf 8f6f 	isb	sy
 80027aa:	e758      	b.n	800265e <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80027ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80027ae:	f000 fa83 	bl	8002cb8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80027b2:	f000 fd3b 	bl	800322c <xTaskResumeAll>
 80027b6:	e752      	b.n	800265e <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80027b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80027ba:	f000 fa7d 	bl	8002cb8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80027be:	f000 fd35 	bl	800322c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 80027c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027c4:	4618      	mov	r0, r3
 80027c6:	f003 ff35 	bl	8006634 <SEGGER_SYSVIEW_ShrinkId>
 80027ca:	68ba      	ldr	r2, [r7, #8]
 80027cc:	6879      	ldr	r1, [r7, #4]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	460b      	mov	r3, r1
 80027d4:	4601      	mov	r1, r0
 80027d6:	205a      	movs	r0, #90	@ 0x5a
 80027d8:	f003 fa16 	bl	8005c08 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 80027dc:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3738      	adds	r7, #56	@ 0x38
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	e000ed04 	.word	0xe000ed04

080027ec <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b090      	sub	sp, #64	@ 0x40
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
 80027f8:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 80027fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10b      	bne.n	800281c <xQueueGenericSendFromISR+0x30>
        __asm volatile
 8002804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002808:	f383 8811 	msr	BASEPRI, r3
 800280c:	f3bf 8f6f 	isb	sy
 8002810:	f3bf 8f4f 	dsb	sy
 8002814:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8002816:	bf00      	nop
 8002818:	bf00      	nop
 800281a:	e7fd      	b.n	8002818 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d103      	bne.n	800282a <xQueueGenericSendFromISR+0x3e>
 8002822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <xQueueGenericSendFromISR+0x42>
 800282a:	2301      	movs	r3, #1
 800282c:	e000      	b.n	8002830 <xQueueGenericSendFromISR+0x44>
 800282e:	2300      	movs	r3, #0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10b      	bne.n	800284c <xQueueGenericSendFromISR+0x60>
        __asm volatile
 8002834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002838:	f383 8811 	msr	BASEPRI, r3
 800283c:	f3bf 8f6f 	isb	sy
 8002840:	f3bf 8f4f 	dsb	sy
 8002844:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8002846:	bf00      	nop
 8002848:	bf00      	nop
 800284a:	e7fd      	b.n	8002848 <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	2b02      	cmp	r3, #2
 8002850:	d103      	bne.n	800285a <xQueueGenericSendFromISR+0x6e>
 8002852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002854:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002856:	2b01      	cmp	r3, #1
 8002858:	d101      	bne.n	800285e <xQueueGenericSendFromISR+0x72>
 800285a:	2301      	movs	r3, #1
 800285c:	e000      	b.n	8002860 <xQueueGenericSendFromISR+0x74>
 800285e:	2300      	movs	r3, #0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d10b      	bne.n	800287c <xQueueGenericSendFromISR+0x90>
        __asm volatile
 8002864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002868:	f383 8811 	msr	BASEPRI, r3
 800286c:	f3bf 8f6f 	isb	sy
 8002870:	f3bf 8f4f 	dsb	sy
 8002874:	623b      	str	r3, [r7, #32]
    }
 8002876:	bf00      	nop
 8002878:	bf00      	nop
 800287a:	e7fd      	b.n	8002878 <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800287c:	f001 ff96 	bl	80047ac <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8002880:	f3ef 8211 	mrs	r2, BASEPRI
 8002884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002888:	f383 8811 	msr	BASEPRI, r3
 800288c:	f3bf 8f6f 	isb	sy
 8002890:	f3bf 8f4f 	dsb	sy
 8002894:	61fa      	str	r2, [r7, #28]
 8002896:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8002898:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800289a:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800289c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800289e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80028a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d302      	bcc.n	80028ae <xQueueGenericSendFromISR+0xc2>
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d149      	bne.n	8002942 <xQueueGenericSendFromISR+0x156>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80028ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80028b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80028b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 80028be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028c0:	4618      	mov	r0, r3
 80028c2:	f003 feb7 	bl	8006634 <SEGGER_SYSVIEW_ShrinkId>
 80028c6:	4601      	mov	r1, r0
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	461a      	mov	r2, r3
 80028cc:	2060      	movs	r0, #96	@ 0x60
 80028ce:	f003 f8cb 	bl	8005a68 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	68b9      	ldr	r1, [r7, #8]
 80028d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80028d8:	f000 f95e 	bl	8002b98 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80028dc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80028e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e4:	d112      	bne.n	800290c <xQueueGenericSendFromISR+0x120>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80028e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d026      	beq.n	800293c <xQueueGenericSendFromISR+0x150>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80028ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028f0:	3324      	adds	r3, #36	@ 0x24
 80028f2:	4618      	mov	r0, r3
 80028f4:	f000 fedc 	bl	80036b0 <xTaskRemoveFromEventList>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d01e      	beq.n	800293c <xQueueGenericSendFromISR+0x150>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d01b      	beq.n	800293c <xQueueGenericSendFromISR+0x150>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	e017      	b.n	800293c <xQueueGenericSendFromISR+0x150>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800290c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002910:	2b7f      	cmp	r3, #127	@ 0x7f
 8002912:	d10b      	bne.n	800292c <xQueueGenericSendFromISR+0x140>
        __asm volatile
 8002914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002918:	f383 8811 	msr	BASEPRI, r3
 800291c:	f3bf 8f6f 	isb	sy
 8002920:	f3bf 8f4f 	dsb	sy
 8002924:	617b      	str	r3, [r7, #20]
    }
 8002926:	bf00      	nop
 8002928:	bf00      	nop
 800292a:	e7fd      	b.n	8002928 <xQueueGenericSendFromISR+0x13c>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800292c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002930:	3301      	adds	r3, #1
 8002932:	b2db      	uxtb	r3, r3
 8002934:	b25a      	sxtb	r2, r3
 8002936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002938:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 800293c:	2301      	movs	r3, #1
 800293e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
 8002940:	e00b      	b.n	800295a <xQueueGenericSendFromISR+0x16e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8002942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002944:	4618      	mov	r0, r3
 8002946:	f003 fe75 	bl	8006634 <SEGGER_SYSVIEW_ShrinkId>
 800294a:	4601      	mov	r1, r0
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	461a      	mov	r2, r3
 8002950:	2060      	movs	r0, #96	@ 0x60
 8002952:	f003 f889 	bl	8005a68 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8002956:	2300      	movs	r3, #0
 8002958:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800295a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800295c:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002964:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002966:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002968:	4618      	mov	r0, r3
 800296a:	3740      	adds	r7, #64	@ 0x40
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002970:	b590      	push	{r4, r7, lr}
 8002972:	b08f      	sub	sp, #60	@ 0x3c
 8002974:	af02      	add	r7, sp, #8
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800297c:	2300      	movs	r3, #0
 800297e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10b      	bne.n	80029a2 <xQueueReceive+0x32>
        __asm volatile
 800298a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800298e:	f383 8811 	msr	BASEPRI, r3
 8002992:	f3bf 8f6f 	isb	sy
 8002996:	f3bf 8f4f 	dsb	sy
 800299a:	623b      	str	r3, [r7, #32]
    }
 800299c:	bf00      	nop
 800299e:	bf00      	nop
 80029a0:	e7fd      	b.n	800299e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d103      	bne.n	80029b0 <xQueueReceive+0x40>
 80029a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <xQueueReceive+0x44>
 80029b0:	2301      	movs	r3, #1
 80029b2:	e000      	b.n	80029b6 <xQueueReceive+0x46>
 80029b4:	2300      	movs	r3, #0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d10b      	bne.n	80029d2 <xQueueReceive+0x62>
        __asm volatile
 80029ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029be:	f383 8811 	msr	BASEPRI, r3
 80029c2:	f3bf 8f6f 	isb	sy
 80029c6:	f3bf 8f4f 	dsb	sy
 80029ca:	61fb      	str	r3, [r7, #28]
    }
 80029cc:	bf00      	nop
 80029ce:	bf00      	nop
 80029d0:	e7fd      	b.n	80029ce <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80029d2:	f001 f811 	bl	80039f8 <xTaskGetSchedulerState>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d102      	bne.n	80029e2 <xQueueReceive+0x72>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <xQueueReceive+0x76>
 80029e2:	2301      	movs	r3, #1
 80029e4:	e000      	b.n	80029e8 <xQueueReceive+0x78>
 80029e6:	2300      	movs	r3, #0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d10b      	bne.n	8002a04 <xQueueReceive+0x94>
        __asm volatile
 80029ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029f0:	f383 8811 	msr	BASEPRI, r3
 80029f4:	f3bf 8f6f 	isb	sy
 80029f8:	f3bf 8f4f 	dsb	sy
 80029fc:	61bb      	str	r3, [r7, #24]
    }
 80029fe:	bf00      	nop
 8002a00:	bf00      	nop
 8002a02:	e7fd      	b.n	8002a00 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002a04:	f001 fde2 	bl	80045cc <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a0c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d02f      	beq.n	8002a74 <xQueueReceive+0x104>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002a14:	68b9      	ldr	r1, [r7, #8]
 8002a16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a18:	f000 f928 	bl	8002c6c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f003 fe08 	bl	8006634 <SEGGER_SYSVIEW_ShrinkId>
 8002a24:	4604      	mov	r4, r0
 8002a26:	2000      	movs	r0, #0
 8002a28:	f003 fe04 	bl	8006634 <SEGGER_SYSVIEW_ShrinkId>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2101      	movs	r1, #1
 8002a32:	9100      	str	r1, [sp, #0]
 8002a34:	4621      	mov	r1, r4
 8002a36:	205c      	movs	r0, #92	@ 0x5c
 8002a38:	f003 f8e6 	bl	8005c08 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3e:	1e5a      	subs	r2, r3, #1
 8002a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a42:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d00f      	beq.n	8002a6c <xQueueReceive+0xfc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a4e:	3310      	adds	r3, #16
 8002a50:	4618      	mov	r0, r3
 8002a52:	f000 fe2d 	bl	80036b0 <xTaskRemoveFromEventList>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d007      	beq.n	8002a6c <xQueueReceive+0xfc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002a5c:	4b4d      	ldr	r3, [pc, #308]	@ (8002b94 <xQueueReceive+0x224>)
 8002a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a62:	601a      	str	r2, [r3, #0]
 8002a64:	f3bf 8f4f 	dsb	sy
 8002a68:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002a6c:	f001 fde0 	bl	8004630 <vPortExitCritical>
                return pdPASS;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e08a      	b.n	8002b8a <xQueueReceive+0x21a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d113      	bne.n	8002aa2 <xQueueReceive+0x132>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002a7a:	f001 fdd9 	bl	8004630 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a80:	4618      	mov	r0, r3
 8002a82:	f003 fdd7 	bl	8006634 <SEGGER_SYSVIEW_ShrinkId>
 8002a86:	4604      	mov	r4, r0
 8002a88:	2000      	movs	r0, #0
 8002a8a:	f003 fdd3 	bl	8006634 <SEGGER_SYSVIEW_ShrinkId>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2101      	movs	r1, #1
 8002a94:	9100      	str	r1, [sp, #0]
 8002a96:	4621      	mov	r1, r4
 8002a98:	205c      	movs	r0, #92	@ 0x5c
 8002a9a:	f003 f8b5 	bl	8005c08 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	e073      	b.n	8002b8a <xQueueReceive+0x21a>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d106      	bne.n	8002ab6 <xQueueReceive+0x146>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002aa8:	f107 0310 	add.w	r3, r7, #16
 8002aac:	4618      	mov	r0, r3
 8002aae:	f000 fe67 	bl	8003780 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002ab6:	f001 fdbb 	bl	8004630 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002aba:	f000 fba9 	bl	8003210 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002abe:	f001 fd85 	bl	80045cc <vPortEnterCritical>
 8002ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ac4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002ac8:	b25b      	sxtb	r3, r3
 8002aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ace:	d103      	bne.n	8002ad8 <xQueueReceive+0x168>
 8002ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ada:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002ade:	b25b      	sxtb	r3, r3
 8002ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae4:	d103      	bne.n	8002aee <xQueueReceive+0x17e>
 8002ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002aee:	f001 fd9f 	bl	8004630 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002af2:	1d3a      	adds	r2, r7, #4
 8002af4:	f107 0310 	add.w	r3, r7, #16
 8002af8:	4611      	mov	r1, r2
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 fe56 	bl	80037ac <xTaskCheckForTimeOut>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d124      	bne.n	8002b50 <xQueueReceive+0x1e0>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002b08:	f000 f928 	bl	8002d5c <prvIsQueueEmpty>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d018      	beq.n	8002b44 <xQueueReceive+0x1d4>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b14:	3324      	adds	r3, #36	@ 0x24
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	4611      	mov	r1, r2
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f000 fd72 	bl	8003604 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002b20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002b22:	f000 f8c9 	bl	8002cb8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002b26:	f000 fb81 	bl	800322c <xTaskResumeAll>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	f47f af69 	bne.w	8002a04 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8002b32:	4b18      	ldr	r3, [pc, #96]	@ (8002b94 <xQueueReceive+0x224>)
 8002b34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	f3bf 8f4f 	dsb	sy
 8002b3e:	f3bf 8f6f 	isb	sy
 8002b42:	e75f      	b.n	8002a04 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002b44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002b46:	f000 f8b7 	bl	8002cb8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002b4a:	f000 fb6f 	bl	800322c <xTaskResumeAll>
 8002b4e:	e759      	b.n	8002a04 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002b50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002b52:	f000 f8b1 	bl	8002cb8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002b56:	f000 fb69 	bl	800322c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002b5c:	f000 f8fe 	bl	8002d5c <prvIsQueueEmpty>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	f43f af4e 	beq.w	8002a04 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f003 fd62 	bl	8006634 <SEGGER_SYSVIEW_ShrinkId>
 8002b70:	4604      	mov	r4, r0
 8002b72:	2000      	movs	r0, #0
 8002b74:	f003 fd5e 	bl	8006634 <SEGGER_SYSVIEW_ShrinkId>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2101      	movs	r1, #1
 8002b7e:	9100      	str	r1, [sp, #0]
 8002b80:	4621      	mov	r1, r4
 8002b82:	205c      	movs	r0, #92	@ 0x5c
 8002b84:	f003 f840 	bl	8005c08 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002b88:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3734      	adds	r7, #52	@ 0x34
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd90      	pop	{r4, r7, pc}
 8002b92:	bf00      	nop
 8002b94:	e000ed04 	.word	0xe000ed04

08002b98 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b086      	sub	sp, #24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bac:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d10d      	bne.n	8002bd2 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d14d      	bne.n	8002c5a <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f000 ff36 	bl	8003a34 <xTaskPriorityDisinherit>
 8002bc8:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	609a      	str	r2, [r3, #8]
 8002bd0:	e043      	b.n	8002c5a <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d119      	bne.n	8002c0c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6858      	ldr	r0, [r3, #4]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be0:	461a      	mov	r2, r3
 8002be2:	68b9      	ldr	r1, [r7, #8]
 8002be4:	f004 f8eb 	bl	8006dbe <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	685a      	ldr	r2, [r3, #4]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf0:	441a      	add	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d32b      	bcc.n	8002c5a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	605a      	str	r2, [r3, #4]
 8002c0a:	e026      	b.n	8002c5a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	68d8      	ldr	r0, [r3, #12]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c14:	461a      	mov	r2, r3
 8002c16:	68b9      	ldr	r1, [r7, #8]
 8002c18:	f004 f8d1 	bl	8006dbe <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	68da      	ldr	r2, [r3, #12]
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c24:	425b      	negs	r3, r3
 8002c26:	441a      	add	r2, r3
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	68da      	ldr	r2, [r3, #12]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d207      	bcs.n	8002c48 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	689a      	ldr	r2, [r3, #8]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c40:	425b      	negs	r3, r3
 8002c42:	441a      	add	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d105      	bne.n	8002c5a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d002      	beq.n	8002c5a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	3b01      	subs	r3, #1
 8002c58:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	1c5a      	adds	r2, r3, #1
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8002c62:	697b      	ldr	r3, [r7, #20]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d018      	beq.n	8002cb0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68da      	ldr	r2, [r3, #12]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c86:	441a      	add	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	68da      	ldr	r2, [r3, #12]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d303      	bcc.n	8002ca0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	68d9      	ldr	r1, [r3, #12]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca8:	461a      	mov	r2, r3
 8002caa:	6838      	ldr	r0, [r7, #0]
 8002cac:	f004 f887 	bl	8006dbe <memcpy>
    }
}
 8002cb0:	bf00      	nop
 8002cb2:	3708      	adds	r7, #8
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002cc0:	f001 fc84 	bl	80045cc <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002cca:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002ccc:	e011      	b.n	8002cf2 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d012      	beq.n	8002cfc <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	3324      	adds	r3, #36	@ 0x24
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f000 fce8 	bl	80036b0 <xTaskRemoveFromEventList>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002ce6:	f000 fdc9 	bl	800387c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002cea:	7bfb      	ldrb	r3, [r7, #15]
 8002cec:	3b01      	subs	r3, #1
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002cf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	dce9      	bgt.n	8002cce <prvUnlockQueue+0x16>
 8002cfa:	e000      	b.n	8002cfe <prvUnlockQueue+0x46>
                        break;
 8002cfc:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	22ff      	movs	r2, #255	@ 0xff
 8002d02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8002d06:	f001 fc93 	bl	8004630 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002d0a:	f001 fc5f 	bl	80045cc <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002d14:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d16:	e011      	b.n	8002d3c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d012      	beq.n	8002d46 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	3310      	adds	r3, #16
 8002d24:	4618      	mov	r0, r3
 8002d26:	f000 fcc3 	bl	80036b0 <xTaskRemoveFromEventList>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d001      	beq.n	8002d34 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002d30:	f000 fda4 	bl	800387c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002d34:	7bbb      	ldrb	r3, [r7, #14]
 8002d36:	3b01      	subs	r3, #1
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	dce9      	bgt.n	8002d18 <prvUnlockQueue+0x60>
 8002d44:	e000      	b.n	8002d48 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002d46:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	22ff      	movs	r2, #255	@ 0xff
 8002d4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8002d50:	f001 fc6e 	bl	8004630 <vPortExitCritical>
}
 8002d54:	bf00      	nop
 8002d56:	3710      	adds	r7, #16
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002d64:	f001 fc32 	bl	80045cc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d102      	bne.n	8002d76 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002d70:	2301      	movs	r3, #1
 8002d72:	60fb      	str	r3, [r7, #12]
 8002d74:	e001      	b.n	8002d7a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002d76:	2300      	movs	r3, #0
 8002d78:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002d7a:	f001 fc59 	bl	8004630 <vPortExitCritical>

    return xReturn;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002d90:	f001 fc1c 	bl	80045cc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d102      	bne.n	8002da6 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002da0:	2301      	movs	r3, #1
 8002da2:	60fb      	str	r3, [r7, #12]
 8002da4:	e001      	b.n	8002daa <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002da6:	2300      	movs	r3, #0
 8002da8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002daa:	f001 fc41 	bl	8004630 <vPortExitCritical>

    return xReturn;
 8002dae:	68fb      	ldr	r3, [r7, #12]
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3710      	adds	r7, #16
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	60fb      	str	r3, [r7, #12]
 8002dc6:	e01e      	b.n	8002e06 <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002dc8:	4a13      	ldr	r2, [pc, #76]	@ (8002e18 <vQueueAddToRegistry+0x60>)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d115      	bne.n	8002e00 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002dd4:	4910      	ldr	r1, [pc, #64]	@ (8002e18 <vQueueAddToRegistry+0x60>)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	683a      	ldr	r2, [r7, #0]
 8002dda:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002dde:	4a0e      	ldr	r2, [pc, #56]	@ (8002e18 <vQueueAddToRegistry+0x60>)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	00db      	lsls	r3, r3, #3
 8002de4:	4413      	add	r3, r2
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f003 fc21 	bl	8006634 <SEGGER_SYSVIEW_ShrinkId>
 8002df2:	4601      	mov	r1, r0
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	461a      	mov	r2, r3
 8002df8:	2071      	movs	r0, #113	@ 0x71
 8002dfa:	f002 fe35 	bl	8005a68 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002dfe:	e006      	b.n	8002e0e <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	3301      	adds	r3, #1
 8002e04:	60fb      	str	r3, [r7, #12]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2b07      	cmp	r3, #7
 8002e0a:	d9dd      	bls.n	8002dc8 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002e0c:	bf00      	nop
 8002e0e:	bf00      	nop
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	200000d4 	.word	0x200000d4

08002e1c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002e2c:	f001 fbce 	bl	80045cc <vPortEnterCritical>
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002e36:	b25b      	sxtb	r3, r3
 8002e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e3c:	d103      	bne.n	8002e46 <vQueueWaitForMessageRestricted+0x2a>
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002e4c:	b25b      	sxtb	r3, r3
 8002e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e52:	d103      	bne.n	8002e5c <vQueueWaitForMessageRestricted+0x40>
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002e5c:	f001 fbe8 	bl	8004630 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d106      	bne.n	8002e76 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	3324      	adds	r3, #36	@ 0x24
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	68b9      	ldr	r1, [r7, #8]
 8002e70:	4618      	mov	r0, r3
 8002e72:	f000 fbed 	bl	8003650 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002e76:	6978      	ldr	r0, [r7, #20]
 8002e78:	f7ff ff1e 	bl	8002cb8 <prvUnlockQueue>
    }
 8002e7c:	bf00      	nop
 8002e7e:	3718      	adds	r7, #24
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b08c      	sub	sp, #48	@ 0x30
 8002e88:	af04      	add	r7, sp, #16
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	603b      	str	r3, [r7, #0]
 8002e90:	4613      	mov	r3, r2
 8002e92:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002e94:	88fb      	ldrh	r3, [r7, #6]
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f001 fcc9 	bl	8004830 <pvPortMalloc>
 8002e9e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00e      	beq.n	8002ec4 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002ea6:	2058      	movs	r0, #88	@ 0x58
 8002ea8:	f001 fcc2 	bl	8004830 <pvPortMalloc>
 8002eac:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002eba:	e005      	b.n	8002ec8 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002ebc:	6978      	ldr	r0, [r7, #20]
 8002ebe:	f001 fd99 	bl	80049f4 <vPortFree>
 8002ec2:	e001      	b.n	8002ec8 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d013      	beq.n	8002ef6 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002ece:	88fa      	ldrh	r2, [r7, #6]
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	9303      	str	r3, [sp, #12]
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	9302      	str	r3, [sp, #8]
 8002ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eda:	9301      	str	r3, [sp, #4]
 8002edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ede:	9300      	str	r3, [sp, #0]
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	68b9      	ldr	r1, [r7, #8]
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f000 f80e 	bl	8002f06 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002eea:	69f8      	ldr	r0, [r7, #28]
 8002eec:	f000 f8a2 	bl	8003034 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	61bb      	str	r3, [r7, #24]
 8002ef4:	e002      	b.n	8002efc <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8002efa:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002efc:	69bb      	ldr	r3, [r7, #24]
    }
 8002efe:	4618      	mov	r0, r3
 8002f00:	3720      	adds	r7, #32
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b088      	sub	sp, #32
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	60f8      	str	r0, [r7, #12]
 8002f0e:	60b9      	str	r1, [r7, #8]
 8002f10:	607a      	str	r2, [r7, #4]
 8002f12:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f16:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	21a5      	movs	r1, #165	@ 0xa5
 8002f20:	f003 feea 	bl	8006cf8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	4413      	add	r3, r2
 8002f34:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	f023 0307 	bic.w	r3, r3, #7
 8002f3c:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	f003 0307 	and.w	r3, r3, #7
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d00b      	beq.n	8002f60 <prvInitialiseNewTask+0x5a>
        __asm volatile
 8002f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f4c:	f383 8811 	msr	BASEPRI, r3
 8002f50:	f3bf 8f6f 	isb	sy
 8002f54:	f3bf 8f4f 	dsb	sy
 8002f58:	617b      	str	r3, [r7, #20]
    }
 8002f5a:	bf00      	nop
 8002f5c:	bf00      	nop
 8002f5e:	e7fd      	b.n	8002f5c <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d01f      	beq.n	8002fa6 <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002f66:	2300      	movs	r3, #0
 8002f68:	61fb      	str	r3, [r7, #28]
 8002f6a:	e012      	b.n	8002f92 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002f6c:	68ba      	ldr	r2, [r7, #8]
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	4413      	add	r3, r2
 8002f72:	7819      	ldrb	r1, [r3, #0]
 8002f74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	4413      	add	r3, r2
 8002f7a:	3334      	adds	r3, #52	@ 0x34
 8002f7c:	460a      	mov	r2, r1
 8002f7e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002f80:	68ba      	ldr	r2, [r7, #8]
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	4413      	add	r3, r2
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d006      	beq.n	8002f9a <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	3301      	adds	r3, #1
 8002f90:	61fb      	str	r3, [r7, #28]
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	2b09      	cmp	r3, #9
 8002f96:	d9e9      	bls.n	8002f6c <prvInitialiseNewTask+0x66>
 8002f98:	e000      	b.n	8002f9c <prvInitialiseNewTask+0x96>
            {
                break;
 8002f9a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8002fa4:	e003      	b.n	8002fae <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fb0:	2b04      	cmp	r3, #4
 8002fb2:	d901      	bls.n	8002fb8 <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002fb4:	2304      	movs	r3, #4
 8002fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fbc:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fc2:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fcc:	3304      	adds	r3, #4
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7ff f958 	bl	8002284 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fd6:	3318      	adds	r3, #24
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff f953 	bl	8002284 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fe0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fe2:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fe6:	f1c3 0205 	rsb	r2, r3, #5
 8002fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fec:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ff2:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff6:	3350      	adds	r3, #80	@ 0x50
 8002ff8:	2204      	movs	r2, #4
 8002ffa:	2100      	movs	r1, #0
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f003 fe7b 	bl	8006cf8 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8003002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003004:	3354      	adds	r3, #84	@ 0x54
 8003006:	2201      	movs	r2, #1
 8003008:	2100      	movs	r1, #0
 800300a:	4618      	mov	r0, r3
 800300c:	f003 fe74 	bl	8006cf8 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003010:	683a      	ldr	r2, [r7, #0]
 8003012:	68f9      	ldr	r1, [r7, #12]
 8003014:	69b8      	ldr	r0, [r7, #24]
 8003016:	f001 f925 	bl	8004264 <pxPortInitialiseStack>
 800301a:	4602      	mov	r2, r0
 800301c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800301e:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003022:	2b00      	cmp	r3, #0
 8003024:	d002      	beq.n	800302c <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003028:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800302a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800302c:	bf00      	nop
 800302e:	3720      	adds	r7, #32
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003034:	b5b0      	push	{r4, r5, r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af02      	add	r7, sp, #8
 800303a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 800303c:	f001 fac6 	bl	80045cc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003040:	4b3b      	ldr	r3, [pc, #236]	@ (8003130 <prvAddNewTaskToReadyList+0xfc>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	3301      	adds	r3, #1
 8003046:	4a3a      	ldr	r2, [pc, #232]	@ (8003130 <prvAddNewTaskToReadyList+0xfc>)
 8003048:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800304a:	4b3a      	ldr	r3, [pc, #232]	@ (8003134 <prvAddNewTaskToReadyList+0x100>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d109      	bne.n	8003066 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8003052:	4a38      	ldr	r2, [pc, #224]	@ (8003134 <prvAddNewTaskToReadyList+0x100>)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003058:	4b35      	ldr	r3, [pc, #212]	@ (8003130 <prvAddNewTaskToReadyList+0xfc>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d110      	bne.n	8003082 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8003060:	f000 fc30 	bl	80038c4 <prvInitialiseTaskLists>
 8003064:	e00d      	b.n	8003082 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8003066:	4b34      	ldr	r3, [pc, #208]	@ (8003138 <prvAddNewTaskToReadyList+0x104>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d109      	bne.n	8003082 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800306e:	4b31      	ldr	r3, [pc, #196]	@ (8003134 <prvAddNewTaskToReadyList+0x100>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003078:	429a      	cmp	r2, r3
 800307a:	d802      	bhi.n	8003082 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800307c:	4a2d      	ldr	r2, [pc, #180]	@ (8003134 <prvAddNewTaskToReadyList+0x100>)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8003082:	4b2e      	ldr	r3, [pc, #184]	@ (800313c <prvAddNewTaskToReadyList+0x108>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	3301      	adds	r3, #1
 8003088:	4a2c      	ldr	r2, [pc, #176]	@ (800313c <prvAddNewTaskToReadyList+0x108>)
 800308a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800308c:	4b2b      	ldr	r3, [pc, #172]	@ (800313c <prvAddNewTaskToReadyList+0x108>)
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d016      	beq.n	80030c8 <prvAddNewTaskToReadyList+0x94>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4618      	mov	r0, r3
 800309e:	f003 f9a3 	bl	80063e8 <SEGGER_SYSVIEW_OnTaskCreate>
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b2:	461d      	mov	r5, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	461c      	mov	r4, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030be:	1ae3      	subs	r3, r4, r3
 80030c0:	9300      	str	r3, [sp, #0]
 80030c2:	462b      	mov	r3, r5
 80030c4:	f001 fe66 	bl	8004d94 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f003 fa10 	bl	80064f0 <SEGGER_SYSVIEW_OnTaskStartReady>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d4:	2201      	movs	r2, #1
 80030d6:	409a      	lsls	r2, r3
 80030d8:	4b19      	ldr	r3, [pc, #100]	@ (8003140 <prvAddNewTaskToReadyList+0x10c>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4313      	orrs	r3, r2
 80030de:	4a18      	ldr	r2, [pc, #96]	@ (8003140 <prvAddNewTaskToReadyList+0x10c>)
 80030e0:	6013      	str	r3, [r2, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030e6:	4613      	mov	r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	4413      	add	r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	4a15      	ldr	r2, [pc, #84]	@ (8003144 <prvAddNewTaskToReadyList+0x110>)
 80030f0:	441a      	add	r2, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	3304      	adds	r3, #4
 80030f6:	4619      	mov	r1, r3
 80030f8:	4610      	mov	r0, r2
 80030fa:	f7ff f8d0 	bl	800229e <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80030fe:	f001 fa97 	bl	8004630 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003102:	4b0d      	ldr	r3, [pc, #52]	@ (8003138 <prvAddNewTaskToReadyList+0x104>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00e      	beq.n	8003128 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800310a:	4b0a      	ldr	r3, [pc, #40]	@ (8003134 <prvAddNewTaskToReadyList+0x100>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003114:	429a      	cmp	r2, r3
 8003116:	d207      	bcs.n	8003128 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003118:	4b0b      	ldr	r3, [pc, #44]	@ (8003148 <prvAddNewTaskToReadyList+0x114>)
 800311a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800311e:	601a      	str	r2, [r3, #0]
 8003120:	f3bf 8f4f 	dsb	sy
 8003124:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003128:	bf00      	nop
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bdb0      	pop	{r4, r5, r7, pc}
 8003130:	200001ec 	.word	0x200001ec
 8003134:	20000114 	.word	0x20000114
 8003138:	200001f8 	.word	0x200001f8
 800313c:	20000208 	.word	0x20000208
 8003140:	200001f4 	.word	0x200001f4
 8003144:	20000118 	.word	0x20000118
 8003148:	e000ed04 	.word	0xe000ed04

0800314c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8003152:	4b27      	ldr	r3, [pc, #156]	@ (80031f0 <vTaskStartScheduler+0xa4>)
 8003154:	9301      	str	r3, [sp, #4]
 8003156:	2300      	movs	r3, #0
 8003158:	9300      	str	r3, [sp, #0]
 800315a:	2300      	movs	r3, #0
 800315c:	2282      	movs	r2, #130	@ 0x82
 800315e:	4925      	ldr	r1, [pc, #148]	@ (80031f4 <vTaskStartScheduler+0xa8>)
 8003160:	4825      	ldr	r0, [pc, #148]	@ (80031f8 <vTaskStartScheduler+0xac>)
 8003162:	f7ff fe8f 	bl	8002e84 <xTaskCreate>
 8003166:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d102      	bne.n	8003174 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 800316e:	f000 fd5b 	bl	8003c28 <xTimerCreateTimerTask>
 8003172:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d124      	bne.n	80031c4 <vTaskStartScheduler+0x78>
        __asm volatile
 800317a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800317e:	f383 8811 	msr	BASEPRI, r3
 8003182:	f3bf 8f6f 	isb	sy
 8003186:	f3bf 8f4f 	dsb	sy
 800318a:	60bb      	str	r3, [r7, #8]
    }
 800318c:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800318e:	4b1b      	ldr	r3, [pc, #108]	@ (80031fc <vTaskStartScheduler+0xb0>)
 8003190:	f04f 32ff 	mov.w	r2, #4294967295
 8003194:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003196:	4b1a      	ldr	r3, [pc, #104]	@ (8003200 <vTaskStartScheduler+0xb4>)
 8003198:	2201      	movs	r2, #1
 800319a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800319c:	4b19      	ldr	r3, [pc, #100]	@ (8003204 <vTaskStartScheduler+0xb8>)
 800319e:	2200      	movs	r2, #0
 80031a0:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80031a2:	4b19      	ldr	r3, [pc, #100]	@ (8003208 <vTaskStartScheduler+0xbc>)
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	4b12      	ldr	r3, [pc, #72]	@ (80031f0 <vTaskStartScheduler+0xa4>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d102      	bne.n	80031b4 <vTaskStartScheduler+0x68>
 80031ae:	f003 f8ff 	bl	80063b0 <SEGGER_SYSVIEW_OnIdle>
 80031b2:	e004      	b.n	80031be <vTaskStartScheduler+0x72>
 80031b4:	4b14      	ldr	r3, [pc, #80]	@ (8003208 <vTaskStartScheduler+0xbc>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f003 f957 	bl	800646c <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80031be:	f001 f8e1 	bl	8004384 <xPortStartScheduler>
 80031c2:	e00f      	b.n	80031e4 <vTaskStartScheduler+0x98>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ca:	d10b      	bne.n	80031e4 <vTaskStartScheduler+0x98>
        __asm volatile
 80031cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031d0:	f383 8811 	msr	BASEPRI, r3
 80031d4:	f3bf 8f6f 	isb	sy
 80031d8:	f3bf 8f4f 	dsb	sy
 80031dc:	607b      	str	r3, [r7, #4]
    }
 80031de:	bf00      	nop
 80031e0:	bf00      	nop
 80031e2:	e7fd      	b.n	80031e0 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80031e4:	4b09      	ldr	r3, [pc, #36]	@ (800320c <vTaskStartScheduler+0xc0>)
 80031e6:	681b      	ldr	r3, [r3, #0]
}
 80031e8:	bf00      	nop
 80031ea:	3710      	adds	r7, #16
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	20000210 	.word	0x20000210
 80031f4:	080072c0 	.word	0x080072c0
 80031f8:	08003895 	.word	0x08003895
 80031fc:	2000020c 	.word	0x2000020c
 8003200:	200001f8 	.word	0x200001f8
 8003204:	200001f0 	.word	0x200001f0
 8003208:	20000114 	.word	0x20000114
 800320c:	080073c8 	.word	0x080073c8

08003210 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003214:	4b04      	ldr	r3, [pc, #16]	@ (8003228 <vTaskSuspendAll+0x18>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	3301      	adds	r3, #1
 800321a:	4a03      	ldr	r2, [pc, #12]	@ (8003228 <vTaskSuspendAll+0x18>)
 800321c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800321e:	bf00      	nop
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	20000214 	.word	0x20000214

0800322c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003232:	2300      	movs	r3, #0
 8003234:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003236:	2300      	movs	r3, #0
 8003238:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800323a:	4b44      	ldr	r3, [pc, #272]	@ (800334c <xTaskResumeAll+0x120>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d10b      	bne.n	800325a <xTaskResumeAll+0x2e>
        __asm volatile
 8003242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003246:	f383 8811 	msr	BASEPRI, r3
 800324a:	f3bf 8f6f 	isb	sy
 800324e:	f3bf 8f4f 	dsb	sy
 8003252:	603b      	str	r3, [r7, #0]
    }
 8003254:	bf00      	nop
 8003256:	bf00      	nop
 8003258:	e7fd      	b.n	8003256 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800325a:	f001 f9b7 	bl	80045cc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800325e:	4b3b      	ldr	r3, [pc, #236]	@ (800334c <xTaskResumeAll+0x120>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	3b01      	subs	r3, #1
 8003264:	4a39      	ldr	r2, [pc, #228]	@ (800334c <xTaskResumeAll+0x120>)
 8003266:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003268:	4b38      	ldr	r3, [pc, #224]	@ (800334c <xTaskResumeAll+0x120>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d165      	bne.n	800333c <xTaskResumeAll+0x110>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003270:	4b37      	ldr	r3, [pc, #220]	@ (8003350 <xTaskResumeAll+0x124>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d061      	beq.n	800333c <xTaskResumeAll+0x110>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003278:	e032      	b.n	80032e0 <xTaskResumeAll+0xb4>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800327a:	4b36      	ldr	r3, [pc, #216]	@ (8003354 <xTaskResumeAll+0x128>)
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	3318      	adds	r3, #24
 8003286:	4618      	mov	r0, r3
 8003288:	f7ff f866 	bl	8002358 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	3304      	adds	r3, #4
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff f861 	bl	8002358 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	4618      	mov	r0, r3
 800329a:	f003 f929 	bl	80064f0 <SEGGER_SYSVIEW_OnTaskStartReady>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a2:	2201      	movs	r2, #1
 80032a4:	409a      	lsls	r2, r3
 80032a6:	4b2c      	ldr	r3, [pc, #176]	@ (8003358 <xTaskResumeAll+0x12c>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4313      	orrs	r3, r2
 80032ac:	4a2a      	ldr	r2, [pc, #168]	@ (8003358 <xTaskResumeAll+0x12c>)
 80032ae:	6013      	str	r3, [r2, #0]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032b4:	4613      	mov	r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	4413      	add	r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	4a27      	ldr	r2, [pc, #156]	@ (800335c <xTaskResumeAll+0x130>)
 80032be:	441a      	add	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	3304      	adds	r3, #4
 80032c4:	4619      	mov	r1, r3
 80032c6:	4610      	mov	r0, r2
 80032c8:	f7fe ffe9 	bl	800229e <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032d0:	4b23      	ldr	r3, [pc, #140]	@ (8003360 <xTaskResumeAll+0x134>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d302      	bcc.n	80032e0 <xTaskResumeAll+0xb4>
                    {
                        xYieldPending = pdTRUE;
 80032da:	4b22      	ldr	r3, [pc, #136]	@ (8003364 <xTaskResumeAll+0x138>)
 80032dc:	2201      	movs	r2, #1
 80032de:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80032e0:	4b1c      	ldr	r3, [pc, #112]	@ (8003354 <xTaskResumeAll+0x128>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1c8      	bne.n	800327a <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <xTaskResumeAll+0xc6>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80032ee:	f000 fb67 	bl	80039c0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80032f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003368 <xTaskResumeAll+0x13c>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d010      	beq.n	8003320 <xTaskResumeAll+0xf4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80032fe:	f000 f859 	bl	80033b4 <xTaskIncrementTick>
 8003302:	4603      	mov	r3, r0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d002      	beq.n	800330e <xTaskResumeAll+0xe2>
                            {
                                xYieldPending = pdTRUE;
 8003308:	4b16      	ldr	r3, [pc, #88]	@ (8003364 <xTaskResumeAll+0x138>)
 800330a:	2201      	movs	r2, #1
 800330c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	3b01      	subs	r3, #1
 8003312:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1f1      	bne.n	80032fe <xTaskResumeAll+0xd2>

                        xPendedTicks = 0;
 800331a:	4b13      	ldr	r3, [pc, #76]	@ (8003368 <xTaskResumeAll+0x13c>)
 800331c:	2200      	movs	r2, #0
 800331e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003320:	4b10      	ldr	r3, [pc, #64]	@ (8003364 <xTaskResumeAll+0x138>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d009      	beq.n	800333c <xTaskResumeAll+0x110>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003328:	2301      	movs	r3, #1
 800332a:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800332c:	4b0f      	ldr	r3, [pc, #60]	@ (800336c <xTaskResumeAll+0x140>)
 800332e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003332:	601a      	str	r2, [r3, #0]
 8003334:	f3bf 8f4f 	dsb	sy
 8003338:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800333c:	f001 f978 	bl	8004630 <vPortExitCritical>

    return xAlreadyYielded;
 8003340:	68bb      	ldr	r3, [r7, #8]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3710      	adds	r7, #16
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	20000214 	.word	0x20000214
 8003350:	200001ec 	.word	0x200001ec
 8003354:	200001ac 	.word	0x200001ac
 8003358:	200001f4 	.word	0x200001f4
 800335c:	20000118 	.word	0x20000118
 8003360:	20000114 	.word	0x20000114
 8003364:	20000200 	.word	0x20000200
 8003368:	200001fc 	.word	0x200001fc
 800336c:	e000ed04 	.word	0xe000ed04

08003370 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003376:	4b05      	ldr	r3, [pc, #20]	@ (800338c <xTaskGetTickCount+0x1c>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 800337c:	687b      	ldr	r3, [r7, #4]
}
 800337e:	4618      	mov	r0, r3
 8003380:	370c      	adds	r7, #12
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	200001f0 	.word	0x200001f0

08003390 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003396:	f001 fa09 	bl	80047ac <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800339a:	2300      	movs	r3, #0
 800339c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800339e:	4b04      	ldr	r3, [pc, #16]	@ (80033b0 <xTaskGetTickCountFromISR+0x20>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80033a4:	683b      	ldr	r3, [r7, #0]
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3708      	adds	r7, #8
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	200001f0 	.word	0x200001f0

080033b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80033ba:	2300      	movs	r3, #0
 80033bc:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033be:	4b51      	ldr	r3, [pc, #324]	@ (8003504 <xTaskIncrementTick+0x150>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	f040 8093 	bne.w	80034ee <xTaskIncrementTick+0x13a>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80033c8:	4b4f      	ldr	r3, [pc, #316]	@ (8003508 <xTaskIncrementTick+0x154>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	3301      	adds	r3, #1
 80033ce:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80033d0:	4a4d      	ldr	r2, [pc, #308]	@ (8003508 <xTaskIncrementTick+0x154>)
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d121      	bne.n	8003420 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80033dc:	4b4b      	ldr	r3, [pc, #300]	@ (800350c <xTaskIncrementTick+0x158>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00b      	beq.n	80033fe <xTaskIncrementTick+0x4a>
        __asm volatile
 80033e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033ea:	f383 8811 	msr	BASEPRI, r3
 80033ee:	f3bf 8f6f 	isb	sy
 80033f2:	f3bf 8f4f 	dsb	sy
 80033f6:	603b      	str	r3, [r7, #0]
    }
 80033f8:	bf00      	nop
 80033fa:	bf00      	nop
 80033fc:	e7fd      	b.n	80033fa <xTaskIncrementTick+0x46>
 80033fe:	4b43      	ldr	r3, [pc, #268]	@ (800350c <xTaskIncrementTick+0x158>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	60fb      	str	r3, [r7, #12]
 8003404:	4b42      	ldr	r3, [pc, #264]	@ (8003510 <xTaskIncrementTick+0x15c>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a40      	ldr	r2, [pc, #256]	@ (800350c <xTaskIncrementTick+0x158>)
 800340a:	6013      	str	r3, [r2, #0]
 800340c:	4a40      	ldr	r2, [pc, #256]	@ (8003510 <xTaskIncrementTick+0x15c>)
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6013      	str	r3, [r2, #0]
 8003412:	4b40      	ldr	r3, [pc, #256]	@ (8003514 <xTaskIncrementTick+0x160>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	3301      	adds	r3, #1
 8003418:	4a3e      	ldr	r2, [pc, #248]	@ (8003514 <xTaskIncrementTick+0x160>)
 800341a:	6013      	str	r3, [r2, #0]
 800341c:	f000 fad0 	bl	80039c0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003420:	4b3d      	ldr	r3, [pc, #244]	@ (8003518 <xTaskIncrementTick+0x164>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	429a      	cmp	r2, r3
 8003428:	d34c      	bcc.n	80034c4 <xTaskIncrementTick+0x110>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800342a:	4b38      	ldr	r3, [pc, #224]	@ (800350c <xTaskIncrementTick+0x158>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d104      	bne.n	800343e <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003434:	4b38      	ldr	r3, [pc, #224]	@ (8003518 <xTaskIncrementTick+0x164>)
 8003436:	f04f 32ff 	mov.w	r2, #4294967295
 800343a:	601a      	str	r2, [r3, #0]
                    break;
 800343c:	e042      	b.n	80034c4 <xTaskIncrementTick+0x110>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800343e:	4b33      	ldr	r3, [pc, #204]	@ (800350c <xTaskIncrementTick+0x158>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800344e:	693a      	ldr	r2, [r7, #16]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	429a      	cmp	r2, r3
 8003454:	d203      	bcs.n	800345e <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003456:	4a30      	ldr	r2, [pc, #192]	@ (8003518 <xTaskIncrementTick+0x164>)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800345c:	e032      	b.n	80034c4 <xTaskIncrementTick+0x110>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	3304      	adds	r3, #4
 8003462:	4618      	mov	r0, r3
 8003464:	f7fe ff78 	bl	8002358 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346c:	2b00      	cmp	r3, #0
 800346e:	d004      	beq.n	800347a <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	3318      	adds	r3, #24
 8003474:	4618      	mov	r0, r3
 8003476:	f7fe ff6f 	bl	8002358 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	4618      	mov	r0, r3
 800347e:	f003 f837 	bl	80064f0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003486:	2201      	movs	r2, #1
 8003488:	409a      	lsls	r2, r3
 800348a:	4b24      	ldr	r3, [pc, #144]	@ (800351c <xTaskIncrementTick+0x168>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4313      	orrs	r3, r2
 8003490:	4a22      	ldr	r2, [pc, #136]	@ (800351c <xTaskIncrementTick+0x168>)
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003498:	4613      	mov	r3, r2
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	4413      	add	r3, r2
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	4a1f      	ldr	r2, [pc, #124]	@ (8003520 <xTaskIncrementTick+0x16c>)
 80034a2:	441a      	add	r2, r3
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	3304      	adds	r3, #4
 80034a8:	4619      	mov	r1, r3
 80034aa:	4610      	mov	r0, r2
 80034ac:	f7fe fef7 	bl	800229e <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003524 <xTaskIncrementTick+0x170>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d3b5      	bcc.n	800342a <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 80034be:	2301      	movs	r3, #1
 80034c0:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034c2:	e7b2      	b.n	800342a <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80034c4:	4b17      	ldr	r3, [pc, #92]	@ (8003524 <xTaskIncrementTick+0x170>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034ca:	4915      	ldr	r1, [pc, #84]	@ (8003520 <xTaskIncrementTick+0x16c>)
 80034cc:	4613      	mov	r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	4413      	add	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	440b      	add	r3, r1
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d901      	bls.n	80034e0 <xTaskIncrementTick+0x12c>
                {
                    xSwitchRequired = pdTRUE;
 80034dc:	2301      	movs	r3, #1
 80034de:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80034e0:	4b11      	ldr	r3, [pc, #68]	@ (8003528 <xTaskIncrementTick+0x174>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d007      	beq.n	80034f8 <xTaskIncrementTick+0x144>
                {
                    xSwitchRequired = pdTRUE;
 80034e8:	2301      	movs	r3, #1
 80034ea:	617b      	str	r3, [r7, #20]
 80034ec:	e004      	b.n	80034f8 <xTaskIncrementTick+0x144>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80034ee:	4b0f      	ldr	r3, [pc, #60]	@ (800352c <xTaskIncrementTick+0x178>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	3301      	adds	r3, #1
 80034f4:	4a0d      	ldr	r2, [pc, #52]	@ (800352c <xTaskIncrementTick+0x178>)
 80034f6:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80034f8:	697b      	ldr	r3, [r7, #20]
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3718      	adds	r7, #24
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	20000214 	.word	0x20000214
 8003508:	200001f0 	.word	0x200001f0
 800350c:	200001a4 	.word	0x200001a4
 8003510:	200001a8 	.word	0x200001a8
 8003514:	20000204 	.word	0x20000204
 8003518:	2000020c 	.word	0x2000020c
 800351c:	200001f4 	.word	0x200001f4
 8003520:	20000118 	.word	0x20000118
 8003524:	20000114 	.word	0x20000114
 8003528:	20000200 	.word	0x20000200
 800352c:	200001fc 	.word	0x200001fc

08003530 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003536:	4b2d      	ldr	r3, [pc, #180]	@ (80035ec <vTaskSwitchContext+0xbc>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d003      	beq.n	8003546 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800353e:	4b2c      	ldr	r3, [pc, #176]	@ (80035f0 <vTaskSwitchContext+0xc0>)
 8003540:	2201      	movs	r2, #1
 8003542:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003544:	e04e      	b.n	80035e4 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 8003546:	4b2a      	ldr	r3, [pc, #168]	@ (80035f0 <vTaskSwitchContext+0xc0>)
 8003548:	2200      	movs	r2, #0
 800354a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800354c:	4b29      	ldr	r3, [pc, #164]	@ (80035f4 <vTaskSwitchContext+0xc4>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	fab3 f383 	clz	r3, r3
 8003558:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800355a:	7afb      	ldrb	r3, [r7, #11]
 800355c:	f1c3 031f 	rsb	r3, r3, #31
 8003560:	617b      	str	r3, [r7, #20]
 8003562:	4925      	ldr	r1, [pc, #148]	@ (80035f8 <vTaskSwitchContext+0xc8>)
 8003564:	697a      	ldr	r2, [r7, #20]
 8003566:	4613      	mov	r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	4413      	add	r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	440b      	add	r3, r1
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d10b      	bne.n	800358e <vTaskSwitchContext+0x5e>
        __asm volatile
 8003576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800357a:	f383 8811 	msr	BASEPRI, r3
 800357e:	f3bf 8f6f 	isb	sy
 8003582:	f3bf 8f4f 	dsb	sy
 8003586:	607b      	str	r3, [r7, #4]
    }
 8003588:	bf00      	nop
 800358a:	bf00      	nop
 800358c:	e7fd      	b.n	800358a <vTaskSwitchContext+0x5a>
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	4613      	mov	r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	4413      	add	r3, r2
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	4a17      	ldr	r2, [pc, #92]	@ (80035f8 <vTaskSwitchContext+0xc8>)
 800359a:	4413      	add	r3, r2
 800359c:	613b      	str	r3, [r7, #16]
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	685a      	ldr	r2, [r3, #4]
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	605a      	str	r2, [r3, #4]
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	3308      	adds	r3, #8
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d104      	bne.n	80035be <vTaskSwitchContext+0x8e>
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	685a      	ldr	r2, [r3, #4]
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	605a      	str	r2, [r3, #4]
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	4a0d      	ldr	r2, [pc, #52]	@ (80035fc <vTaskSwitchContext+0xcc>)
 80035c6:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 80035c8:	4b0c      	ldr	r3, [pc, #48]	@ (80035fc <vTaskSwitchContext+0xcc>)
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003600 <vTaskSwitchContext+0xd0>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d102      	bne.n	80035da <vTaskSwitchContext+0xaa>
 80035d4:	f002 feec 	bl	80063b0 <SEGGER_SYSVIEW_OnIdle>
}
 80035d8:	e004      	b.n	80035e4 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 80035da:	4b08      	ldr	r3, [pc, #32]	@ (80035fc <vTaskSwitchContext+0xcc>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4618      	mov	r0, r3
 80035e0:	f002 ff44 	bl	800646c <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80035e4:	bf00      	nop
 80035e6:	3718      	adds	r7, #24
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	20000214 	.word	0x20000214
 80035f0:	20000200 	.word	0x20000200
 80035f4:	200001f4 	.word	0x200001f4
 80035f8:	20000118 	.word	0x20000118
 80035fc:	20000114 	.word	0x20000114
 8003600:	20000210 	.word	0x20000210

08003604 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10b      	bne.n	800362c <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8003614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003618:	f383 8811 	msr	BASEPRI, r3
 800361c:	f3bf 8f6f 	isb	sy
 8003620:	f3bf 8f4f 	dsb	sy
 8003624:	60fb      	str	r3, [r7, #12]
    }
 8003626:	bf00      	nop
 8003628:	bf00      	nop
 800362a:	e7fd      	b.n	8003628 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800362c:	4b07      	ldr	r3, [pc, #28]	@ (800364c <vTaskPlaceOnEventList+0x48>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	3318      	adds	r3, #24
 8003632:	4619      	mov	r1, r3
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f7fe fe56 	bl	80022e6 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800363a:	2101      	movs	r1, #1
 800363c:	6838      	ldr	r0, [r7, #0]
 800363e:	f000 fa7b 	bl	8003b38 <prvAddCurrentTaskToDelayedList>
}
 8003642:	bf00      	nop
 8003644:	3710      	adds	r7, #16
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	20000114 	.word	0x20000114

08003650 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d10b      	bne.n	800367a <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 8003662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003666:	f383 8811 	msr	BASEPRI, r3
 800366a:	f3bf 8f6f 	isb	sy
 800366e:	f3bf 8f4f 	dsb	sy
 8003672:	617b      	str	r3, [r7, #20]
    }
 8003674:	bf00      	nop
 8003676:	bf00      	nop
 8003678:	e7fd      	b.n	8003676 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800367a:	4b0c      	ldr	r3, [pc, #48]	@ (80036ac <vTaskPlaceOnEventListRestricted+0x5c>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	3318      	adds	r3, #24
 8003680:	4619      	mov	r1, r3
 8003682:	68f8      	ldr	r0, [r7, #12]
 8003684:	f7fe fe0b 	bl	800229e <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d002      	beq.n	8003694 <vTaskPlaceOnEventListRestricted+0x44>
        {
            xTicksToWait = portMAX_DELAY;
 800368e:	f04f 33ff 	mov.w	r3, #4294967295
 8003692:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8003694:	2024      	movs	r0, #36	@ 0x24
 8003696:	f002 f98d 	bl	80059b4 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800369a:	6879      	ldr	r1, [r7, #4]
 800369c:	68b8      	ldr	r0, [r7, #8]
 800369e:	f000 fa4b 	bl	8003b38 <prvAddCurrentTaskToDelayedList>
    }
 80036a2:	bf00      	nop
 80036a4:	3718      	adds	r7, #24
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	20000114 	.word	0x20000114

080036b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d10b      	bne.n	80036de <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 80036c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036ca:	f383 8811 	msr	BASEPRI, r3
 80036ce:	f3bf 8f6f 	isb	sy
 80036d2:	f3bf 8f4f 	dsb	sy
 80036d6:	60fb      	str	r3, [r7, #12]
    }
 80036d8:	bf00      	nop
 80036da:	bf00      	nop
 80036dc:	e7fd      	b.n	80036da <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	3318      	adds	r3, #24
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7fe fe38 	bl	8002358 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036e8:	4b1f      	ldr	r3, [pc, #124]	@ (8003768 <xTaskRemoveFromEventList+0xb8>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d120      	bne.n	8003732 <xTaskRemoveFromEventList+0x82>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	3304      	adds	r3, #4
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7fe fe2f 	bl	8002358 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	4618      	mov	r0, r3
 80036fe:	f002 fef7 	bl	80064f0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003706:	2201      	movs	r2, #1
 8003708:	409a      	lsls	r2, r3
 800370a:	4b18      	ldr	r3, [pc, #96]	@ (800376c <xTaskRemoveFromEventList+0xbc>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4313      	orrs	r3, r2
 8003710:	4a16      	ldr	r2, [pc, #88]	@ (800376c <xTaskRemoveFromEventList+0xbc>)
 8003712:	6013      	str	r3, [r2, #0]
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003718:	4613      	mov	r3, r2
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	4413      	add	r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	4a13      	ldr	r2, [pc, #76]	@ (8003770 <xTaskRemoveFromEventList+0xc0>)
 8003722:	441a      	add	r2, r3
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	3304      	adds	r3, #4
 8003728:	4619      	mov	r1, r3
 800372a:	4610      	mov	r0, r2
 800372c:	f7fe fdb7 	bl	800229e <vListInsertEnd>
 8003730:	e005      	b.n	800373e <xTaskRemoveFromEventList+0x8e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	3318      	adds	r3, #24
 8003736:	4619      	mov	r1, r3
 8003738:	480e      	ldr	r0, [pc, #56]	@ (8003774 <xTaskRemoveFromEventList+0xc4>)
 800373a:	f7fe fdb0 	bl	800229e <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003742:	4b0d      	ldr	r3, [pc, #52]	@ (8003778 <xTaskRemoveFromEventList+0xc8>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003748:	429a      	cmp	r2, r3
 800374a:	d905      	bls.n	8003758 <xTaskRemoveFromEventList+0xa8>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800374c:	2301      	movs	r3, #1
 800374e:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003750:	4b0a      	ldr	r3, [pc, #40]	@ (800377c <xTaskRemoveFromEventList+0xcc>)
 8003752:	2201      	movs	r2, #1
 8003754:	601a      	str	r2, [r3, #0]
 8003756:	e001      	b.n	800375c <xTaskRemoveFromEventList+0xac>
    }
    else
    {
        xReturn = pdFALSE;
 8003758:	2300      	movs	r3, #0
 800375a:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800375c:	697b      	ldr	r3, [r7, #20]
}
 800375e:	4618      	mov	r0, r3
 8003760:	3718      	adds	r7, #24
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	20000214 	.word	0x20000214
 800376c:	200001f4 	.word	0x200001f4
 8003770:	20000118 	.word	0x20000118
 8003774:	200001ac 	.word	0x200001ac
 8003778:	20000114 	.word	0x20000114
 800377c:	20000200 	.word	0x20000200

08003780 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003788:	4b06      	ldr	r3, [pc, #24]	@ (80037a4 <vTaskInternalSetTimeOutState+0x24>)
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003790:	4b05      	ldr	r3, [pc, #20]	@ (80037a8 <vTaskInternalSetTimeOutState+0x28>)
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	605a      	str	r2, [r3, #4]
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr
 80037a4:	20000204 	.word	0x20000204
 80037a8:	200001f0 	.word	0x200001f0

080037ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b088      	sub	sp, #32
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10b      	bne.n	80037d4 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 80037bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037c0:	f383 8811 	msr	BASEPRI, r3
 80037c4:	f3bf 8f6f 	isb	sy
 80037c8:	f3bf 8f4f 	dsb	sy
 80037cc:	613b      	str	r3, [r7, #16]
    }
 80037ce:	bf00      	nop
 80037d0:	bf00      	nop
 80037d2:	e7fd      	b.n	80037d0 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d10b      	bne.n	80037f2 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80037da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037de:	f383 8811 	msr	BASEPRI, r3
 80037e2:	f3bf 8f6f 	isb	sy
 80037e6:	f3bf 8f4f 	dsb	sy
 80037ea:	60fb      	str	r3, [r7, #12]
    }
 80037ec:	bf00      	nop
 80037ee:	bf00      	nop
 80037f0:	e7fd      	b.n	80037ee <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80037f2:	f000 feeb 	bl	80045cc <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80037f6:	4b1f      	ldr	r3, [pc, #124]	@ (8003874 <xTaskCheckForTimeOut+0xc8>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	69ba      	ldr	r2, [r7, #24]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800380e:	d102      	bne.n	8003816 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003810:	2300      	movs	r3, #0
 8003812:	61fb      	str	r3, [r7, #28]
 8003814:	e026      	b.n	8003864 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	4b17      	ldr	r3, [pc, #92]	@ (8003878 <xTaskCheckForTimeOut+0xcc>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	429a      	cmp	r2, r3
 8003820:	d00a      	beq.n	8003838 <xTaskCheckForTimeOut+0x8c>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	429a      	cmp	r2, r3
 800382a:	d305      	bcc.n	8003838 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800382c:	2301      	movs	r3, #1
 800382e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	2200      	movs	r2, #0
 8003834:	601a      	str	r2, [r3, #0]
 8003836:	e015      	b.n	8003864 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	697a      	ldr	r2, [r7, #20]
 800383e:	429a      	cmp	r2, r3
 8003840:	d20b      	bcs.n	800385a <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	1ad2      	subs	r2, r2, r3
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f7ff ff96 	bl	8003780 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003854:	2300      	movs	r3, #0
 8003856:	61fb      	str	r3, [r7, #28]
 8003858:	e004      	b.n	8003864 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003860:	2301      	movs	r3, #1
 8003862:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003864:	f000 fee4 	bl	8004630 <vPortExitCritical>

    return xReturn;
 8003868:	69fb      	ldr	r3, [r7, #28]
}
 800386a:	4618      	mov	r0, r3
 800386c:	3720      	adds	r7, #32
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	200001f0 	.word	0x200001f0
 8003878:	20000204 	.word	0x20000204

0800387c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003880:	4b03      	ldr	r3, [pc, #12]	@ (8003890 <vTaskMissedYield+0x14>)
 8003882:	2201      	movs	r2, #1
 8003884:	601a      	str	r2, [r3, #0]
}
 8003886:	bf00      	nop
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr
 8003890:	20000200 	.word	0x20000200

08003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b082      	sub	sp, #8
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800389c:	f000 f852 	bl	8003944 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80038a0:	4b06      	ldr	r3, [pc, #24]	@ (80038bc <prvIdleTask+0x28>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d9f9      	bls.n	800389c <prvIdleTask+0x8>
                {
                    taskYIELD();
 80038a8:	4b05      	ldr	r3, [pc, #20]	@ (80038c0 <prvIdleTask+0x2c>)
 80038aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038ae:	601a      	str	r2, [r3, #0]
 80038b0:	f3bf 8f4f 	dsb	sy
 80038b4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80038b8:	e7f0      	b.n	800389c <prvIdleTask+0x8>
 80038ba:	bf00      	nop
 80038bc:	20000118 	.word	0x20000118
 80038c0:	e000ed04 	.word	0xe000ed04

080038c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80038ca:	2300      	movs	r3, #0
 80038cc:	607b      	str	r3, [r7, #4]
 80038ce:	e00c      	b.n	80038ea <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	4613      	mov	r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	4413      	add	r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	4a12      	ldr	r2, [pc, #72]	@ (8003924 <prvInitialiseTaskLists+0x60>)
 80038dc:	4413      	add	r3, r2
 80038de:	4618      	mov	r0, r3
 80038e0:	f7fe fcb0 	bl	8002244 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	3301      	adds	r3, #1
 80038e8:	607b      	str	r3, [r7, #4]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2b04      	cmp	r3, #4
 80038ee:	d9ef      	bls.n	80038d0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80038f0:	480d      	ldr	r0, [pc, #52]	@ (8003928 <prvInitialiseTaskLists+0x64>)
 80038f2:	f7fe fca7 	bl	8002244 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80038f6:	480d      	ldr	r0, [pc, #52]	@ (800392c <prvInitialiseTaskLists+0x68>)
 80038f8:	f7fe fca4 	bl	8002244 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80038fc:	480c      	ldr	r0, [pc, #48]	@ (8003930 <prvInitialiseTaskLists+0x6c>)
 80038fe:	f7fe fca1 	bl	8002244 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003902:	480c      	ldr	r0, [pc, #48]	@ (8003934 <prvInitialiseTaskLists+0x70>)
 8003904:	f7fe fc9e 	bl	8002244 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003908:	480b      	ldr	r0, [pc, #44]	@ (8003938 <prvInitialiseTaskLists+0x74>)
 800390a:	f7fe fc9b 	bl	8002244 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800390e:	4b0b      	ldr	r3, [pc, #44]	@ (800393c <prvInitialiseTaskLists+0x78>)
 8003910:	4a05      	ldr	r2, [pc, #20]	@ (8003928 <prvInitialiseTaskLists+0x64>)
 8003912:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003914:	4b0a      	ldr	r3, [pc, #40]	@ (8003940 <prvInitialiseTaskLists+0x7c>)
 8003916:	4a05      	ldr	r2, [pc, #20]	@ (800392c <prvInitialiseTaskLists+0x68>)
 8003918:	601a      	str	r2, [r3, #0]
}
 800391a:	bf00      	nop
 800391c:	3708      	adds	r7, #8
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	20000118 	.word	0x20000118
 8003928:	2000017c 	.word	0x2000017c
 800392c:	20000190 	.word	0x20000190
 8003930:	200001ac 	.word	0x200001ac
 8003934:	200001c0 	.word	0x200001c0
 8003938:	200001d8 	.word	0x200001d8
 800393c:	200001a4 	.word	0x200001a4
 8003940:	200001a8 	.word	0x200001a8

08003944 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800394a:	e019      	b.n	8003980 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 800394c:	f000 fe3e 	bl	80045cc <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003950:	4b10      	ldr	r3, [pc, #64]	@ (8003994 <prvCheckTasksWaitingTermination+0x50>)
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	3304      	adds	r3, #4
 800395c:	4618      	mov	r0, r3
 800395e:	f7fe fcfb 	bl	8002358 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003962:	4b0d      	ldr	r3, [pc, #52]	@ (8003998 <prvCheckTasksWaitingTermination+0x54>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	3b01      	subs	r3, #1
 8003968:	4a0b      	ldr	r2, [pc, #44]	@ (8003998 <prvCheckTasksWaitingTermination+0x54>)
 800396a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 800396c:	4b0b      	ldr	r3, [pc, #44]	@ (800399c <prvCheckTasksWaitingTermination+0x58>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	3b01      	subs	r3, #1
 8003972:	4a0a      	ldr	r2, [pc, #40]	@ (800399c <prvCheckTasksWaitingTermination+0x58>)
 8003974:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003976:	f000 fe5b 	bl	8004630 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 f810 	bl	80039a0 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003980:	4b06      	ldr	r3, [pc, #24]	@ (800399c <prvCheckTasksWaitingTermination+0x58>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1e1      	bne.n	800394c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003988:	bf00      	nop
 800398a:	bf00      	nop
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	200001c0 	.word	0x200001c0
 8003998:	200001ec 	.word	0x200001ec
 800399c:	200001d4 	.word	0x200001d4

080039a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ac:	4618      	mov	r0, r3
 80039ae:	f001 f821 	bl	80049f4 <vPortFree>
                vPortFree( pxTCB );
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f001 f81e 	bl	80049f4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80039b8:	bf00      	nop
 80039ba:	3708      	adds	r7, #8
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039c4:	4b0a      	ldr	r3, [pc, #40]	@ (80039f0 <prvResetNextTaskUnblockTime+0x30>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d104      	bne.n	80039d8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80039ce:	4b09      	ldr	r3, [pc, #36]	@ (80039f4 <prvResetNextTaskUnblockTime+0x34>)
 80039d0:	f04f 32ff 	mov.w	r2, #4294967295
 80039d4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80039d6:	e005      	b.n	80039e4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80039d8:	4b05      	ldr	r3, [pc, #20]	@ (80039f0 <prvResetNextTaskUnblockTime+0x30>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a04      	ldr	r2, [pc, #16]	@ (80039f4 <prvResetNextTaskUnblockTime+0x34>)
 80039e2:	6013      	str	r3, [r2, #0]
}
 80039e4:	bf00      	nop
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	200001a4 	.word	0x200001a4
 80039f4:	2000020c 	.word	0x2000020c

080039f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80039fe:	4b0b      	ldr	r3, [pc, #44]	@ (8003a2c <xTaskGetSchedulerState+0x34>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d102      	bne.n	8003a0c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003a06:	2301      	movs	r3, #1
 8003a08:	607b      	str	r3, [r7, #4]
 8003a0a:	e008      	b.n	8003a1e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a0c:	4b08      	ldr	r3, [pc, #32]	@ (8003a30 <xTaskGetSchedulerState+0x38>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d102      	bne.n	8003a1a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003a14:	2302      	movs	r3, #2
 8003a16:	607b      	str	r3, [r7, #4]
 8003a18:	e001      	b.n	8003a1e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003a1e:	687b      	ldr	r3, [r7, #4]
    }
 8003a20:	4618      	mov	r0, r3
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	200001f8 	.word	0x200001f8
 8003a30:	20000214 	.word	0x20000214

08003a34 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b086      	sub	sp, #24
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003a40:	2300      	movs	r3, #0
 8003a42:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d06a      	beq.n	8003b20 <xTaskPriorityDisinherit+0xec>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003a4a:	4b38      	ldr	r3, [pc, #224]	@ (8003b2c <xTaskPriorityDisinherit+0xf8>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d00b      	beq.n	8003a6c <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8003a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a58:	f383 8811 	msr	BASEPRI, r3
 8003a5c:	f3bf 8f6f 	isb	sy
 8003a60:	f3bf 8f4f 	dsb	sy
 8003a64:	60fb      	str	r3, [r7, #12]
    }
 8003a66:	bf00      	nop
 8003a68:	bf00      	nop
 8003a6a:	e7fd      	b.n	8003a68 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10b      	bne.n	8003a8c <xTaskPriorityDisinherit+0x58>
        __asm volatile
 8003a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a78:	f383 8811 	msr	BASEPRI, r3
 8003a7c:	f3bf 8f6f 	isb	sy
 8003a80:	f3bf 8f4f 	dsb	sy
 8003a84:	60bb      	str	r3, [r7, #8]
    }
 8003a86:	bf00      	nop
 8003a88:	bf00      	nop
 8003a8a:	e7fd      	b.n	8003a88 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a90:	1e5a      	subs	r2, r3, #1
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d03e      	beq.n	8003b20 <xTaskPriorityDisinherit+0xec>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d13a      	bne.n	8003b20 <xTaskPriorityDisinherit+0xec>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	3304      	adds	r3, #4
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7fe fc52 	bl	8002358 <uxListRemove>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10a      	bne.n	8003ad0 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003abe:	2201      	movs	r2, #1
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	43da      	mvns	r2, r3
 8003ac6:	4b1a      	ldr	r3, [pc, #104]	@ (8003b30 <xTaskPriorityDisinherit+0xfc>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4013      	ands	r3, r2
 8003acc:	4a18      	ldr	r2, [pc, #96]	@ (8003b30 <xTaskPriorityDisinherit+0xfc>)
 8003ace:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	204a      	movs	r0, #74	@ 0x4a
 8003ad6:	f001 ff8b 	bl	80059f0 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae6:	f1c3 0205 	rsb	r2, r3, #5
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af2:	2201      	movs	r2, #1
 8003af4:	409a      	lsls	r2, r3
 8003af6:	4b0e      	ldr	r3, [pc, #56]	@ (8003b30 <xTaskPriorityDisinherit+0xfc>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	4a0c      	ldr	r2, [pc, #48]	@ (8003b30 <xTaskPriorityDisinherit+0xfc>)
 8003afe:	6013      	str	r3, [r2, #0]
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b04:	4613      	mov	r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	4413      	add	r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	4a09      	ldr	r2, [pc, #36]	@ (8003b34 <xTaskPriorityDisinherit+0x100>)
 8003b0e:	441a      	add	r2, r3
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	3304      	adds	r3, #4
 8003b14:	4619      	mov	r1, r3
 8003b16:	4610      	mov	r0, r2
 8003b18:	f7fe fbc1 	bl	800229e <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003b20:	697b      	ldr	r3, [r7, #20]
    }
 8003b22:	4618      	mov	r0, r3
 8003b24:	3718      	adds	r7, #24
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	20000114 	.word	0x20000114
 8003b30:	200001f4 	.word	0x200001f4
 8003b34:	20000118 	.word	0x20000118

08003b38 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003b42:	4b32      	ldr	r3, [pc, #200]	@ (8003c0c <prvAddCurrentTaskToDelayedList+0xd4>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b48:	4b31      	ldr	r3, [pc, #196]	@ (8003c10 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	3304      	adds	r3, #4
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7fe fc02 	bl	8002358 <uxListRemove>
 8003b54:	4603      	mov	r3, r0
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d10b      	bne.n	8003b72 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003b5a:	4b2d      	ldr	r3, [pc, #180]	@ (8003c10 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b60:	2201      	movs	r2, #1
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	43da      	mvns	r2, r3
 8003b68:	4b2a      	ldr	r3, [pc, #168]	@ (8003c14 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	4a29      	ldr	r2, [pc, #164]	@ (8003c14 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003b70:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b78:	d110      	bne.n	8003b9c <prvAddCurrentTaskToDelayedList+0x64>
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00d      	beq.n	8003b9c <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8003b80:	4b23      	ldr	r3, [pc, #140]	@ (8003c10 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	211b      	movs	r1, #27
 8003b86:	4618      	mov	r0, r3
 8003b88:	f002 fcf4 	bl	8006574 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b8c:	4b20      	ldr	r3, [pc, #128]	@ (8003c10 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	3304      	adds	r3, #4
 8003b92:	4619      	mov	r1, r3
 8003b94:	4820      	ldr	r0, [pc, #128]	@ (8003c18 <prvAddCurrentTaskToDelayedList+0xe0>)
 8003b96:	f7fe fb82 	bl	800229e <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003b9a:	e032      	b.n	8003c02 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003b9c:	68fa      	ldr	r2, [r7, #12]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8003c10 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	68ba      	ldr	r2, [r7, #8]
 8003baa:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003bac:	68ba      	ldr	r2, [r7, #8]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d20f      	bcs.n	8003bd4 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003bb4:	4b16      	ldr	r3, [pc, #88]	@ (8003c10 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2104      	movs	r1, #4
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f002 fcda 	bl	8006574 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003bc0:	4b16      	ldr	r3, [pc, #88]	@ (8003c1c <prvAddCurrentTaskToDelayedList+0xe4>)
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	4b12      	ldr	r3, [pc, #72]	@ (8003c10 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	3304      	adds	r3, #4
 8003bca:	4619      	mov	r1, r3
 8003bcc:	4610      	mov	r0, r2
 8003bce:	f7fe fb8a 	bl	80022e6 <vListInsert>
}
 8003bd2:	e016      	b.n	8003c02 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8003bd4:	4b0e      	ldr	r3, [pc, #56]	@ (8003c10 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	2104      	movs	r1, #4
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f002 fcca 	bl	8006574 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003be0:	4b0f      	ldr	r3, [pc, #60]	@ (8003c20 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	4b0a      	ldr	r3, [pc, #40]	@ (8003c10 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	3304      	adds	r3, #4
 8003bea:	4619      	mov	r1, r3
 8003bec:	4610      	mov	r0, r2
 8003bee:	f7fe fb7a 	bl	80022e6 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8003c24 <prvAddCurrentTaskToDelayedList+0xec>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68ba      	ldr	r2, [r7, #8]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d202      	bcs.n	8003c02 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8003bfc:	4a09      	ldr	r2, [pc, #36]	@ (8003c24 <prvAddCurrentTaskToDelayedList+0xec>)
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	6013      	str	r3, [r2, #0]
}
 8003c02:	bf00      	nop
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	200001f0 	.word	0x200001f0
 8003c10:	20000114 	.word	0x20000114
 8003c14:	200001f4 	.word	0x200001f4
 8003c18:	200001d8 	.word	0x200001d8
 8003c1c:	200001a8 	.word	0x200001a8
 8003c20:	200001a4 	.word	0x200001a4
 8003c24:	2000020c 	.word	0x2000020c

08003c28 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003c32:	f000 fae1 	bl	80041f8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003c36:	4b12      	ldr	r3, [pc, #72]	@ (8003c80 <xTimerCreateTimerTask+0x58>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00b      	beq.n	8003c56 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003c3e:	4b11      	ldr	r3, [pc, #68]	@ (8003c84 <xTimerCreateTimerTask+0x5c>)
 8003c40:	9301      	str	r3, [sp, #4]
 8003c42:	2302      	movs	r3, #2
 8003c44:	9300      	str	r3, [sp, #0]
 8003c46:	2300      	movs	r3, #0
 8003c48:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003c4c:	490e      	ldr	r1, [pc, #56]	@ (8003c88 <xTimerCreateTimerTask+0x60>)
 8003c4e:	480f      	ldr	r0, [pc, #60]	@ (8003c8c <xTimerCreateTimerTask+0x64>)
 8003c50:	f7ff f918 	bl	8002e84 <xTaskCreate>
 8003c54:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d10b      	bne.n	8003c74 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 8003c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c60:	f383 8811 	msr	BASEPRI, r3
 8003c64:	f3bf 8f6f 	isb	sy
 8003c68:	f3bf 8f4f 	dsb	sy
 8003c6c:	603b      	str	r3, [r7, #0]
    }
 8003c6e:	bf00      	nop
 8003c70:	bf00      	nop
 8003c72:	e7fd      	b.n	8003c70 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003c74:	687b      	ldr	r3, [r7, #4]
    }
 8003c76:	4618      	mov	r0, r3
 8003c78:	3708      	adds	r7, #8
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	20000248 	.word	0x20000248
 8003c84:	2000024c 	.word	0x2000024c
 8003c88:	080072c8 	.word	0x080072c8
 8003c8c:	08003dc9 	.word	0x08003dc9

08003c90 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b08a      	sub	sp, #40	@ 0x28
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
 8003c9c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	627b      	str	r3, [r7, #36]	@ 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d10b      	bne.n	8003cc0 <xTimerGenericCommand+0x30>
        __asm volatile
 8003ca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cac:	f383 8811 	msr	BASEPRI, r3
 8003cb0:	f3bf 8f6f 	isb	sy
 8003cb4:	f3bf 8f4f 	dsb	sy
 8003cb8:	623b      	str	r3, [r7, #32]
    }
 8003cba:	bf00      	nop
 8003cbc:	bf00      	nop
 8003cbe:	e7fd      	b.n	8003cbc <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003cc0:	4b19      	ldr	r3, [pc, #100]	@ (8003d28 <xTimerGenericCommand+0x98>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d02a      	beq.n	8003d1e <xTimerGenericCommand+0x8e>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	2b05      	cmp	r3, #5
 8003cd8:	dc18      	bgt.n	8003d0c <xTimerGenericCommand+0x7c>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003cda:	f7ff fe8d 	bl	80039f8 <xTaskGetSchedulerState>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d109      	bne.n	8003cf8 <xTimerGenericCommand+0x68>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003ce4:	4b10      	ldr	r3, [pc, #64]	@ (8003d28 <xTimerGenericCommand+0x98>)
 8003ce6:	6818      	ldr	r0, [r3, #0]
 8003ce8:	f107 0114 	add.w	r1, r7, #20
 8003cec:	2300      	movs	r3, #0
 8003cee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cf0:	f7fe fc52 	bl	8002598 <xQueueGenericSend>
 8003cf4:	6278      	str	r0, [r7, #36]	@ 0x24
 8003cf6:	e012      	b.n	8003d1e <xTimerGenericCommand+0x8e>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8003d28 <xTimerGenericCommand+0x98>)
 8003cfa:	6818      	ldr	r0, [r3, #0]
 8003cfc:	f107 0114 	add.w	r1, r7, #20
 8003d00:	2300      	movs	r3, #0
 8003d02:	2200      	movs	r2, #0
 8003d04:	f7fe fc48 	bl	8002598 <xQueueGenericSend>
 8003d08:	6278      	str	r0, [r7, #36]	@ 0x24
 8003d0a:	e008      	b.n	8003d1e <xTimerGenericCommand+0x8e>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003d0c:	4b06      	ldr	r3, [pc, #24]	@ (8003d28 <xTimerGenericCommand+0x98>)
 8003d0e:	6818      	ldr	r0, [r3, #0]
 8003d10:	f107 0114 	add.w	r1, r7, #20
 8003d14:	2300      	movs	r3, #0
 8003d16:	683a      	ldr	r2, [r7, #0]
 8003d18:	f7fe fd68 	bl	80027ec <xQueueGenericSendFromISR>
 8003d1c:	6278      	str	r0, [r7, #36]	@ 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8003d20:	4618      	mov	r0, r3
 8003d22:	3728      	adds	r7, #40	@ 0x28
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	20000248 	.word	0x20000248

08003d2c <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b088      	sub	sp, #32
 8003d30:	af02      	add	r7, sp, #8
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d36:	4b23      	ldr	r3, [pc, #140]	@ (8003dc4 <prvProcessExpiredTimer+0x98>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	3304      	adds	r3, #4
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7fe fb07 	bl	8002358 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d023      	beq.n	8003da0 <prvProcessExpiredTimer+0x74>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	699a      	ldr	r2, [r3, #24]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	18d1      	adds	r1, r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	683a      	ldr	r2, [r7, #0]
 8003d64:	6978      	ldr	r0, [r7, #20]
 8003d66:	f000 f8d5 	bl	8003f14 <prvInsertTimerInActiveList>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d020      	beq.n	8003db2 <prvProcessExpiredTimer+0x86>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003d70:	2300      	movs	r3, #0
 8003d72:	9300      	str	r3, [sp, #0]
 8003d74:	2300      	movs	r3, #0
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	2100      	movs	r1, #0
 8003d7a:	6978      	ldr	r0, [r7, #20]
 8003d7c:	f7ff ff88 	bl	8003c90 <xTimerGenericCommand>
 8003d80:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d114      	bne.n	8003db2 <prvProcessExpiredTimer+0x86>
        __asm volatile
 8003d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d8c:	f383 8811 	msr	BASEPRI, r3
 8003d90:	f3bf 8f6f 	isb	sy
 8003d94:	f3bf 8f4f 	dsb	sy
 8003d98:	60fb      	str	r3, [r7, #12]
    }
 8003d9a:	bf00      	nop
 8003d9c:	bf00      	nop
 8003d9e:	e7fd      	b.n	8003d9c <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003da6:	f023 0301 	bic.w	r3, r3, #1
 8003daa:	b2da      	uxtb	r2, r3
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	6a1b      	ldr	r3, [r3, #32]
 8003db6:	6978      	ldr	r0, [r7, #20]
 8003db8:	4798      	blx	r3
    }
 8003dba:	bf00      	nop
 8003dbc:	3718      	adds	r7, #24
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	20000240 	.word	0x20000240

08003dc8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003dd0:	f107 0308 	add.w	r3, r7, #8
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f000 f859 	bl	8003e8c <prvGetNextExpireTime>
 8003dda:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	4619      	mov	r1, r3
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f000 f805 	bl	8003df0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003de6:	f000 f8d7 	bl	8003f98 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003dea:	bf00      	nop
 8003dec:	e7f0      	b.n	8003dd0 <prvTimerTask+0x8>
	...

08003df0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003dfa:	f7ff fa09 	bl	8003210 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003dfe:	f107 0308 	add.w	r3, r7, #8
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 f866 	bl	8003ed4 <prvSampleTimeNow>
 8003e08:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d130      	bne.n	8003e72 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10a      	bne.n	8003e2c <prvProcessTimerOrBlockTask+0x3c>
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d806      	bhi.n	8003e2c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003e1e:	f7ff fa05 	bl	800322c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003e22:	68f9      	ldr	r1, [r7, #12]
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f7ff ff81 	bl	8003d2c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003e2a:	e024      	b.n	8003e76 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d008      	beq.n	8003e44 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003e32:	4b13      	ldr	r3, [pc, #76]	@ (8003e80 <prvProcessTimerOrBlockTask+0x90>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d101      	bne.n	8003e40 <prvProcessTimerOrBlockTask+0x50>
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e000      	b.n	8003e42 <prvProcessTimerOrBlockTask+0x52>
 8003e40:	2300      	movs	r3, #0
 8003e42:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003e44:	4b0f      	ldr	r3, [pc, #60]	@ (8003e84 <prvProcessTimerOrBlockTask+0x94>)
 8003e46:	6818      	ldr	r0, [r3, #0]
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	683a      	ldr	r2, [r7, #0]
 8003e50:	4619      	mov	r1, r3
 8003e52:	f7fe ffe3 	bl	8002e1c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003e56:	f7ff f9e9 	bl	800322c <xTaskResumeAll>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d10a      	bne.n	8003e76 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003e60:	4b09      	ldr	r3, [pc, #36]	@ (8003e88 <prvProcessTimerOrBlockTask+0x98>)
 8003e62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e66:	601a      	str	r2, [r3, #0]
 8003e68:	f3bf 8f4f 	dsb	sy
 8003e6c:	f3bf 8f6f 	isb	sy
    }
 8003e70:	e001      	b.n	8003e76 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003e72:	f7ff f9db 	bl	800322c <xTaskResumeAll>
    }
 8003e76:	bf00      	nop
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	20000244 	.word	0x20000244
 8003e84:	20000248 	.word	0x20000248
 8003e88:	e000ed04 	.word	0xe000ed04

08003e8c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003e8c:	b480      	push	{r7}
 8003e8e:	b085      	sub	sp, #20
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003e94:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed0 <prvGetNextExpireTime+0x44>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <prvGetNextExpireTime+0x16>
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	e000      	b.n	8003ea4 <prvGetNextExpireTime+0x18>
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d105      	bne.n	8003ebc <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003eb0:	4b07      	ldr	r3, [pc, #28]	@ (8003ed0 <prvGetNextExpireTime+0x44>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	60fb      	str	r3, [r7, #12]
 8003eba:	e001      	b.n	8003ec0 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
    }
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3714      	adds	r7, #20
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	20000240 	.word	0x20000240

08003ed4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003edc:	f7ff fa48 	bl	8003370 <xTaskGetTickCount>
 8003ee0:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8003f10 <prvSampleTimeNow+0x3c>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d205      	bcs.n	8003ef8 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003eec:	f000 f91e 	bl	800412c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	601a      	str	r2, [r3, #0]
 8003ef6:	e002      	b.n	8003efe <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003efe:	4a04      	ldr	r2, [pc, #16]	@ (8003f10 <prvSampleTimeNow+0x3c>)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003f04:	68fb      	ldr	r3, [r7, #12]
    }
 8003f06:	4618      	mov	r0, r3
 8003f08:	3710      	adds	r7, #16
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	20000250 	.word	0x20000250

08003f14 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
 8003f20:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003f22:	2300      	movs	r3, #0
 8003f24:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	68ba      	ldr	r2, [r7, #8]
 8003f2a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003f32:	68ba      	ldr	r2, [r7, #8]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d812      	bhi.n	8003f60 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	1ad2      	subs	r2, r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d302      	bcc.n	8003f4e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	e01b      	b.n	8003f86 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003f4e:	4b10      	ldr	r3, [pc, #64]	@ (8003f90 <prvInsertTimerInActiveList+0x7c>)
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	3304      	adds	r3, #4
 8003f56:	4619      	mov	r1, r3
 8003f58:	4610      	mov	r0, r2
 8003f5a:	f7fe f9c4 	bl	80022e6 <vListInsert>
 8003f5e:	e012      	b.n	8003f86 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d206      	bcs.n	8003f76 <prvInsertTimerInActiveList+0x62>
 8003f68:	68ba      	ldr	r2, [r7, #8]
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d302      	bcc.n	8003f76 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003f70:	2301      	movs	r3, #1
 8003f72:	617b      	str	r3, [r7, #20]
 8003f74:	e007      	b.n	8003f86 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003f76:	4b07      	ldr	r3, [pc, #28]	@ (8003f94 <prvInsertTimerInActiveList+0x80>)
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	3304      	adds	r3, #4
 8003f7e:	4619      	mov	r1, r3
 8003f80:	4610      	mov	r0, r2
 8003f82:	f7fe f9b0 	bl	80022e6 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003f86:	697b      	ldr	r3, [r7, #20]
    }
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3718      	adds	r7, #24
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	20000244 	.word	0x20000244
 8003f94:	20000240 	.word	0x20000240

08003f98 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b08c      	sub	sp, #48	@ 0x30
 8003f9c:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003f9e:	e0b2      	b.n	8004106 <prvProcessReceivedCommands+0x16e>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f2c0 80af 	blt.w	8004106 <prvProcessReceivedCommands+0x16e>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	627b      	str	r3, [r7, #36]	@ 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d004      	beq.n	8003fbe <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb6:	3304      	adds	r3, #4
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7fe f9cd 	bl	8002358 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003fbe:	1d3b      	adds	r3, r7, #4
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7ff ff87 	bl	8003ed4 <prvSampleTimeNow>
 8003fc6:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	2b09      	cmp	r3, #9
 8003fcc:	f200 8098 	bhi.w	8004100 <prvProcessReceivedCommands+0x168>
 8003fd0:	a201      	add	r2, pc, #4	@ (adr r2, 8003fd8 <prvProcessReceivedCommands+0x40>)
 8003fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd6:	bf00      	nop
 8003fd8:	08004001 	.word	0x08004001
 8003fdc:	08004001 	.word	0x08004001
 8003fe0:	08004001 	.word	0x08004001
 8003fe4:	08004077 	.word	0x08004077
 8003fe8:	0800408b 	.word	0x0800408b
 8003fec:	080040d7 	.word	0x080040d7
 8003ff0:	08004001 	.word	0x08004001
 8003ff4:	08004001 	.word	0x08004001
 8003ff8:	08004077 	.word	0x08004077
 8003ffc:	0800408b 	.word	0x0800408b
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004002:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004006:	f043 0301 	orr.w	r3, r3, #1
 800400a:	b2da      	uxtb	r2, r3
 800400c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800400e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	18d1      	adds	r1, r2, r3
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6a3a      	ldr	r2, [r7, #32]
 800401e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004020:	f7ff ff78 	bl	8003f14 <prvInsertTimerInActiveList>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d06c      	beq.n	8004104 <prvProcessReceivedCommands+0x16c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004030:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004034:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004038:	f003 0304 	and.w	r3, r3, #4
 800403c:	2b00      	cmp	r3, #0
 800403e:	d061      	beq.n	8004104 <prvProcessReceivedCommands+0x16c>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	441a      	add	r2, r3
 8004048:	2300      	movs	r3, #0
 800404a:	9300      	str	r3, [sp, #0]
 800404c:	2300      	movs	r3, #0
 800404e:	2100      	movs	r1, #0
 8004050:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004052:	f7ff fe1d 	bl	8003c90 <xTimerGenericCommand>
 8004056:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d152      	bne.n	8004104 <prvProcessReceivedCommands+0x16c>
        __asm volatile
 800405e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004062:	f383 8811 	msr	BASEPRI, r3
 8004066:	f3bf 8f6f 	isb	sy
 800406a:	f3bf 8f4f 	dsb	sy
 800406e:	61bb      	str	r3, [r7, #24]
    }
 8004070:	bf00      	nop
 8004072:	bf00      	nop
 8004074:	e7fd      	b.n	8004072 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004078:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800407c:	f023 0301 	bic.w	r3, r3, #1
 8004080:	b2da      	uxtb	r2, r3
 8004082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004084:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8004088:	e03d      	b.n	8004106 <prvProcessReceivedCommands+0x16e>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800408a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004090:	f043 0301 	orr.w	r3, r3, #1
 8004094:	b2da      	uxtb	r2, r3
 8004096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004098:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a0:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80040a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a4:	699b      	ldr	r3, [r3, #24]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d10b      	bne.n	80040c2 <prvProcessReceivedCommands+0x12a>
        __asm volatile
 80040aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040ae:	f383 8811 	msr	BASEPRI, r3
 80040b2:	f3bf 8f6f 	isb	sy
 80040b6:	f3bf 8f4f 	dsb	sy
 80040ba:	617b      	str	r3, [r7, #20]
    }
 80040bc:	bf00      	nop
 80040be:	bf00      	nop
 80040c0:	e7fd      	b.n	80040be <prvProcessReceivedCommands+0x126>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80040c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c4:	699a      	ldr	r2, [r3, #24]
 80040c6:	6a3b      	ldr	r3, [r7, #32]
 80040c8:	18d1      	adds	r1, r2, r3
 80040ca:	6a3b      	ldr	r3, [r7, #32]
 80040cc:	6a3a      	ldr	r2, [r7, #32]
 80040ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80040d0:	f7ff ff20 	bl	8003f14 <prvInsertTimerInActiveList>
                        break;
 80040d4:	e017      	b.n	8004106 <prvProcessReceivedCommands+0x16e>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80040d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d103      	bne.n	80040ec <prvProcessReceivedCommands+0x154>
                                {
                                    vPortFree( pxTimer );
 80040e4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80040e6:	f000 fc85 	bl	80049f4 <vPortFree>
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80040ea:	e00c      	b.n	8004106 <prvProcessReceivedCommands+0x16e>
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80040ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80040f2:	f023 0301 	bic.w	r3, r3, #1
 80040f6:	b2da      	uxtb	r2, r3
 80040f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80040fe:	e002      	b.n	8004106 <prvProcessReceivedCommands+0x16e>

                    default:
                        /* Don't expect to get here. */
                        break;
 8004100:	bf00      	nop
 8004102:	e000      	b.n	8004106 <prvProcessReceivedCommands+0x16e>
                        break;
 8004104:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004106:	4b08      	ldr	r3, [pc, #32]	@ (8004128 <prvProcessReceivedCommands+0x190>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f107 0108 	add.w	r1, r7, #8
 800410e:	2200      	movs	r2, #0
 8004110:	4618      	mov	r0, r3
 8004112:	f7fe fc2d 	bl	8002970 <xQueueReceive>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	f47f af41 	bne.w	8003fa0 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 800411e:	bf00      	nop
 8004120:	bf00      	nop
 8004122:	3728      	adds	r7, #40	@ 0x28
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	20000248 	.word	0x20000248

0800412c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800412c:	b580      	push	{r7, lr}
 800412e:	b088      	sub	sp, #32
 8004130:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004132:	e049      	b.n	80041c8 <prvSwitchTimerLists+0x9c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004134:	4b2e      	ldr	r3, [pc, #184]	@ (80041f0 <prvSwitchTimerLists+0xc4>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800413e:	4b2c      	ldr	r3, [pc, #176]	@ (80041f0 <prvSwitchTimerLists+0xc4>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	3304      	adds	r3, #4
 800414c:	4618      	mov	r0, r3
 800414e:	f7fe f903 	bl	8002358 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6a1b      	ldr	r3, [r3, #32]
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004160:	f003 0304 	and.w	r3, r3, #4
 8004164:	2b00      	cmp	r3, #0
 8004166:	d02f      	beq.n	80041c8 <prvSwitchTimerLists+0x9c>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	693a      	ldr	r2, [r7, #16]
 800416e:	4413      	add	r3, r2
 8004170:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8004172:	68ba      	ldr	r2, [r7, #8]
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	429a      	cmp	r2, r3
 8004178:	d90e      	bls.n	8004198 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	68ba      	ldr	r2, [r7, #8]
 800417e:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004186:	4b1a      	ldr	r3, [pc, #104]	@ (80041f0 <prvSwitchTimerLists+0xc4>)
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	3304      	adds	r3, #4
 800418e:	4619      	mov	r1, r3
 8004190:	4610      	mov	r0, r2
 8004192:	f7fe f8a8 	bl	80022e6 <vListInsert>
 8004196:	e017      	b.n	80041c8 <prvSwitchTimerLists+0x9c>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004198:	2300      	movs	r3, #0
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	2300      	movs	r3, #0
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	2100      	movs	r1, #0
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f7ff fd74 	bl	8003c90 <xTimerGenericCommand>
 80041a8:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d10b      	bne.n	80041c8 <prvSwitchTimerLists+0x9c>
        __asm volatile
 80041b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b4:	f383 8811 	msr	BASEPRI, r3
 80041b8:	f3bf 8f6f 	isb	sy
 80041bc:	f3bf 8f4f 	dsb	sy
 80041c0:	603b      	str	r3, [r7, #0]
    }
 80041c2:	bf00      	nop
 80041c4:	bf00      	nop
 80041c6:	e7fd      	b.n	80041c4 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80041c8:	4b09      	ldr	r3, [pc, #36]	@ (80041f0 <prvSwitchTimerLists+0xc4>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1b0      	bne.n	8004134 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 80041d2:	4b07      	ldr	r3, [pc, #28]	@ (80041f0 <prvSwitchTimerLists+0xc4>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 80041d8:	4b06      	ldr	r3, [pc, #24]	@ (80041f4 <prvSwitchTimerLists+0xc8>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a04      	ldr	r2, [pc, #16]	@ (80041f0 <prvSwitchTimerLists+0xc4>)
 80041de:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80041e0:	4a04      	ldr	r2, [pc, #16]	@ (80041f4 <prvSwitchTimerLists+0xc8>)
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	6013      	str	r3, [r2, #0]
    }
 80041e6:	bf00      	nop
 80041e8:	3718      	adds	r7, #24
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	20000240 	.word	0x20000240
 80041f4:	20000244 	.word	0x20000244

080041f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80041f8:	b580      	push	{r7, lr}
 80041fa:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80041fc:	f000 f9e6 	bl	80045cc <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004200:	4b12      	ldr	r3, [pc, #72]	@ (800424c <prvCheckForValidListAndQueue+0x54>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d11d      	bne.n	8004244 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004208:	4811      	ldr	r0, [pc, #68]	@ (8004250 <prvCheckForValidListAndQueue+0x58>)
 800420a:	f7fe f81b 	bl	8002244 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800420e:	4811      	ldr	r0, [pc, #68]	@ (8004254 <prvCheckForValidListAndQueue+0x5c>)
 8004210:	f7fe f818 	bl	8002244 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004214:	4b10      	ldr	r3, [pc, #64]	@ (8004258 <prvCheckForValidListAndQueue+0x60>)
 8004216:	4a0e      	ldr	r2, [pc, #56]	@ (8004250 <prvCheckForValidListAndQueue+0x58>)
 8004218:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800421a:	4b10      	ldr	r3, [pc, #64]	@ (800425c <prvCheckForValidListAndQueue+0x64>)
 800421c:	4a0d      	ldr	r2, [pc, #52]	@ (8004254 <prvCheckForValidListAndQueue+0x5c>)
 800421e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004220:	2200      	movs	r2, #0
 8004222:	210c      	movs	r1, #12
 8004224:	200a      	movs	r0, #10
 8004226:	f7fe f92b 	bl	8002480 <xQueueGenericCreate>
 800422a:	4603      	mov	r3, r0
 800422c:	4a07      	ldr	r2, [pc, #28]	@ (800424c <prvCheckForValidListAndQueue+0x54>)
 800422e:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8004230:	4b06      	ldr	r3, [pc, #24]	@ (800424c <prvCheckForValidListAndQueue+0x54>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d005      	beq.n	8004244 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004238:	4b04      	ldr	r3, [pc, #16]	@ (800424c <prvCheckForValidListAndQueue+0x54>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4908      	ldr	r1, [pc, #32]	@ (8004260 <prvCheckForValidListAndQueue+0x68>)
 800423e:	4618      	mov	r0, r3
 8004240:	f7fe fdba 	bl	8002db8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004244:	f000 f9f4 	bl	8004630 <vPortExitCritical>
    }
 8004248:	bf00      	nop
 800424a:	bd80      	pop	{r7, pc}
 800424c:	20000248 	.word	0x20000248
 8004250:	20000218 	.word	0x20000218
 8004254:	2000022c 	.word	0x2000022c
 8004258:	20000240 	.word	0x20000240
 800425c:	20000244 	.word	0x20000244
 8004260:	080072d0 	.word	0x080072d0

08004264 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004264:	b480      	push	{r7}
 8004266:	b085      	sub	sp, #20
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	3b04      	subs	r3, #4
 8004274:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800427c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	3b04      	subs	r3, #4
 8004282:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	f023 0201 	bic.w	r2, r3, #1
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	3b04      	subs	r3, #4
 8004292:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004294:	4a0c      	ldr	r2, [pc, #48]	@ (80042c8 <pxPortInitialiseStack+0x64>)
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	3b14      	subs	r3, #20
 800429e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	3b04      	subs	r3, #4
 80042aa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f06f 0202 	mvn.w	r2, #2
 80042b2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	3b20      	subs	r3, #32
 80042b8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80042ba:	68fb      	ldr	r3, [r7, #12]
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3714      	adds	r7, #20
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	080042cd 	.word	0x080042cd

080042cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80042d2:	2300      	movs	r3, #0
 80042d4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80042d6:	4b13      	ldr	r3, [pc, #76]	@ (8004324 <prvTaskExitError+0x58>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042de:	d00b      	beq.n	80042f8 <prvTaskExitError+0x2c>
        __asm volatile
 80042e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042e4:	f383 8811 	msr	BASEPRI, r3
 80042e8:	f3bf 8f6f 	isb	sy
 80042ec:	f3bf 8f4f 	dsb	sy
 80042f0:	60fb      	str	r3, [r7, #12]
    }
 80042f2:	bf00      	nop
 80042f4:	bf00      	nop
 80042f6:	e7fd      	b.n	80042f4 <prvTaskExitError+0x28>
        __asm volatile
 80042f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042fc:	f383 8811 	msr	BASEPRI, r3
 8004300:	f3bf 8f6f 	isb	sy
 8004304:	f3bf 8f4f 	dsb	sy
 8004308:	60bb      	str	r3, [r7, #8]
    }
 800430a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800430c:	bf00      	nop
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d0fc      	beq.n	800430e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004314:	bf00      	nop
 8004316:	bf00      	nop
 8004318:	3714      	adds	r7, #20
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	2000000c 	.word	0x2000000c
	...

08004330 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004330:	4b07      	ldr	r3, [pc, #28]	@ (8004350 <pxCurrentTCBConst2>)
 8004332:	6819      	ldr	r1, [r3, #0]
 8004334:	6808      	ldr	r0, [r1, #0]
 8004336:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800433a:	f380 8809 	msr	PSP, r0
 800433e:	f3bf 8f6f 	isb	sy
 8004342:	f04f 0000 	mov.w	r0, #0
 8004346:	f380 8811 	msr	BASEPRI, r0
 800434a:	4770      	bx	lr
 800434c:	f3af 8000 	nop.w

08004350 <pxCurrentTCBConst2>:
 8004350:	20000114 	.word	0x20000114
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004354:	bf00      	nop
 8004356:	bf00      	nop

08004358 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004358:	4808      	ldr	r0, [pc, #32]	@ (800437c <prvPortStartFirstTask+0x24>)
 800435a:	6800      	ldr	r0, [r0, #0]
 800435c:	6800      	ldr	r0, [r0, #0]
 800435e:	f380 8808 	msr	MSP, r0
 8004362:	f04f 0000 	mov.w	r0, #0
 8004366:	f380 8814 	msr	CONTROL, r0
 800436a:	b662      	cpsie	i
 800436c:	b661      	cpsie	f
 800436e:	f3bf 8f4f 	dsb	sy
 8004372:	f3bf 8f6f 	isb	sy
 8004376:	df00      	svc	0
 8004378:	bf00      	nop
 800437a:	0000      	.short	0x0000
 800437c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004380:	bf00      	nop
 8004382:	bf00      	nop

08004384 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b086      	sub	sp, #24
 8004388:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800438a:	4b47      	ldr	r3, [pc, #284]	@ (80044a8 <xPortStartScheduler+0x124>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a47      	ldr	r2, [pc, #284]	@ (80044ac <xPortStartScheduler+0x128>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d10b      	bne.n	80043ac <xPortStartScheduler+0x28>
        __asm volatile
 8004394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004398:	f383 8811 	msr	BASEPRI, r3
 800439c:	f3bf 8f6f 	isb	sy
 80043a0:	f3bf 8f4f 	dsb	sy
 80043a4:	60fb      	str	r3, [r7, #12]
    }
 80043a6:	bf00      	nop
 80043a8:	bf00      	nop
 80043aa:	e7fd      	b.n	80043a8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80043ac:	4b3e      	ldr	r3, [pc, #248]	@ (80044a8 <xPortStartScheduler+0x124>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a3f      	ldr	r2, [pc, #252]	@ (80044b0 <xPortStartScheduler+0x12c>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d10b      	bne.n	80043ce <xPortStartScheduler+0x4a>
        __asm volatile
 80043b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043ba:	f383 8811 	msr	BASEPRI, r3
 80043be:	f3bf 8f6f 	isb	sy
 80043c2:	f3bf 8f4f 	dsb	sy
 80043c6:	613b      	str	r3, [r7, #16]
    }
 80043c8:	bf00      	nop
 80043ca:	bf00      	nop
 80043cc:	e7fd      	b.n	80043ca <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80043ce:	4b39      	ldr	r3, [pc, #228]	@ (80044b4 <xPortStartScheduler+0x130>)
 80043d0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	22ff      	movs	r2, #255	@ 0xff
 80043de:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80043e8:	78fb      	ldrb	r3, [r7, #3]
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80043f0:	b2da      	uxtb	r2, r3
 80043f2:	4b31      	ldr	r3, [pc, #196]	@ (80044b8 <xPortStartScheduler+0x134>)
 80043f4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80043f6:	4b31      	ldr	r3, [pc, #196]	@ (80044bc <xPortStartScheduler+0x138>)
 80043f8:	2207      	movs	r2, #7
 80043fa:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80043fc:	e009      	b.n	8004412 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 80043fe:	4b2f      	ldr	r3, [pc, #188]	@ (80044bc <xPortStartScheduler+0x138>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	3b01      	subs	r3, #1
 8004404:	4a2d      	ldr	r2, [pc, #180]	@ (80044bc <xPortStartScheduler+0x138>)
 8004406:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004408:	78fb      	ldrb	r3, [r7, #3]
 800440a:	b2db      	uxtb	r3, r3
 800440c:	005b      	lsls	r3, r3, #1
 800440e:	b2db      	uxtb	r3, r3
 8004410:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004412:	78fb      	ldrb	r3, [r7, #3]
 8004414:	b2db      	uxtb	r3, r3
 8004416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800441a:	2b80      	cmp	r3, #128	@ 0x80
 800441c:	d0ef      	beq.n	80043fe <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800441e:	4b27      	ldr	r3, [pc, #156]	@ (80044bc <xPortStartScheduler+0x138>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f1c3 0307 	rsb	r3, r3, #7
 8004426:	2b04      	cmp	r3, #4
 8004428:	d00b      	beq.n	8004442 <xPortStartScheduler+0xbe>
        __asm volatile
 800442a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800442e:	f383 8811 	msr	BASEPRI, r3
 8004432:	f3bf 8f6f 	isb	sy
 8004436:	f3bf 8f4f 	dsb	sy
 800443a:	60bb      	str	r3, [r7, #8]
    }
 800443c:	bf00      	nop
 800443e:	bf00      	nop
 8004440:	e7fd      	b.n	800443e <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004442:	4b1e      	ldr	r3, [pc, #120]	@ (80044bc <xPortStartScheduler+0x138>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	021b      	lsls	r3, r3, #8
 8004448:	4a1c      	ldr	r2, [pc, #112]	@ (80044bc <xPortStartScheduler+0x138>)
 800444a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800444c:	4b1b      	ldr	r3, [pc, #108]	@ (80044bc <xPortStartScheduler+0x138>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004454:	4a19      	ldr	r2, [pc, #100]	@ (80044bc <xPortStartScheduler+0x138>)
 8004456:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	b2da      	uxtb	r2, r3
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8004460:	4b17      	ldr	r3, [pc, #92]	@ (80044c0 <xPortStartScheduler+0x13c>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a16      	ldr	r2, [pc, #88]	@ (80044c0 <xPortStartScheduler+0x13c>)
 8004466:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800446a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800446c:	4b14      	ldr	r3, [pc, #80]	@ (80044c0 <xPortStartScheduler+0x13c>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a13      	ldr	r2, [pc, #76]	@ (80044c0 <xPortStartScheduler+0x13c>)
 8004472:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004476:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004478:	f000 f968 	bl	800474c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800447c:	4b11      	ldr	r3, [pc, #68]	@ (80044c4 <xPortStartScheduler+0x140>)
 800447e:	2200      	movs	r2, #0
 8004480:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8004482:	f000 f987 	bl	8004794 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004486:	4b10      	ldr	r3, [pc, #64]	@ (80044c8 <xPortStartScheduler+0x144>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a0f      	ldr	r2, [pc, #60]	@ (80044c8 <xPortStartScheduler+0x144>)
 800448c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004490:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8004492:	f7ff ff61 	bl	8004358 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004496:	f7ff f84b 	bl	8003530 <vTaskSwitchContext>
    prvTaskExitError();
 800449a:	f7ff ff17 	bl	80042cc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3718      	adds	r7, #24
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	e000ed00 	.word	0xe000ed00
 80044ac:	410fc271 	.word	0x410fc271
 80044b0:	410fc270 	.word	0x410fc270
 80044b4:	e000e400 	.word	0xe000e400
 80044b8:	20000254 	.word	0x20000254
 80044bc:	20000258 	.word	0x20000258
 80044c0:	e000ed20 	.word	0xe000ed20
 80044c4:	2000000c 	.word	0x2000000c
 80044c8:	e000ef34 	.word	0xe000ef34

080044cc <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b087      	sub	sp, #28
 80044d0:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80044d2:	4b38      	ldr	r3, [pc, #224]	@ (80045b4 <vInitPrioGroupValue+0xe8>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a38      	ldr	r2, [pc, #224]	@ (80045b8 <vInitPrioGroupValue+0xec>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d10b      	bne.n	80044f4 <vInitPrioGroupValue+0x28>
        __asm volatile
 80044dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044e0:	f383 8811 	msr	BASEPRI, r3
 80044e4:	f3bf 8f6f 	isb	sy
 80044e8:	f3bf 8f4f 	dsb	sy
 80044ec:	60fb      	str	r3, [r7, #12]
    }
 80044ee:	bf00      	nop
 80044f0:	bf00      	nop
 80044f2:	e7fd      	b.n	80044f0 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80044f4:	4b2f      	ldr	r3, [pc, #188]	@ (80045b4 <vInitPrioGroupValue+0xe8>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a30      	ldr	r2, [pc, #192]	@ (80045bc <vInitPrioGroupValue+0xf0>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d10b      	bne.n	8004516 <vInitPrioGroupValue+0x4a>
        __asm volatile
 80044fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004502:	f383 8811 	msr	BASEPRI, r3
 8004506:	f3bf 8f6f 	isb	sy
 800450a:	f3bf 8f4f 	dsb	sy
 800450e:	613b      	str	r3, [r7, #16]
    }
 8004510:	bf00      	nop
 8004512:	bf00      	nop
 8004514:	e7fd      	b.n	8004512 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004516:	4b2a      	ldr	r3, [pc, #168]	@ (80045c0 <vInitPrioGroupValue+0xf4>)
 8004518:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	b2db      	uxtb	r3, r3
 8004520:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	22ff      	movs	r2, #255	@ 0xff
 8004526:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	b2db      	uxtb	r3, r3
 800452e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004530:	78fb      	ldrb	r3, [r7, #3]
 8004532:	b2db      	uxtb	r3, r3
 8004534:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004538:	b2da      	uxtb	r2, r3
 800453a:	4b22      	ldr	r3, [pc, #136]	@ (80045c4 <vInitPrioGroupValue+0xf8>)
 800453c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800453e:	4b22      	ldr	r3, [pc, #136]	@ (80045c8 <vInitPrioGroupValue+0xfc>)
 8004540:	2207      	movs	r2, #7
 8004542:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004544:	e009      	b.n	800455a <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8004546:	4b20      	ldr	r3, [pc, #128]	@ (80045c8 <vInitPrioGroupValue+0xfc>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	3b01      	subs	r3, #1
 800454c:	4a1e      	ldr	r2, [pc, #120]	@ (80045c8 <vInitPrioGroupValue+0xfc>)
 800454e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004550:	78fb      	ldrb	r3, [r7, #3]
 8004552:	b2db      	uxtb	r3, r3
 8004554:	005b      	lsls	r3, r3, #1
 8004556:	b2db      	uxtb	r3, r3
 8004558:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800455a:	78fb      	ldrb	r3, [r7, #3]
 800455c:	b2db      	uxtb	r3, r3
 800455e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004562:	2b80      	cmp	r3, #128	@ 0x80
 8004564:	d0ef      	beq.n	8004546 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004566:	4b18      	ldr	r3, [pc, #96]	@ (80045c8 <vInitPrioGroupValue+0xfc>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f1c3 0307 	rsb	r3, r3, #7
 800456e:	2b04      	cmp	r3, #4
 8004570:	d00b      	beq.n	800458a <vInitPrioGroupValue+0xbe>
        __asm volatile
 8004572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004576:	f383 8811 	msr	BASEPRI, r3
 800457a:	f3bf 8f6f 	isb	sy
 800457e:	f3bf 8f4f 	dsb	sy
 8004582:	60bb      	str	r3, [r7, #8]
    }
 8004584:	bf00      	nop
 8004586:	bf00      	nop
 8004588:	e7fd      	b.n	8004586 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800458a:	4b0f      	ldr	r3, [pc, #60]	@ (80045c8 <vInitPrioGroupValue+0xfc>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	021b      	lsls	r3, r3, #8
 8004590:	4a0d      	ldr	r2, [pc, #52]	@ (80045c8 <vInitPrioGroupValue+0xfc>)
 8004592:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004594:	4b0c      	ldr	r3, [pc, #48]	@ (80045c8 <vInitPrioGroupValue+0xfc>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800459c:	4a0a      	ldr	r2, [pc, #40]	@ (80045c8 <vInitPrioGroupValue+0xfc>)
 800459e:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	b2da      	uxtb	r2, r3
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 80045a8:	bf00      	nop
 80045aa:	371c      	adds	r7, #28
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr
 80045b4:	e000ed00 	.word	0xe000ed00
 80045b8:	410fc271 	.word	0x410fc271
 80045bc:	410fc270 	.word	0x410fc270
 80045c0:	e000e400 	.word	0xe000e400
 80045c4:	20000254 	.word	0x20000254
 80045c8:	20000258 	.word	0x20000258

080045cc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
        __asm volatile
 80045d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045d6:	f383 8811 	msr	BASEPRI, r3
 80045da:	f3bf 8f6f 	isb	sy
 80045de:	f3bf 8f4f 	dsb	sy
 80045e2:	607b      	str	r3, [r7, #4]
    }
 80045e4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80045e6:	4b10      	ldr	r3, [pc, #64]	@ (8004628 <vPortEnterCritical+0x5c>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	3301      	adds	r3, #1
 80045ec:	4a0e      	ldr	r2, [pc, #56]	@ (8004628 <vPortEnterCritical+0x5c>)
 80045ee:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80045f0:	4b0d      	ldr	r3, [pc, #52]	@ (8004628 <vPortEnterCritical+0x5c>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d110      	bne.n	800461a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80045f8:	4b0c      	ldr	r3, [pc, #48]	@ (800462c <vPortEnterCritical+0x60>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00b      	beq.n	800461a <vPortEnterCritical+0x4e>
        __asm volatile
 8004602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004606:	f383 8811 	msr	BASEPRI, r3
 800460a:	f3bf 8f6f 	isb	sy
 800460e:	f3bf 8f4f 	dsb	sy
 8004612:	603b      	str	r3, [r7, #0]
    }
 8004614:	bf00      	nop
 8004616:	bf00      	nop
 8004618:	e7fd      	b.n	8004616 <vPortEnterCritical+0x4a>
    }
}
 800461a:	bf00      	nop
 800461c:	370c      	adds	r7, #12
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr
 8004626:	bf00      	nop
 8004628:	2000000c 	.word	0x2000000c
 800462c:	e000ed04 	.word	0xe000ed04

08004630 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8004636:	4b12      	ldr	r3, [pc, #72]	@ (8004680 <vPortExitCritical+0x50>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10b      	bne.n	8004656 <vPortExitCritical+0x26>
        __asm volatile
 800463e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004642:	f383 8811 	msr	BASEPRI, r3
 8004646:	f3bf 8f6f 	isb	sy
 800464a:	f3bf 8f4f 	dsb	sy
 800464e:	607b      	str	r3, [r7, #4]
    }
 8004650:	bf00      	nop
 8004652:	bf00      	nop
 8004654:	e7fd      	b.n	8004652 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004656:	4b0a      	ldr	r3, [pc, #40]	@ (8004680 <vPortExitCritical+0x50>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	3b01      	subs	r3, #1
 800465c:	4a08      	ldr	r2, [pc, #32]	@ (8004680 <vPortExitCritical+0x50>)
 800465e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004660:	4b07      	ldr	r3, [pc, #28]	@ (8004680 <vPortExitCritical+0x50>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d105      	bne.n	8004674 <vPortExitCritical+0x44>
 8004668:	2300      	movs	r3, #0
 800466a:	603b      	str	r3, [r7, #0]
        __asm volatile
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	f383 8811 	msr	BASEPRI, r3
    }
 8004672:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr
 8004680:	2000000c 	.word	0x2000000c
	...

08004690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004690:	f3ef 8009 	mrs	r0, PSP
 8004694:	f3bf 8f6f 	isb	sy
 8004698:	4b15      	ldr	r3, [pc, #84]	@ (80046f0 <pxCurrentTCBConst>)
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	f01e 0f10 	tst.w	lr, #16
 80046a0:	bf08      	it	eq
 80046a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80046a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046aa:	6010      	str	r0, [r2, #0]
 80046ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80046b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80046b4:	f380 8811 	msr	BASEPRI, r0
 80046b8:	f3bf 8f4f 	dsb	sy
 80046bc:	f3bf 8f6f 	isb	sy
 80046c0:	f7fe ff36 	bl	8003530 <vTaskSwitchContext>
 80046c4:	f04f 0000 	mov.w	r0, #0
 80046c8:	f380 8811 	msr	BASEPRI, r0
 80046cc:	bc09      	pop	{r0, r3}
 80046ce:	6819      	ldr	r1, [r3, #0]
 80046d0:	6808      	ldr	r0, [r1, #0]
 80046d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046d6:	f01e 0f10 	tst.w	lr, #16
 80046da:	bf08      	it	eq
 80046dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80046e0:	f380 8809 	msr	PSP, r0
 80046e4:	f3bf 8f6f 	isb	sy
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	f3af 8000 	nop.w

080046f0 <pxCurrentTCBConst>:
 80046f0:	20000114 	.word	0x20000114
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80046f4:	bf00      	nop
 80046f6:	bf00      	nop

080046f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
        __asm volatile
 80046fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004702:	f383 8811 	msr	BASEPRI, r3
 8004706:	f3bf 8f6f 	isb	sy
 800470a:	f3bf 8f4f 	dsb	sy
 800470e:	607b      	str	r3, [r7, #4]
    }
 8004710:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004712:	f001 fdd3 	bl	80062bc <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004716:	f7fe fe4d 	bl	80033b4 <xTaskIncrementTick>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d006      	beq.n	800472e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004720:	f001 fe2a 	bl	8006378 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004724:	4b08      	ldr	r3, [pc, #32]	@ (8004748 <SysTick_Handler+0x50>)
 8004726:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800472a:	601a      	str	r2, [r3, #0]
 800472c:	e001      	b.n	8004732 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800472e:	f001 fe07 	bl	8006340 <SEGGER_SYSVIEW_RecordExitISR>
 8004732:	2300      	movs	r3, #0
 8004734:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	f383 8811 	msr	BASEPRI, r3
    }
 800473c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800473e:	bf00      	nop
 8004740:	3708      	adds	r7, #8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	e000ed04 	.word	0xe000ed04

0800474c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800474c:	b480      	push	{r7}
 800474e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004750:	4b0b      	ldr	r3, [pc, #44]	@ (8004780 <vPortSetupTimerInterrupt+0x34>)
 8004752:	2200      	movs	r2, #0
 8004754:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004756:	4b0b      	ldr	r3, [pc, #44]	@ (8004784 <vPortSetupTimerInterrupt+0x38>)
 8004758:	2200      	movs	r2, #0
 800475a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800475c:	4b0a      	ldr	r3, [pc, #40]	@ (8004788 <vPortSetupTimerInterrupt+0x3c>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a0a      	ldr	r2, [pc, #40]	@ (800478c <vPortSetupTimerInterrupt+0x40>)
 8004762:	fba2 2303 	umull	r2, r3, r2, r3
 8004766:	099b      	lsrs	r3, r3, #6
 8004768:	4a09      	ldr	r2, [pc, #36]	@ (8004790 <vPortSetupTimerInterrupt+0x44>)
 800476a:	3b01      	subs	r3, #1
 800476c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800476e:	4b04      	ldr	r3, [pc, #16]	@ (8004780 <vPortSetupTimerInterrupt+0x34>)
 8004770:	2207      	movs	r2, #7
 8004772:	601a      	str	r2, [r3, #0]
}
 8004774:	bf00      	nop
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	e000e010 	.word	0xe000e010
 8004784:	e000e018 	.word	0xe000e018
 8004788:	20000000 	.word	0x20000000
 800478c:	10624dd3 	.word	0x10624dd3
 8004790:	e000e014 	.word	0xe000e014

08004794 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004794:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80047a4 <vPortEnableVFP+0x10>
 8004798:	6801      	ldr	r1, [r0, #0]
 800479a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800479e:	6001      	str	r1, [r0, #0]
 80047a0:	4770      	bx	lr
 80047a2:	0000      	.short	0x0000
 80047a4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80047a8:	bf00      	nop
 80047aa:	bf00      	nop

080047ac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80047b2:	f3ef 8305 	mrs	r3, IPSR
 80047b6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2b0f      	cmp	r3, #15
 80047bc:	d915      	bls.n	80047ea <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80047be:	4a18      	ldr	r2, [pc, #96]	@ (8004820 <vPortValidateInterruptPriority+0x74>)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	4413      	add	r3, r2
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80047c8:	4b16      	ldr	r3, [pc, #88]	@ (8004824 <vPortValidateInterruptPriority+0x78>)
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	7afa      	ldrb	r2, [r7, #11]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d20b      	bcs.n	80047ea <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 80047d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047d6:	f383 8811 	msr	BASEPRI, r3
 80047da:	f3bf 8f6f 	isb	sy
 80047de:	f3bf 8f4f 	dsb	sy
 80047e2:	607b      	str	r3, [r7, #4]
    }
 80047e4:	bf00      	nop
 80047e6:	bf00      	nop
 80047e8:	e7fd      	b.n	80047e6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80047ea:	4b0f      	ldr	r3, [pc, #60]	@ (8004828 <vPortValidateInterruptPriority+0x7c>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80047f2:	4b0e      	ldr	r3, [pc, #56]	@ (800482c <vPortValidateInterruptPriority+0x80>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d90b      	bls.n	8004812 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 80047fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047fe:	f383 8811 	msr	BASEPRI, r3
 8004802:	f3bf 8f6f 	isb	sy
 8004806:	f3bf 8f4f 	dsb	sy
 800480a:	603b      	str	r3, [r7, #0]
    }
 800480c:	bf00      	nop
 800480e:	bf00      	nop
 8004810:	e7fd      	b.n	800480e <vPortValidateInterruptPriority+0x62>
    }
 8004812:	bf00      	nop
 8004814:	3714      	adds	r7, #20
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	e000e3f0 	.word	0xe000e3f0
 8004824:	20000254 	.word	0x20000254
 8004828:	e000ed0c 	.word	0xe000ed0c
 800482c:	20000258 	.word	0x20000258

08004830 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b08a      	sub	sp, #40	@ 0x28
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004838:	2300      	movs	r3, #0
 800483a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 800483c:	f7fe fce8 	bl	8003210 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004840:	4b66      	ldr	r3, [pc, #408]	@ (80049dc <pvPortMalloc+0x1ac>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d101      	bne.n	800484c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004848:	f000 f938 	bl	8004abc <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800484c:	4b64      	ldr	r3, [pc, #400]	@ (80049e0 <pvPortMalloc+0x1b0>)
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	4013      	ands	r3, r2
 8004854:	2b00      	cmp	r3, #0
 8004856:	f040 80a9 	bne.w	80049ac <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d02e      	beq.n	80048be <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8004860:	2208      	movs	r2, #8
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	429a      	cmp	r2, r3
 800486a:	d228      	bcs.n	80048be <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 800486c:	2208      	movs	r2, #8
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4413      	add	r3, r2
 8004872:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f003 0307 	and.w	r3, r3, #7
 800487a:	2b00      	cmp	r3, #0
 800487c:	d022      	beq.n	80048c4 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f023 0307 	bic.w	r3, r3, #7
 8004884:	3308      	adds	r3, #8
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	429a      	cmp	r2, r3
 800488a:	d215      	bcs.n	80048b8 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f023 0307 	bic.w	r3, r3, #7
 8004892:	3308      	adds	r3, #8
 8004894:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f003 0307 	and.w	r3, r3, #7
 800489c:	2b00      	cmp	r3, #0
 800489e:	d011      	beq.n	80048c4 <pvPortMalloc+0x94>
        __asm volatile
 80048a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048a4:	f383 8811 	msr	BASEPRI, r3
 80048a8:	f3bf 8f6f 	isb	sy
 80048ac:	f3bf 8f4f 	dsb	sy
 80048b0:	617b      	str	r3, [r7, #20]
    }
 80048b2:	bf00      	nop
 80048b4:	bf00      	nop
 80048b6:	e7fd      	b.n	80048b4 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80048b8:	2300      	movs	r3, #0
 80048ba:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80048bc:	e002      	b.n	80048c4 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80048be:	2300      	movs	r3, #0
 80048c0:	607b      	str	r3, [r7, #4]
 80048c2:	e000      	b.n	80048c6 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80048c4:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d06f      	beq.n	80049ac <pvPortMalloc+0x17c>
 80048cc:	4b45      	ldr	r3, [pc, #276]	@ (80049e4 <pvPortMalloc+0x1b4>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d86a      	bhi.n	80049ac <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80048d6:	4b44      	ldr	r3, [pc, #272]	@ (80049e8 <pvPortMalloc+0x1b8>)
 80048d8:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80048da:	4b43      	ldr	r3, [pc, #268]	@ (80049e8 <pvPortMalloc+0x1b8>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80048e0:	e004      	b.n	80048ec <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 80048e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e4:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80048e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80048ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d903      	bls.n	80048fe <pvPortMalloc+0xce>
 80048f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d1f1      	bne.n	80048e2 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80048fe:	4b37      	ldr	r3, [pc, #220]	@ (80049dc <pvPortMalloc+0x1ac>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004904:	429a      	cmp	r2, r3
 8004906:	d051      	beq.n	80049ac <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004908:	6a3b      	ldr	r3, [r7, #32]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2208      	movs	r2, #8
 800490e:	4413      	add	r3, r2
 8004910:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	6a3b      	ldr	r3, [r7, #32]
 8004918:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800491a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491c:	685a      	ldr	r2, [r3, #4]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	1ad2      	subs	r2, r2, r3
 8004922:	2308      	movs	r3, #8
 8004924:	005b      	lsls	r3, r3, #1
 8004926:	429a      	cmp	r2, r3
 8004928:	d920      	bls.n	800496c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800492a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4413      	add	r3, r2
 8004930:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	f003 0307 	and.w	r3, r3, #7
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00b      	beq.n	8004954 <pvPortMalloc+0x124>
        __asm volatile
 800493c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004940:	f383 8811 	msr	BASEPRI, r3
 8004944:	f3bf 8f6f 	isb	sy
 8004948:	f3bf 8f4f 	dsb	sy
 800494c:	613b      	str	r3, [r7, #16]
    }
 800494e:	bf00      	nop
 8004950:	bf00      	nop
 8004952:	e7fd      	b.n	8004950 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004956:	685a      	ldr	r2, [r3, #4]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	1ad2      	subs	r2, r2, r3
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004966:	69b8      	ldr	r0, [r7, #24]
 8004968:	f000 f90a 	bl	8004b80 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800496c:	4b1d      	ldr	r3, [pc, #116]	@ (80049e4 <pvPortMalloc+0x1b4>)
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	4a1b      	ldr	r2, [pc, #108]	@ (80049e4 <pvPortMalloc+0x1b4>)
 8004978:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800497a:	4b1a      	ldr	r3, [pc, #104]	@ (80049e4 <pvPortMalloc+0x1b4>)
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	4b1b      	ldr	r3, [pc, #108]	@ (80049ec <pvPortMalloc+0x1bc>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	429a      	cmp	r2, r3
 8004984:	d203      	bcs.n	800498e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004986:	4b17      	ldr	r3, [pc, #92]	@ (80049e4 <pvPortMalloc+0x1b4>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a18      	ldr	r2, [pc, #96]	@ (80049ec <pvPortMalloc+0x1bc>)
 800498c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800498e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004990:	685a      	ldr	r2, [r3, #4]
 8004992:	4b13      	ldr	r3, [pc, #76]	@ (80049e0 <pvPortMalloc+0x1b0>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	431a      	orrs	r2, r3
 8004998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800499c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499e:	2200      	movs	r2, #0
 80049a0:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80049a2:	4b13      	ldr	r3, [pc, #76]	@ (80049f0 <pvPortMalloc+0x1c0>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	3301      	adds	r3, #1
 80049a8:	4a11      	ldr	r2, [pc, #68]	@ (80049f0 <pvPortMalloc+0x1c0>)
 80049aa:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80049ac:	f7fe fc3e 	bl	800322c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	f003 0307 	and.w	r3, r3, #7
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00b      	beq.n	80049d2 <pvPortMalloc+0x1a2>
        __asm volatile
 80049ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049be:	f383 8811 	msr	BASEPRI, r3
 80049c2:	f3bf 8f6f 	isb	sy
 80049c6:	f3bf 8f4f 	dsb	sy
 80049ca:	60fb      	str	r3, [r7, #12]
    }
 80049cc:	bf00      	nop
 80049ce:	bf00      	nop
 80049d0:	e7fd      	b.n	80049ce <pvPortMalloc+0x19e>
    return pvReturn;
 80049d2:	69fb      	ldr	r3, [r7, #28]
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3728      	adds	r7, #40	@ 0x28
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	20012e64 	.word	0x20012e64
 80049e0:	20012e78 	.word	0x20012e78
 80049e4:	20012e68 	.word	0x20012e68
 80049e8:	20012e5c 	.word	0x20012e5c
 80049ec:	20012e6c 	.word	0x20012e6c
 80049f0:	20012e70 	.word	0x20012e70

080049f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d04f      	beq.n	8004aa6 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004a06:	2308      	movs	r3, #8
 8004a08:	425b      	negs	r3, r3
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	685a      	ldr	r2, [r3, #4]
 8004a18:	4b25      	ldr	r3, [pc, #148]	@ (8004ab0 <vPortFree+0xbc>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d10b      	bne.n	8004a3a <vPortFree+0x46>
        __asm volatile
 8004a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a26:	f383 8811 	msr	BASEPRI, r3
 8004a2a:	f3bf 8f6f 	isb	sy
 8004a2e:	f3bf 8f4f 	dsb	sy
 8004a32:	60fb      	str	r3, [r7, #12]
    }
 8004a34:	bf00      	nop
 8004a36:	bf00      	nop
 8004a38:	e7fd      	b.n	8004a36 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00b      	beq.n	8004a5a <vPortFree+0x66>
        __asm volatile
 8004a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a46:	f383 8811 	msr	BASEPRI, r3
 8004a4a:	f3bf 8f6f 	isb	sy
 8004a4e:	f3bf 8f4f 	dsb	sy
 8004a52:	60bb      	str	r3, [r7, #8]
    }
 8004a54:	bf00      	nop
 8004a56:	bf00      	nop
 8004a58:	e7fd      	b.n	8004a56 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	685a      	ldr	r2, [r3, #4]
 8004a5e:	4b14      	ldr	r3, [pc, #80]	@ (8004ab0 <vPortFree+0xbc>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4013      	ands	r3, r2
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d01e      	beq.n	8004aa6 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d11a      	bne.n	8004aa6 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	4b0e      	ldr	r3, [pc, #56]	@ (8004ab0 <vPortFree+0xbc>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	43db      	mvns	r3, r3
 8004a7a:	401a      	ands	r2, r3
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004a80:	f7fe fbc6 	bl	8003210 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	685a      	ldr	r2, [r3, #4]
 8004a88:	4b0a      	ldr	r3, [pc, #40]	@ (8004ab4 <vPortFree+0xc0>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	4a09      	ldr	r2, [pc, #36]	@ (8004ab4 <vPortFree+0xc0>)
 8004a90:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004a92:	6938      	ldr	r0, [r7, #16]
 8004a94:	f000 f874 	bl	8004b80 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004a98:	4b07      	ldr	r3, [pc, #28]	@ (8004ab8 <vPortFree+0xc4>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	4a06      	ldr	r2, [pc, #24]	@ (8004ab8 <vPortFree+0xc4>)
 8004aa0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004aa2:	f7fe fbc3 	bl	800322c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004aa6:	bf00      	nop
 8004aa8:	3718      	adds	r7, #24
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	20012e78 	.word	0x20012e78
 8004ab4:	20012e68 	.word	0x20012e68
 8004ab8:	20012e74 	.word	0x20012e74

08004abc <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004ac2:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8004ac6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8004ac8:	4b27      	ldr	r3, [pc, #156]	@ (8004b68 <prvHeapInit+0xac>)
 8004aca:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f003 0307 	and.w	r3, r3, #7
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00c      	beq.n	8004af0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	3307      	adds	r3, #7
 8004ada:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f023 0307 	bic.w	r3, r3, #7
 8004ae2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	4a1f      	ldr	r2, [pc, #124]	@ (8004b68 <prvHeapInit+0xac>)
 8004aec:	4413      	add	r3, r2
 8004aee:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004af4:	4a1d      	ldr	r2, [pc, #116]	@ (8004b6c <prvHeapInit+0xb0>)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004afa:	4b1c      	ldr	r3, [pc, #112]	@ (8004b6c <prvHeapInit+0xb0>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	68ba      	ldr	r2, [r7, #8]
 8004b04:	4413      	add	r3, r2
 8004b06:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004b08:	2208      	movs	r2, #8
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f023 0307 	bic.w	r3, r3, #7
 8004b16:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	4a15      	ldr	r2, [pc, #84]	@ (8004b70 <prvHeapInit+0xb4>)
 8004b1c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004b1e:	4b14      	ldr	r3, [pc, #80]	@ (8004b70 <prvHeapInit+0xb4>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2200      	movs	r2, #0
 8004b24:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004b26:	4b12      	ldr	r3, [pc, #72]	@ (8004b70 <prvHeapInit+0xb4>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	1ad2      	subs	r2, r2, r3
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b70 <prvHeapInit+0xb4>)
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	4a0a      	ldr	r2, [pc, #40]	@ (8004b74 <prvHeapInit+0xb8>)
 8004b4a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	4a09      	ldr	r2, [pc, #36]	@ (8004b78 <prvHeapInit+0xbc>)
 8004b52:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004b54:	4b09      	ldr	r3, [pc, #36]	@ (8004b7c <prvHeapInit+0xc0>)
 8004b56:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004b5a:	601a      	str	r2, [r3, #0]
}
 8004b5c:	bf00      	nop
 8004b5e:	3714      	adds	r7, #20
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr
 8004b68:	2000025c 	.word	0x2000025c
 8004b6c:	20012e5c 	.word	0x20012e5c
 8004b70:	20012e64 	.word	0x20012e64
 8004b74:	20012e6c 	.word	0x20012e6c
 8004b78:	20012e68 	.word	0x20012e68
 8004b7c:	20012e78 	.word	0x20012e78

08004b80 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004b80:	b480      	push	{r7}
 8004b82:	b085      	sub	sp, #20
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004b88:	4b28      	ldr	r3, [pc, #160]	@ (8004c2c <prvInsertBlockIntoFreeList+0xac>)
 8004b8a:	60fb      	str	r3, [r7, #12]
 8004b8c:	e002      	b.n	8004b94 <prvInsertBlockIntoFreeList+0x14>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	60fb      	str	r3, [r7, #12]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d8f7      	bhi.n	8004b8e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	68ba      	ldr	r2, [r7, #8]
 8004ba8:	4413      	add	r3, r2
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d108      	bne.n	8004bc2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	685a      	ldr	r2, [r3, #4]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	441a      	add	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	68ba      	ldr	r2, [r7, #8]
 8004bcc:	441a      	add	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d118      	bne.n	8004c08 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	4b15      	ldr	r3, [pc, #84]	@ (8004c30 <prvInsertBlockIntoFreeList+0xb0>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d00d      	beq.n	8004bfe <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	685a      	ldr	r2, [r3, #4]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	441a      	add	r2, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	601a      	str	r2, [r3, #0]
 8004bfc:	e008      	b.n	8004c10 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8004c30 <prvInsertBlockIntoFreeList+0xb0>)
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	601a      	str	r2, [r3, #0]
 8004c06:	e003      	b.n	8004c10 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d002      	beq.n	8004c1e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004c1e:	bf00      	nop
 8004c20:	3714      	adds	r7, #20
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	20012e5c 	.word	0x20012e5c
 8004c30:	20012e64 	.word	0x20012e64

08004c34 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004c34:	b580      	push	{r7, lr}
 8004c36:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8004c38:	4803      	ldr	r0, [pc, #12]	@ (8004c48 <_cbSendSystemDesc+0x14>)
 8004c3a:	f001 fae9 	bl	8006210 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8004c3e:	4803      	ldr	r0, [pc, #12]	@ (8004c4c <_cbSendSystemDesc+0x18>)
 8004c40:	f001 fae6 	bl	8006210 <SEGGER_SYSVIEW_SendSysDesc>
}
 8004c44:	bf00      	nop
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	080072d8 	.word	0x080072d8
 8004c4c:	08007328 	.word	0x08007328

08004c50 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004c50:	b580      	push	{r7, lr}
 8004c52:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004c54:	4b06      	ldr	r3, [pc, #24]	@ (8004c70 <SEGGER_SYSVIEW_Conf+0x20>)
 8004c56:	6818      	ldr	r0, [r3, #0]
 8004c58:	4b05      	ldr	r3, [pc, #20]	@ (8004c70 <SEGGER_SYSVIEW_Conf+0x20>)
 8004c5a:	6819      	ldr	r1, [r3, #0]
 8004c5c:	4b05      	ldr	r3, [pc, #20]	@ (8004c74 <SEGGER_SYSVIEW_Conf+0x24>)
 8004c5e:	4a06      	ldr	r2, [pc, #24]	@ (8004c78 <SEGGER_SYSVIEW_Conf+0x28>)
 8004c60:	f000 fe54 	bl	800590c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004c64:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8004c68:	f000 fe94 	bl	8005994 <SEGGER_SYSVIEW_SetRAMBase>
}
 8004c6c:	bf00      	nop
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	20000000 	.word	0x20000000
 8004c74:	08004c35 	.word	0x08004c35
 8004c78:	080073cc 	.word	0x080073cc

08004c7c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c7e:	b085      	sub	sp, #20
 8004c80:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004c82:	2300      	movs	r3, #0
 8004c84:	607b      	str	r3, [r7, #4]
 8004c86:	e033      	b.n	8004cf0 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004c88:	491e      	ldr	r1, [pc, #120]	@ (8004d04 <_cbSendTaskList+0x88>)
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	4613      	mov	r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	4413      	add	r3, r2
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	440b      	add	r3, r1
 8004c96:	6818      	ldr	r0, [r3, #0]
 8004c98:	491a      	ldr	r1, [pc, #104]	@ (8004d04 <_cbSendTaskList+0x88>)
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	4413      	add	r3, r2
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	440b      	add	r3, r1
 8004ca6:	3304      	adds	r3, #4
 8004ca8:	6819      	ldr	r1, [r3, #0]
 8004caa:	4c16      	ldr	r4, [pc, #88]	@ (8004d04 <_cbSendTaskList+0x88>)
 8004cac:	687a      	ldr	r2, [r7, #4]
 8004cae:	4613      	mov	r3, r2
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	4413      	add	r3, r2
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	4423      	add	r3, r4
 8004cb8:	3308      	adds	r3, #8
 8004cba:	681c      	ldr	r4, [r3, #0]
 8004cbc:	4d11      	ldr	r5, [pc, #68]	@ (8004d04 <_cbSendTaskList+0x88>)
 8004cbe:	687a      	ldr	r2, [r7, #4]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	4413      	add	r3, r2
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	442b      	add	r3, r5
 8004cca:	330c      	adds	r3, #12
 8004ccc:	681d      	ldr	r5, [r3, #0]
 8004cce:	4e0d      	ldr	r6, [pc, #52]	@ (8004d04 <_cbSendTaskList+0x88>)
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	4413      	add	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	4433      	add	r3, r6
 8004cdc:	3310      	adds	r3, #16
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	9300      	str	r3, [sp, #0]
 8004ce2:	462b      	mov	r3, r5
 8004ce4:	4622      	mov	r2, r4
 8004ce6:	f000 f8bd 	bl	8004e64 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	3301      	adds	r3, #1
 8004cee:	607b      	str	r3, [r7, #4]
 8004cf0:	4b05      	ldr	r3, [pc, #20]	@ (8004d08 <_cbSendTaskList+0x8c>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d3c6      	bcc.n	8004c88 <_cbSendTaskList+0xc>
  }
}
 8004cfa:	bf00      	nop
 8004cfc:	bf00      	nop
 8004cfe:	370c      	adds	r7, #12
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d04:	20012e7c 	.word	0x20012e7c
 8004d08:	20012f1c 	.word	0x20012f1c

08004d0c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004d0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d10:	b082      	sub	sp, #8
 8004d12:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004d14:	f7fe fb3c 	bl	8003390 <xTaskGetTickCountFromISR>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	469a      	mov	sl, r3
 8004d1e:	4693      	mov	fp, r2
 8004d20:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004d24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d28:	4602      	mov	r2, r0
 8004d2a:	460b      	mov	r3, r1
 8004d2c:	f04f 0a00 	mov.w	sl, #0
 8004d30:	f04f 0b00 	mov.w	fp, #0
 8004d34:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8004d38:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8004d3c:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8004d40:	4652      	mov	r2, sl
 8004d42:	465b      	mov	r3, fp
 8004d44:	1a14      	subs	r4, r2, r0
 8004d46:	eb63 0501 	sbc.w	r5, r3, r1
 8004d4a:	f04f 0200 	mov.w	r2, #0
 8004d4e:	f04f 0300 	mov.w	r3, #0
 8004d52:	00ab      	lsls	r3, r5, #2
 8004d54:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004d58:	00a2      	lsls	r2, r4, #2
 8004d5a:	4614      	mov	r4, r2
 8004d5c:	461d      	mov	r5, r3
 8004d5e:	eb14 0800 	adds.w	r8, r4, r0
 8004d62:	eb45 0901 	adc.w	r9, r5, r1
 8004d66:	f04f 0200 	mov.w	r2, #0
 8004d6a:	f04f 0300 	mov.w	r3, #0
 8004d6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d7a:	4690      	mov	r8, r2
 8004d7c:	4699      	mov	r9, r3
 8004d7e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8004d82:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004d86:	4610      	mov	r0, r2
 8004d88:	4619      	mov	r1, r3
 8004d8a:	3708      	adds	r7, #8
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004d94 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b086      	sub	sp, #24
 8004d98:	af02      	add	r7, sp, #8
 8004d9a:	60f8      	str	r0, [r7, #12]
 8004d9c:	60b9      	str	r1, [r7, #8]
 8004d9e:	607a      	str	r2, [r7, #4]
 8004da0:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004da2:	2205      	movs	r2, #5
 8004da4:	492b      	ldr	r1, [pc, #172]	@ (8004e54 <SYSVIEW_AddTask+0xc0>)
 8004da6:	68b8      	ldr	r0, [r7, #8]
 8004da8:	f001 ff96 	bl	8006cd8 <memcmp>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d04b      	beq.n	8004e4a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004db2:	4b29      	ldr	r3, [pc, #164]	@ (8004e58 <SYSVIEW_AddTask+0xc4>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2b07      	cmp	r3, #7
 8004db8:	d903      	bls.n	8004dc2 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004dba:	4828      	ldr	r0, [pc, #160]	@ (8004e5c <SYSVIEW_AddTask+0xc8>)
 8004dbc:	f001 fd26 	bl	800680c <SEGGER_SYSVIEW_Warn>
    return;
 8004dc0:	e044      	b.n	8004e4c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004dc2:	4b25      	ldr	r3, [pc, #148]	@ (8004e58 <SYSVIEW_AddTask+0xc4>)
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	4926      	ldr	r1, [pc, #152]	@ (8004e60 <SYSVIEW_AddTask+0xcc>)
 8004dc8:	4613      	mov	r3, r2
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	4413      	add	r3, r2
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	440b      	add	r3, r1
 8004dd2:	68fa      	ldr	r2, [r7, #12]
 8004dd4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004dd6:	4b20      	ldr	r3, [pc, #128]	@ (8004e58 <SYSVIEW_AddTask+0xc4>)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	4921      	ldr	r1, [pc, #132]	@ (8004e60 <SYSVIEW_AddTask+0xcc>)
 8004ddc:	4613      	mov	r3, r2
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	4413      	add	r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	440b      	add	r3, r1
 8004de6:	3304      	adds	r3, #4
 8004de8:	68ba      	ldr	r2, [r7, #8]
 8004dea:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004dec:	4b1a      	ldr	r3, [pc, #104]	@ (8004e58 <SYSVIEW_AddTask+0xc4>)
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	491b      	ldr	r1, [pc, #108]	@ (8004e60 <SYSVIEW_AddTask+0xcc>)
 8004df2:	4613      	mov	r3, r2
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	4413      	add	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	440b      	add	r3, r1
 8004dfc:	3308      	adds	r3, #8
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004e02:	4b15      	ldr	r3, [pc, #84]	@ (8004e58 <SYSVIEW_AddTask+0xc4>)
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	4916      	ldr	r1, [pc, #88]	@ (8004e60 <SYSVIEW_AddTask+0xcc>)
 8004e08:	4613      	mov	r3, r2
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	4413      	add	r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	440b      	add	r3, r1
 8004e12:	330c      	adds	r3, #12
 8004e14:	683a      	ldr	r2, [r7, #0]
 8004e16:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004e18:	4b0f      	ldr	r3, [pc, #60]	@ (8004e58 <SYSVIEW_AddTask+0xc4>)
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	4910      	ldr	r1, [pc, #64]	@ (8004e60 <SYSVIEW_AddTask+0xcc>)
 8004e1e:	4613      	mov	r3, r2
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	4413      	add	r3, r2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	440b      	add	r3, r1
 8004e28:	3310      	adds	r3, #16
 8004e2a:	69ba      	ldr	r2, [r7, #24]
 8004e2c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8004e58 <SYSVIEW_AddTask+0xc4>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	3301      	adds	r3, #1
 8004e34:	4a08      	ldr	r2, [pc, #32]	@ (8004e58 <SYSVIEW_AddTask+0xc4>)
 8004e36:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	9300      	str	r3, [sp, #0]
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	68b9      	ldr	r1, [r7, #8]
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f000 f80e 	bl	8004e64 <SYSVIEW_SendTaskInfo>
 8004e48:	e000      	b.n	8004e4c <SYSVIEW_AddTask+0xb8>
    return;
 8004e4a:	bf00      	nop

}
 8004e4c:	3710      	adds	r7, #16
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	08007338 	.word	0x08007338
 8004e58:	20012f1c 	.word	0x20012f1c
 8004e5c:	08007340 	.word	0x08007340
 8004e60:	20012e7c 	.word	0x20012e7c

08004e64 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b08a      	sub	sp, #40	@ 0x28
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
 8004e70:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004e72:	f107 0314 	add.w	r3, r7, #20
 8004e76:	2214      	movs	r2, #20
 8004e78:	2100      	movs	r1, #0
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f001 ff3c 	bl	8006cf8 <memset>
  TaskInfo.TaskID     = TaskID;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e92:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004e94:	f107 0314 	add.w	r3, r7, #20
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f001 f8c1 	bl	8006020 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004e9e:	bf00      	nop
 8004ea0:	3728      	adds	r7, #40	@ 0x28
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
	...

08004ea8 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004eae:	4b24      	ldr	r3, [pc, #144]	@ (8004f40 <_DoInit+0x98>)
 8004eb0:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2203      	movs	r2, #3
 8004eb6:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2203      	movs	r2, #3
 8004ebc:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a20      	ldr	r2, [pc, #128]	@ (8004f44 <_DoInit+0x9c>)
 8004ec2:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a20      	ldr	r2, [pc, #128]	@ (8004f48 <_DoInit+0xa0>)
 8004ec8:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ed0:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a17      	ldr	r2, [pc, #92]	@ (8004f44 <_DoInit+0x9c>)
 8004ee8:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a17      	ldr	r2, [pc, #92]	@ (8004f4c <_DoInit+0xa4>)
 8004eee:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2210      	movs	r2, #16
 8004ef4:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	3307      	adds	r3, #7
 8004f0c:	4a10      	ldr	r2, [pc, #64]	@ (8004f50 <_DoInit+0xa8>)
 8004f0e:	6810      	ldr	r0, [r2, #0]
 8004f10:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004f12:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4a0e      	ldr	r2, [pc, #56]	@ (8004f54 <_DoInit+0xac>)
 8004f1a:	6810      	ldr	r0, [r2, #0]
 8004f1c:	6018      	str	r0, [r3, #0]
 8004f1e:	8891      	ldrh	r1, [r2, #4]
 8004f20:	7992      	ldrb	r2, [r2, #6]
 8004f22:	8099      	strh	r1, [r3, #4]
 8004f24:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004f26:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2220      	movs	r2, #32
 8004f2e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004f30:	f3bf 8f5f 	dmb	sy
}
 8004f34:	bf00      	nop
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr
 8004f40:	20012f20 	.word	0x20012f20
 8004f44:	08007390 	.word	0x08007390
 8004f48:	20012fc8 	.word	0x20012fc8
 8004f4c:	200133c8 	.word	0x200133c8
 8004f50:	0800739c 	.word	0x0800739c
 8004f54:	080073a0 	.word	0x080073a0

08004f58 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b08a      	sub	sp, #40	@ 0x28
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8004f64:	2300      	movs	r3, #0
 8004f66:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d905      	bls.n	8004f88 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	3b01      	subs	r3, #1
 8004f84:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f86:	e007      	b.n	8004f98 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	689a      	ldr	r2, [r3, #8]
 8004f8c:	69b9      	ldr	r1, [r7, #24]
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	1acb      	subs	r3, r1, r3
 8004f92:	4413      	add	r3, r2
 8004f94:	3b01      	subs	r3, #1
 8004f96:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	689a      	ldr	r2, [r3, #8]
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	bf28      	it	cs
 8004fa6:	4613      	movcs	r3, r2
 8004fa8:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8004faa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	bf28      	it	cs
 8004fb2:	4613      	movcs	r3, r2
 8004fb4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	685a      	ldr	r2, [r3, #4]
 8004fba:	69fb      	ldr	r3, [r7, #28]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8004fc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fc2:	68b9      	ldr	r1, [r7, #8]
 8004fc4:	6978      	ldr	r0, [r7, #20]
 8004fc6:	f001 fefa 	bl	8006dbe <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8004fca:	6a3a      	ldr	r2, [r7, #32]
 8004fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fce:	4413      	add	r3, r2
 8004fd0:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd6:	4413      	add	r3, r2
 8004fd8:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8004fe2:	69fa      	ldr	r2, [r7, #28]
 8004fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe6:	4413      	add	r3, r2
 8004fe8:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	69fa      	ldr	r2, [r7, #28]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d101      	bne.n	8004ff8 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004ff8:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	69fa      	ldr	r2, [r7, #28]
 8005000:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1b2      	bne.n	8004f6e <_WriteBlocking+0x16>
  return NumBytesWritten;
 8005008:	6a3b      	ldr	r3, [r7, #32]
}
 800500a:	4618      	mov	r0, r3
 800500c:	3728      	adds	r7, #40	@ 0x28
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}

08005012 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8005012:	b580      	push	{r7, lr}
 8005014:	b088      	sub	sp, #32
 8005016:	af00      	add	r7, sp, #0
 8005018:	60f8      	str	r0, [r7, #12]
 800501a:	60b9      	str	r1, [r7, #8]
 800501c:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	689a      	ldr	r2, [r3, #8]
 8005028:	69fb      	ldr	r3, [r7, #28]
 800502a:	1ad3      	subs	r3, r2, r3
 800502c:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800502e:	69ba      	ldr	r2, [r7, #24]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	429a      	cmp	r2, r3
 8005034:	d911      	bls.n	800505a <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	4413      	add	r3, r2
 800503e:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	68b9      	ldr	r1, [r7, #8]
 8005044:	6938      	ldr	r0, [r7, #16]
 8005046:	f001 feba 	bl	8006dbe <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800504a:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800504e:	69fa      	ldr	r2, [r7, #28]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	441a      	add	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8005058:	e01f      	b.n	800509a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	685a      	ldr	r2, [r3, #4]
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	4413      	add	r3, r2
 8005066:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8005068:	697a      	ldr	r2, [r7, #20]
 800506a:	68b9      	ldr	r1, [r7, #8]
 800506c:	6938      	ldr	r0, [r7, #16]
 800506e:	f001 fea6 	bl	8006dbe <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8005080:	68ba      	ldr	r2, [r7, #8]
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	4413      	add	r3, r2
 8005086:	697a      	ldr	r2, [r7, #20]
 8005088:	4619      	mov	r1, r3
 800508a:	6938      	ldr	r0, [r7, #16]
 800508c:	f001 fe97 	bl	8006dbe <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005090:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	60da      	str	r2, [r3, #12]
}
 800509a:	bf00      	nop
 800509c:	3720      	adds	r7, #32
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80050a2:	b480      	push	{r7}
 80050a4:	b087      	sub	sp, #28
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	691b      	ldr	r3, [r3, #16]
 80050ae:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80050b6:	693a      	ldr	r2, [r7, #16]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d808      	bhi.n	80050d0 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	689a      	ldr	r2, [r3, #8]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	1ad2      	subs	r2, r2, r3
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	4413      	add	r3, r2
 80050ca:	3b01      	subs	r3, #1
 80050cc:	617b      	str	r3, [r7, #20]
 80050ce:	e004      	b.n	80050da <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80050d0:	693a      	ldr	r2, [r7, #16]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	3b01      	subs	r3, #1
 80050d8:	617b      	str	r3, [r7, #20]
  }
  return r;
 80050da:	697b      	ldr	r3, [r7, #20]
}
 80050dc:	4618      	mov	r0, r3
 80050de:	371c      	adds	r7, #28
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b08c      	sub	sp, #48	@ 0x30
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80050f4:	4b3e      	ldr	r3, [pc, #248]	@ (80051f0 <SEGGER_RTT_ReadNoLock+0x108>)
 80050f6:	623b      	str	r3, [r7, #32]
 80050f8:	6a3b      	ldr	r3, [r7, #32]
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d101      	bne.n	8005106 <SEGGER_RTT_ReadNoLock+0x1e>
 8005102:	f7ff fed1 	bl	8004ea8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005106:	68fa      	ldr	r2, [r7, #12]
 8005108:	4613      	mov	r3, r2
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	4413      	add	r3, r2
 800510e:	00db      	lsls	r3, r3, #3
 8005110:	3360      	adds	r3, #96	@ 0x60
 8005112:	4a37      	ldr	r2, [pc, #220]	@ (80051f0 <SEGGER_RTT_ReadNoLock+0x108>)
 8005114:	4413      	add	r3, r2
 8005116:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	691b      	ldr	r3, [r3, #16]
 8005120:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005128:	2300      	movs	r3, #0
 800512a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800512c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	429a      	cmp	r2, r3
 8005132:	d92b      	bls.n	800518c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	689a      	ldr	r2, [r3, #8]
 8005138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800513a:	1ad3      	subs	r3, r2, r3
 800513c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800513e:	697a      	ldr	r2, [r7, #20]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4293      	cmp	r3, r2
 8005144:	bf28      	it	cs
 8005146:	4613      	movcs	r3, r2
 8005148:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	685a      	ldr	r2, [r3, #4]
 800514e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005150:	4413      	add	r3, r2
 8005152:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005154:	697a      	ldr	r2, [r7, #20]
 8005156:	6939      	ldr	r1, [r7, #16]
 8005158:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800515a:	f001 fe30 	bl	8006dbe <memcpy>
    NumBytesRead += NumBytesRem;
 800515e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	4413      	add	r3, r2
 8005164:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	4413      	add	r3, r2
 800516c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005176:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	4413      	add	r3, r2
 800517c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005184:	429a      	cmp	r2, r3
 8005186:	d101      	bne.n	800518c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8005188:	2300      	movs	r3, #0
 800518a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800518c:	69ba      	ldr	r2, [r7, #24]
 800518e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005194:	697a      	ldr	r2, [r7, #20]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4293      	cmp	r3, r2
 800519a:	bf28      	it	cs
 800519c:	4613      	movcs	r3, r2
 800519e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d019      	beq.n	80051da <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	685a      	ldr	r2, [r3, #4]
 80051aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ac:	4413      	add	r3, r2
 80051ae:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	6939      	ldr	r1, [r7, #16]
 80051b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80051b6:	f001 fe02 	bl	8006dbe <memcpy>
    NumBytesRead += NumBytesRem;
 80051ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	4413      	add	r3, r2
 80051c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80051c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	4413      	add	r3, r2
 80051c8:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80051d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	4413      	add	r3, r2
 80051d8:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80051da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d002      	beq.n	80051e6 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051e4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80051e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3730      	adds	r7, #48	@ 0x30
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	20012f20 	.word	0x20012f20

080051f4 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b088      	sub	sp, #32
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	1c5a      	adds	r2, r3, #1
 8005208:	4613      	mov	r3, r2
 800520a:	005b      	lsls	r3, r3, #1
 800520c:	4413      	add	r3, r2
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	4a1f      	ldr	r2, [pc, #124]	@ (8005290 <SEGGER_RTT_WriteNoLock+0x9c>)
 8005212:	4413      	add	r3, r2
 8005214:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	695b      	ldr	r3, [r3, #20]
 800521a:	2b02      	cmp	r3, #2
 800521c:	d029      	beq.n	8005272 <SEGGER_RTT_WriteNoLock+0x7e>
 800521e:	2b02      	cmp	r3, #2
 8005220:	d82e      	bhi.n	8005280 <SEGGER_RTT_WriteNoLock+0x8c>
 8005222:	2b00      	cmp	r3, #0
 8005224:	d002      	beq.n	800522c <SEGGER_RTT_WriteNoLock+0x38>
 8005226:	2b01      	cmp	r3, #1
 8005228:	d013      	beq.n	8005252 <SEGGER_RTT_WriteNoLock+0x5e>
 800522a:	e029      	b.n	8005280 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800522c:	6978      	ldr	r0, [r7, #20]
 800522e:	f7ff ff38 	bl	80050a2 <_GetAvailWriteSpace>
 8005232:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8005234:	693a      	ldr	r2, [r7, #16]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	429a      	cmp	r2, r3
 800523a:	d202      	bcs.n	8005242 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 800523c:	2300      	movs	r3, #0
 800523e:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8005240:	e021      	b.n	8005286 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	69b9      	ldr	r1, [r7, #24]
 800524a:	6978      	ldr	r0, [r7, #20]
 800524c:	f7ff fee1 	bl	8005012 <_WriteNoCheck>
    break;
 8005250:	e019      	b.n	8005286 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005252:	6978      	ldr	r0, [r7, #20]
 8005254:	f7ff ff25 	bl	80050a2 <_GetAvailWriteSpace>
 8005258:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	4293      	cmp	r3, r2
 8005260:	bf28      	it	cs
 8005262:	4613      	movcs	r3, r2
 8005264:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8005266:	69fa      	ldr	r2, [r7, #28]
 8005268:	69b9      	ldr	r1, [r7, #24]
 800526a:	6978      	ldr	r0, [r7, #20]
 800526c:	f7ff fed1 	bl	8005012 <_WriteNoCheck>
    break;
 8005270:	e009      	b.n	8005286 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	69b9      	ldr	r1, [r7, #24]
 8005276:	6978      	ldr	r0, [r7, #20]
 8005278:	f7ff fe6e 	bl	8004f58 <_WriteBlocking>
 800527c:	61f8      	str	r0, [r7, #28]
    break;
 800527e:	e002      	b.n	8005286 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8005280:	2300      	movs	r3, #0
 8005282:	61fb      	str	r3, [r7, #28]
    break;
 8005284:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8005286:	69fb      	ldr	r3, [r7, #28]
}
 8005288:	4618      	mov	r0, r3
 800528a:	3720      	adds	r7, #32
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}
 8005290:	20012f20 	.word	0x20012f20

08005294 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005294:	b580      	push	{r7, lr}
 8005296:	b088      	sub	sp, #32
 8005298:	af00      	add	r7, sp, #0
 800529a:	60f8      	str	r0, [r7, #12]
 800529c:	60b9      	str	r1, [r7, #8]
 800529e:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80052a0:	4b0e      	ldr	r3, [pc, #56]	@ (80052dc <SEGGER_RTT_Write+0x48>)
 80052a2:	61fb      	str	r3, [r7, #28]
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d101      	bne.n	80052b2 <SEGGER_RTT_Write+0x1e>
 80052ae:	f7ff fdfb 	bl	8004ea8 <_DoInit>
  SEGGER_RTT_LOCK();
 80052b2:	f3ef 8311 	mrs	r3, BASEPRI
 80052b6:	f04f 0120 	mov.w	r1, #32
 80052ba:	f381 8811 	msr	BASEPRI, r1
 80052be:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	68b9      	ldr	r1, [r7, #8]
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f7ff ff95 	bl	80051f4 <SEGGER_RTT_WriteNoLock>
 80052ca:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80052d2:	697b      	ldr	r3, [r7, #20]
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3720      	adds	r7, #32
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	20012f20 	.word	0x20012f20

080052e0 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b088      	sub	sp, #32
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	607a      	str	r2, [r7, #4]
 80052ec:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80052ee:	4b3d      	ldr	r3, [pc, #244]	@ (80053e4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80052f0:	61bb      	str	r3, [r7, #24]
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	781b      	ldrb	r3, [r3, #0]
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d101      	bne.n	8005300 <SEGGER_RTT_AllocUpBuffer+0x20>
 80052fc:	f7ff fdd4 	bl	8004ea8 <_DoInit>
  SEGGER_RTT_LOCK();
 8005300:	f3ef 8311 	mrs	r3, BASEPRI
 8005304:	f04f 0120 	mov.w	r1, #32
 8005308:	f381 8811 	msr	BASEPRI, r1
 800530c:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800530e:	4b35      	ldr	r3, [pc, #212]	@ (80053e4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005310:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8005312:	2300      	movs	r3, #0
 8005314:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8005316:	6939      	ldr	r1, [r7, #16]
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	1c5a      	adds	r2, r3, #1
 800531c:	4613      	mov	r3, r2
 800531e:	005b      	lsls	r3, r3, #1
 8005320:	4413      	add	r3, r2
 8005322:	00db      	lsls	r3, r3, #3
 8005324:	440b      	add	r3, r1
 8005326:	3304      	adds	r3, #4
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d008      	beq.n	8005340 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	3301      	adds	r3, #1
 8005332:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	69fa      	ldr	r2, [r7, #28]
 800533a:	429a      	cmp	r2, r3
 800533c:	dbeb      	blt.n	8005316 <SEGGER_RTT_AllocUpBuffer+0x36>
 800533e:	e000      	b.n	8005342 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005340:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	69fa      	ldr	r2, [r7, #28]
 8005348:	429a      	cmp	r2, r3
 800534a:	da3f      	bge.n	80053cc <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800534c:	6939      	ldr	r1, [r7, #16]
 800534e:	69fb      	ldr	r3, [r7, #28]
 8005350:	1c5a      	adds	r2, r3, #1
 8005352:	4613      	mov	r3, r2
 8005354:	005b      	lsls	r3, r3, #1
 8005356:	4413      	add	r3, r2
 8005358:	00db      	lsls	r3, r3, #3
 800535a:	440b      	add	r3, r1
 800535c:	68fa      	ldr	r2, [r7, #12]
 800535e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005360:	6939      	ldr	r1, [r7, #16]
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	1c5a      	adds	r2, r3, #1
 8005366:	4613      	mov	r3, r2
 8005368:	005b      	lsls	r3, r3, #1
 800536a:	4413      	add	r3, r2
 800536c:	00db      	lsls	r3, r3, #3
 800536e:	440b      	add	r3, r1
 8005370:	3304      	adds	r3, #4
 8005372:	68ba      	ldr	r2, [r7, #8]
 8005374:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8005376:	6939      	ldr	r1, [r7, #16]
 8005378:	69fa      	ldr	r2, [r7, #28]
 800537a:	4613      	mov	r3, r2
 800537c:	005b      	lsls	r3, r3, #1
 800537e:	4413      	add	r3, r2
 8005380:	00db      	lsls	r3, r3, #3
 8005382:	440b      	add	r3, r1
 8005384:	3320      	adds	r3, #32
 8005386:	687a      	ldr	r2, [r7, #4]
 8005388:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800538a:	6939      	ldr	r1, [r7, #16]
 800538c:	69fa      	ldr	r2, [r7, #28]
 800538e:	4613      	mov	r3, r2
 8005390:	005b      	lsls	r3, r3, #1
 8005392:	4413      	add	r3, r2
 8005394:	00db      	lsls	r3, r3, #3
 8005396:	440b      	add	r3, r1
 8005398:	3328      	adds	r3, #40	@ 0x28
 800539a:	2200      	movs	r2, #0
 800539c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800539e:	6939      	ldr	r1, [r7, #16]
 80053a0:	69fa      	ldr	r2, [r7, #28]
 80053a2:	4613      	mov	r3, r2
 80053a4:	005b      	lsls	r3, r3, #1
 80053a6:	4413      	add	r3, r2
 80053a8:	00db      	lsls	r3, r3, #3
 80053aa:	440b      	add	r3, r1
 80053ac:	3324      	adds	r3, #36	@ 0x24
 80053ae:	2200      	movs	r2, #0
 80053b0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 80053b2:	6939      	ldr	r1, [r7, #16]
 80053b4:	69fa      	ldr	r2, [r7, #28]
 80053b6:	4613      	mov	r3, r2
 80053b8:	005b      	lsls	r3, r3, #1
 80053ba:	4413      	add	r3, r2
 80053bc:	00db      	lsls	r3, r3, #3
 80053be:	440b      	add	r3, r1
 80053c0:	332c      	adds	r3, #44	@ 0x2c
 80053c2:	683a      	ldr	r2, [r7, #0]
 80053c4:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80053c6:	f3bf 8f5f 	dmb	sy
 80053ca:	e002      	b.n	80053d2 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80053cc:	f04f 33ff 	mov.w	r3, #4294967295
 80053d0:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80053d8:	69fb      	ldr	r3, [r7, #28]
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3720      	adds	r7, #32
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	20012f20 	.word	0x20012f20

080053e8 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b088      	sub	sp, #32
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	607a      	str	r2, [r7, #4]
 80053f4:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80053f6:	4b33      	ldr	r3, [pc, #204]	@ (80054c4 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80053f8:	61bb      	str	r3, [r7, #24]
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2b00      	cmp	r3, #0
 8005402:	d101      	bne.n	8005408 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005404:	f7ff fd50 	bl	8004ea8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005408:	4b2e      	ldr	r3, [pc, #184]	@ (80054c4 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 800540a:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	695b      	ldr	r3, [r3, #20]
 8005410:	461a      	mov	r2, r3
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	4293      	cmp	r3, r2
 8005416:	d24d      	bcs.n	80054b4 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8005418:	f3ef 8311 	mrs	r3, BASEPRI
 800541c:	f04f 0120 	mov.w	r1, #32
 8005420:	f381 8811 	msr	BASEPRI, r1
 8005424:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d031      	beq.n	8005490 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 800542c:	6979      	ldr	r1, [r7, #20]
 800542e:	68fa      	ldr	r2, [r7, #12]
 8005430:	4613      	mov	r3, r2
 8005432:	005b      	lsls	r3, r3, #1
 8005434:	4413      	add	r3, r2
 8005436:	00db      	lsls	r3, r3, #3
 8005438:	440b      	add	r3, r1
 800543a:	3360      	adds	r3, #96	@ 0x60
 800543c:	68ba      	ldr	r2, [r7, #8]
 800543e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8005440:	6979      	ldr	r1, [r7, #20]
 8005442:	68fa      	ldr	r2, [r7, #12]
 8005444:	4613      	mov	r3, r2
 8005446:	005b      	lsls	r3, r3, #1
 8005448:	4413      	add	r3, r2
 800544a:	00db      	lsls	r3, r3, #3
 800544c:	440b      	add	r3, r1
 800544e:	3364      	adds	r3, #100	@ 0x64
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8005454:	6979      	ldr	r1, [r7, #20]
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	4613      	mov	r3, r2
 800545a:	005b      	lsls	r3, r3, #1
 800545c:	4413      	add	r3, r2
 800545e:	00db      	lsls	r3, r3, #3
 8005460:	440b      	add	r3, r1
 8005462:	3368      	adds	r3, #104	@ 0x68
 8005464:	683a      	ldr	r2, [r7, #0]
 8005466:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8005468:	6979      	ldr	r1, [r7, #20]
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	4613      	mov	r3, r2
 800546e:	005b      	lsls	r3, r3, #1
 8005470:	4413      	add	r3, r2
 8005472:	00db      	lsls	r3, r3, #3
 8005474:	440b      	add	r3, r1
 8005476:	3370      	adds	r3, #112	@ 0x70
 8005478:	2200      	movs	r2, #0
 800547a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 800547c:	6979      	ldr	r1, [r7, #20]
 800547e:	68fa      	ldr	r2, [r7, #12]
 8005480:	4613      	mov	r3, r2
 8005482:	005b      	lsls	r3, r3, #1
 8005484:	4413      	add	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	440b      	add	r3, r1
 800548a:	336c      	adds	r3, #108	@ 0x6c
 800548c:	2200      	movs	r2, #0
 800548e:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8005490:	6979      	ldr	r1, [r7, #20]
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	4613      	mov	r3, r2
 8005496:	005b      	lsls	r3, r3, #1
 8005498:	4413      	add	r3, r2
 800549a:	00db      	lsls	r3, r3, #3
 800549c:	440b      	add	r3, r1
 800549e:	3374      	adds	r3, #116	@ 0x74
 80054a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054a2:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80054a4:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80054ae:	2300      	movs	r3, #0
 80054b0:	61fb      	str	r3, [r7, #28]
 80054b2:	e002      	b.n	80054ba <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 80054b4:	f04f 33ff 	mov.w	r3, #4294967295
 80054b8:	61fb      	str	r3, [r7, #28]
  }
  return r;
 80054ba:	69fb      	ldr	r3, [r7, #28]
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3720      	adds	r7, #32
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	20012f20 	.word	0x20012f20

080054c8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80054c8:	b480      	push	{r7}
 80054ca:	b087      	sub	sp, #28
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 80054d4:	2300      	movs	r3, #0
 80054d6:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80054d8:	e002      	b.n	80054e0 <_EncodeStr+0x18>
    Len++;
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	3301      	adds	r3, #1
 80054de:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	4413      	add	r3, r2
 80054e6:	781b      	ldrb	r3, [r3, #0]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1f6      	bne.n	80054da <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d901      	bls.n	80054f8 <_EncodeStr+0x30>
    Len = Limit;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	2bfe      	cmp	r3, #254	@ 0xfe
 80054fc:	d806      	bhi.n	800550c <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	1c5a      	adds	r2, r3, #1
 8005502:	60fa      	str	r2, [r7, #12]
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	b2d2      	uxtb	r2, r2
 8005508:	701a      	strb	r2, [r3, #0]
 800550a:	e011      	b.n	8005530 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	1c5a      	adds	r2, r3, #1
 8005510:	60fa      	str	r2, [r7, #12]
 8005512:	22ff      	movs	r2, #255	@ 0xff
 8005514:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	1c5a      	adds	r2, r3, #1
 800551a:	60fa      	str	r2, [r7, #12]
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	b2d2      	uxtb	r2, r2
 8005520:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	0a19      	lsrs	r1, r3, #8
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	1c5a      	adds	r2, r3, #1
 800552a:	60fa      	str	r2, [r7, #12]
 800552c:	b2ca      	uxtb	r2, r1
 800552e:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8005530:	2300      	movs	r3, #0
 8005532:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005534:	e00a      	b.n	800554c <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8005536:	68ba      	ldr	r2, [r7, #8]
 8005538:	1c53      	adds	r3, r2, #1
 800553a:	60bb      	str	r3, [r7, #8]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	1c59      	adds	r1, r3, #1
 8005540:	60f9      	str	r1, [r7, #12]
 8005542:	7812      	ldrb	r2, [r2, #0]
 8005544:	701a      	strb	r2, [r3, #0]
    n++;
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	3301      	adds	r3, #1
 800554a:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800554c:	697a      	ldr	r2, [r7, #20]
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	429a      	cmp	r2, r3
 8005552:	d3f0      	bcc.n	8005536 <_EncodeStr+0x6e>
  }
  return pPayload;
 8005554:	68fb      	ldr	r3, [r7, #12]
}
 8005556:	4618      	mov	r0, r3
 8005558:	371c      	adds	r7, #28
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr

08005562 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005562:	b480      	push	{r7}
 8005564:	b083      	sub	sp, #12
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	3304      	adds	r3, #4
}
 800556e:	4618      	mov	r0, r3
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
	...

0800557c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005582:	4b35      	ldr	r3, [pc, #212]	@ (8005658 <_HandleIncomingPacket+0xdc>)
 8005584:	7e1b      	ldrb	r3, [r3, #24]
 8005586:	4618      	mov	r0, r3
 8005588:	1cfb      	adds	r3, r7, #3
 800558a:	2201      	movs	r2, #1
 800558c:	4619      	mov	r1, r3
 800558e:	f7ff fdab 	bl	80050e8 <SEGGER_RTT_ReadNoLock>
 8005592:	4603      	mov	r3, r0
 8005594:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2b00      	cmp	r3, #0
 800559a:	dd59      	ble.n	8005650 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 800559c:	78fb      	ldrb	r3, [r7, #3]
 800559e:	2b80      	cmp	r3, #128	@ 0x80
 80055a0:	d032      	beq.n	8005608 <_HandleIncomingPacket+0x8c>
 80055a2:	2b80      	cmp	r3, #128	@ 0x80
 80055a4:	dc42      	bgt.n	800562c <_HandleIncomingPacket+0xb0>
 80055a6:	2b07      	cmp	r3, #7
 80055a8:	dc16      	bgt.n	80055d8 <_HandleIncomingPacket+0x5c>
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	dd3e      	ble.n	800562c <_HandleIncomingPacket+0xb0>
 80055ae:	3b01      	subs	r3, #1
 80055b0:	2b06      	cmp	r3, #6
 80055b2:	d83b      	bhi.n	800562c <_HandleIncomingPacket+0xb0>
 80055b4:	a201      	add	r2, pc, #4	@ (adr r2, 80055bc <_HandleIncomingPacket+0x40>)
 80055b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ba:	bf00      	nop
 80055bc:	080055df 	.word	0x080055df
 80055c0:	080055e5 	.word	0x080055e5
 80055c4:	080055eb 	.word	0x080055eb
 80055c8:	080055f1 	.word	0x080055f1
 80055cc:	080055f7 	.word	0x080055f7
 80055d0:	080055fd 	.word	0x080055fd
 80055d4:	08005603 	.word	0x08005603
 80055d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80055da:	d034      	beq.n	8005646 <_HandleIncomingPacket+0xca>
 80055dc:	e026      	b.n	800562c <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80055de:	f000 fba5 	bl	8005d2c <SEGGER_SYSVIEW_Start>
      break;
 80055e2:	e035      	b.n	8005650 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80055e4:	f000 fc5c 	bl	8005ea0 <SEGGER_SYSVIEW_Stop>
      break;
 80055e8:	e032      	b.n	8005650 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80055ea:	f000 fe35 	bl	8006258 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80055ee:	e02f      	b.n	8005650 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80055f0:	f000 fdfa 	bl	80061e8 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80055f4:	e02c      	b.n	8005650 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80055f6:	f000 fc79 	bl	8005eec <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80055fa:	e029      	b.n	8005650 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80055fc:	f001 f8c8 	bl	8006790 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005600:	e026      	b.n	8005650 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005602:	f001 f8a7 	bl	8006754 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005606:	e023      	b.n	8005650 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005608:	4b13      	ldr	r3, [pc, #76]	@ (8005658 <_HandleIncomingPacket+0xdc>)
 800560a:	7e1b      	ldrb	r3, [r3, #24]
 800560c:	4618      	mov	r0, r3
 800560e:	1cfb      	adds	r3, r7, #3
 8005610:	2201      	movs	r2, #1
 8005612:	4619      	mov	r1, r3
 8005614:	f7ff fd68 	bl	80050e8 <SEGGER_RTT_ReadNoLock>
 8005618:	4603      	mov	r3, r0
 800561a:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2b00      	cmp	r3, #0
 8005620:	dd13      	ble.n	800564a <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005622:	78fb      	ldrb	r3, [r7, #3]
 8005624:	4618      	mov	r0, r3
 8005626:	f001 f815 	bl	8006654 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800562a:	e00e      	b.n	800564a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800562c:	78fb      	ldrb	r3, [r7, #3]
 800562e:	b25b      	sxtb	r3, r3
 8005630:	2b00      	cmp	r3, #0
 8005632:	da0c      	bge.n	800564e <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005634:	4b08      	ldr	r3, [pc, #32]	@ (8005658 <_HandleIncomingPacket+0xdc>)
 8005636:	7e1b      	ldrb	r3, [r3, #24]
 8005638:	4618      	mov	r0, r3
 800563a:	1cfb      	adds	r3, r7, #3
 800563c:	2201      	movs	r2, #1
 800563e:	4619      	mov	r1, r3
 8005640:	f7ff fd52 	bl	80050e8 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005644:	e003      	b.n	800564e <_HandleIncomingPacket+0xd2>
      break;
 8005646:	bf00      	nop
 8005648:	e002      	b.n	8005650 <_HandleIncomingPacket+0xd4>
      break;
 800564a:	bf00      	nop
 800564c:	e000      	b.n	8005650 <_HandleIncomingPacket+0xd4>
      break;
 800564e:	bf00      	nop
    }
  }
}
 8005650:	bf00      	nop
 8005652:	3708      	adds	r7, #8
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}
 8005658:	200143e0 	.word	0x200143e0

0800565c <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800565c:	b580      	push	{r7, lr}
 800565e:	b08c      	sub	sp, #48	@ 0x30
 8005660:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005662:	2301      	movs	r3, #1
 8005664:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005666:	1d3b      	adds	r3, r7, #4
 8005668:	3301      	adds	r3, #1
 800566a:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800566c:	69fb      	ldr	r3, [r7, #28]
 800566e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005670:	4b31      	ldr	r3, [pc, #196]	@ (8005738 <_TrySendOverflowPacket+0xdc>)
 8005672:	695b      	ldr	r3, [r3, #20]
 8005674:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005676:	e00b      	b.n	8005690 <_TrySendOverflowPacket+0x34>
 8005678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800567a:	b2da      	uxtb	r2, r3
 800567c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800567e:	1c59      	adds	r1, r3, #1
 8005680:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005682:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005686:	b2d2      	uxtb	r2, r2
 8005688:	701a      	strb	r2, [r3, #0]
 800568a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568c:	09db      	lsrs	r3, r3, #7
 800568e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005692:	2b7f      	cmp	r3, #127	@ 0x7f
 8005694:	d8f0      	bhi.n	8005678 <_TrySendOverflowPacket+0x1c>
 8005696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005698:	1c5a      	adds	r2, r3, #1
 800569a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800569c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	701a      	strb	r2, [r3, #0]
 80056a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056a4:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80056a6:	4b25      	ldr	r3, [pc, #148]	@ (800573c <_TrySendOverflowPacket+0xe0>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80056ac:	4b22      	ldr	r3, [pc, #136]	@ (8005738 <_TrySendOverflowPacket+0xdc>)
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	69ba      	ldr	r2, [r7, #24]
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80056b6:	69fb      	ldr	r3, [r7, #28]
 80056b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	623b      	str	r3, [r7, #32]
 80056be:	e00b      	b.n	80056d8 <_TrySendOverflowPacket+0x7c>
 80056c0:	6a3b      	ldr	r3, [r7, #32]
 80056c2:	b2da      	uxtb	r2, r3
 80056c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c6:	1c59      	adds	r1, r3, #1
 80056c8:	6279      	str	r1, [r7, #36]	@ 0x24
 80056ca:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80056ce:	b2d2      	uxtb	r2, r2
 80056d0:	701a      	strb	r2, [r3, #0]
 80056d2:	6a3b      	ldr	r3, [r7, #32]
 80056d4:	09db      	lsrs	r3, r3, #7
 80056d6:	623b      	str	r3, [r7, #32]
 80056d8:	6a3b      	ldr	r3, [r7, #32]
 80056da:	2b7f      	cmp	r3, #127	@ 0x7f
 80056dc:	d8f0      	bhi.n	80056c0 <_TrySendOverflowPacket+0x64>
 80056de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e0:	1c5a      	adds	r2, r3, #1
 80056e2:	627a      	str	r2, [r7, #36]	@ 0x24
 80056e4:	6a3a      	ldr	r2, [r7, #32]
 80056e6:	b2d2      	uxtb	r2, r2
 80056e8:	701a      	strb	r2, [r3, #0]
 80056ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ec:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 80056ee:	4b12      	ldr	r3, [pc, #72]	@ (8005738 <_TrySendOverflowPacket+0xdc>)
 80056f0:	785b      	ldrb	r3, [r3, #1]
 80056f2:	4618      	mov	r0, r3
 80056f4:	1d3b      	adds	r3, r7, #4
 80056f6:	69fa      	ldr	r2, [r7, #28]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	461a      	mov	r2, r3
 80056fc:	1d3b      	adds	r3, r7, #4
 80056fe:	4619      	mov	r1, r3
 8005700:	f7fa fd86 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005704:	4603      	mov	r3, r0
 8005706:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d009      	beq.n	8005722 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800570e:	4a0a      	ldr	r2, [pc, #40]	@ (8005738 <_TrySendOverflowPacket+0xdc>)
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005714:	4b08      	ldr	r3, [pc, #32]	@ (8005738 <_TrySendOverflowPacket+0xdc>)
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	3b01      	subs	r3, #1
 800571a:	b2da      	uxtb	r2, r3
 800571c:	4b06      	ldr	r3, [pc, #24]	@ (8005738 <_TrySendOverflowPacket+0xdc>)
 800571e:	701a      	strb	r2, [r3, #0]
 8005720:	e004      	b.n	800572c <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8005722:	4b05      	ldr	r3, [pc, #20]	@ (8005738 <_TrySendOverflowPacket+0xdc>)
 8005724:	695b      	ldr	r3, [r3, #20]
 8005726:	3301      	adds	r3, #1
 8005728:	4a03      	ldr	r2, [pc, #12]	@ (8005738 <_TrySendOverflowPacket+0xdc>)
 800572a:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800572c:	693b      	ldr	r3, [r7, #16]
}
 800572e:	4618      	mov	r0, r3
 8005730:	3730      	adds	r7, #48	@ 0x30
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	200143e0 	.word	0x200143e0
 800573c:	e0001004 	.word	0xe0001004

08005740 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005740:	b580      	push	{r7, lr}
 8005742:	b08a      	sub	sp, #40	@ 0x28
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800574c:	4b6c      	ldr	r3, [pc, #432]	@ (8005900 <_SendPacket+0x1c0>)
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	2b01      	cmp	r3, #1
 8005752:	d010      	beq.n	8005776 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005754:	4b6a      	ldr	r3, [pc, #424]	@ (8005900 <_SendPacket+0x1c0>)
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	2b00      	cmp	r3, #0
 800575a:	f000 80a3 	beq.w	80058a4 <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800575e:	4b68      	ldr	r3, [pc, #416]	@ (8005900 <_SendPacket+0x1c0>)
 8005760:	781b      	ldrb	r3, [r3, #0]
 8005762:	2b02      	cmp	r3, #2
 8005764:	d109      	bne.n	800577a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8005766:	f7ff ff79 	bl	800565c <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800576a:	4b65      	ldr	r3, [pc, #404]	@ (8005900 <_SendPacket+0x1c0>)
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	2b01      	cmp	r3, #1
 8005770:	f040 809a 	bne.w	80058a8 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 8005774:	e001      	b.n	800577a <_SendPacket+0x3a>
    goto Send;
 8005776:	bf00      	nop
 8005778:	e000      	b.n	800577c <_SendPacket+0x3c>
Send:
 800577a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b1f      	cmp	r3, #31
 8005780:	d809      	bhi.n	8005796 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8005782:	4b5f      	ldr	r3, [pc, #380]	@ (8005900 <_SendPacket+0x1c0>)
 8005784:	69da      	ldr	r2, [r3, #28]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	fa22 f303 	lsr.w	r3, r2, r3
 800578c:	f003 0301 	and.w	r3, r3, #1
 8005790:	2b00      	cmp	r3, #0
 8005792:	f040 808b 	bne.w	80058ac <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2b17      	cmp	r3, #23
 800579a:	d807      	bhi.n	80057ac <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	3b01      	subs	r3, #1
 80057a0:	60fb      	str	r3, [r7, #12]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	b2da      	uxtb	r2, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	701a      	strb	r2, [r3, #0]
 80057aa:	e03d      	b.n	8005828 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 80057ac:	68ba      	ldr	r2, [r7, #8]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80057b8:	d912      	bls.n	80057e0 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	09da      	lsrs	r2, r3, #7
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	3b01      	subs	r3, #1
 80057c2:	60fb      	str	r3, [r7, #12]
 80057c4:	b2d2      	uxtb	r2, r2
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	68fa      	ldr	r2, [r7, #12]
 80057d0:	3a01      	subs	r2, #1
 80057d2:	60fa      	str	r2, [r7, #12]
 80057d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80057d8:	b2da      	uxtb	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	701a      	strb	r2, [r3, #0]
 80057de:	e006      	b.n	80057ee <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	3b01      	subs	r3, #1
 80057e4:	60fb      	str	r3, [r7, #12]
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	b2da      	uxtb	r2, r3
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80057f2:	d912      	bls.n	800581a <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	09da      	lsrs	r2, r3, #7
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	3b01      	subs	r3, #1
 80057fc:	60fb      	str	r3, [r7, #12]
 80057fe:	b2d2      	uxtb	r2, r2
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	b2db      	uxtb	r3, r3
 8005808:	68fa      	ldr	r2, [r7, #12]
 800580a:	3a01      	subs	r2, #1
 800580c:	60fa      	str	r2, [r7, #12]
 800580e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005812:	b2da      	uxtb	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	701a      	strb	r2, [r3, #0]
 8005818:	e006      	b.n	8005828 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	3b01      	subs	r3, #1
 800581e:	60fb      	str	r3, [r7, #12]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	b2da      	uxtb	r2, r3
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005828:	4b36      	ldr	r3, [pc, #216]	@ (8005904 <_SendPacket+0x1c4>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800582e:	4b34      	ldr	r3, [pc, #208]	@ (8005900 <_SendPacket+0x1c0>)
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	69ba      	ldr	r2, [r7, #24]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	627b      	str	r3, [r7, #36]	@ 0x24
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	623b      	str	r3, [r7, #32]
 8005840:	e00b      	b.n	800585a <_SendPacket+0x11a>
 8005842:	6a3b      	ldr	r3, [r7, #32]
 8005844:	b2da      	uxtb	r2, r3
 8005846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005848:	1c59      	adds	r1, r3, #1
 800584a:	6279      	str	r1, [r7, #36]	@ 0x24
 800584c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005850:	b2d2      	uxtb	r2, r2
 8005852:	701a      	strb	r2, [r3, #0]
 8005854:	6a3b      	ldr	r3, [r7, #32]
 8005856:	09db      	lsrs	r3, r3, #7
 8005858:	623b      	str	r3, [r7, #32]
 800585a:	6a3b      	ldr	r3, [r7, #32]
 800585c:	2b7f      	cmp	r3, #127	@ 0x7f
 800585e:	d8f0      	bhi.n	8005842 <_SendPacket+0x102>
 8005860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005862:	1c5a      	adds	r2, r3, #1
 8005864:	627a      	str	r2, [r7, #36]	@ 0x24
 8005866:	6a3a      	ldr	r2, [r7, #32]
 8005868:	b2d2      	uxtb	r2, r2
 800586a:	701a      	strb	r2, [r3, #0]
 800586c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800586e:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8005870:	4b23      	ldr	r3, [pc, #140]	@ (8005900 <_SendPacket+0x1c0>)
 8005872:	785b      	ldrb	r3, [r3, #1]
 8005874:	4618      	mov	r0, r3
 8005876:	68ba      	ldr	r2, [r7, #8]
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	461a      	mov	r2, r3
 800587e:	68f9      	ldr	r1, [r7, #12]
 8005880:	f7fa fcc6 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005884:	4603      	mov	r3, r0
 8005886:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d003      	beq.n	8005896 <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800588e:	4a1c      	ldr	r2, [pc, #112]	@ (8005900 <_SendPacket+0x1c0>)
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	60d3      	str	r3, [r2, #12]
 8005894:	e00b      	b.n	80058ae <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8005896:	4b1a      	ldr	r3, [pc, #104]	@ (8005900 <_SendPacket+0x1c0>)
 8005898:	781b      	ldrb	r3, [r3, #0]
 800589a:	3301      	adds	r3, #1
 800589c:	b2da      	uxtb	r2, r3
 800589e:	4b18      	ldr	r3, [pc, #96]	@ (8005900 <_SendPacket+0x1c0>)
 80058a0:	701a      	strb	r2, [r3, #0]
 80058a2:	e004      	b.n	80058ae <_SendPacket+0x16e>
    goto SendDone;
 80058a4:	bf00      	nop
 80058a6:	e002      	b.n	80058ae <_SendPacket+0x16e>
      goto SendDone;
 80058a8:	bf00      	nop
 80058aa:	e000      	b.n	80058ae <_SendPacket+0x16e>
      goto SendDone;
 80058ac:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80058ae:	4b14      	ldr	r3, [pc, #80]	@ (8005900 <_SendPacket+0x1c0>)
 80058b0:	7e1b      	ldrb	r3, [r3, #24]
 80058b2:	4619      	mov	r1, r3
 80058b4:	4a14      	ldr	r2, [pc, #80]	@ (8005908 <_SendPacket+0x1c8>)
 80058b6:	460b      	mov	r3, r1
 80058b8:	005b      	lsls	r3, r3, #1
 80058ba:	440b      	add	r3, r1
 80058bc:	00db      	lsls	r3, r3, #3
 80058be:	4413      	add	r3, r2
 80058c0:	336c      	adds	r3, #108	@ 0x6c
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	4b0e      	ldr	r3, [pc, #56]	@ (8005900 <_SendPacket+0x1c0>)
 80058c6:	7e1b      	ldrb	r3, [r3, #24]
 80058c8:	4618      	mov	r0, r3
 80058ca:	490f      	ldr	r1, [pc, #60]	@ (8005908 <_SendPacket+0x1c8>)
 80058cc:	4603      	mov	r3, r0
 80058ce:	005b      	lsls	r3, r3, #1
 80058d0:	4403      	add	r3, r0
 80058d2:	00db      	lsls	r3, r3, #3
 80058d4:	440b      	add	r3, r1
 80058d6:	3370      	adds	r3, #112	@ 0x70
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d00b      	beq.n	80058f6 <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80058de:	4b08      	ldr	r3, [pc, #32]	@ (8005900 <_SendPacket+0x1c0>)
 80058e0:	789b      	ldrb	r3, [r3, #2]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d107      	bne.n	80058f6 <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80058e6:	4b06      	ldr	r3, [pc, #24]	@ (8005900 <_SendPacket+0x1c0>)
 80058e8:	2201      	movs	r2, #1
 80058ea:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80058ec:	f7ff fe46 	bl	800557c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80058f0:	4b03      	ldr	r3, [pc, #12]	@ (8005900 <_SendPacket+0x1c0>)
 80058f2:	2200      	movs	r2, #0
 80058f4:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80058f6:	bf00      	nop
 80058f8:	3728      	adds	r7, #40	@ 0x28
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	bf00      	nop
 8005900:	200143e0 	.word	0x200143e0
 8005904:	e0001004 	.word	0xe0001004
 8005908:	20012f20 	.word	0x20012f20

0800590c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800590c:	b580      	push	{r7, lr}
 800590e:	b086      	sub	sp, #24
 8005910:	af02      	add	r7, sp, #8
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	607a      	str	r2, [r7, #4]
 8005918:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800591a:	2300      	movs	r3, #0
 800591c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005920:	4917      	ldr	r1, [pc, #92]	@ (8005980 <SEGGER_SYSVIEW_Init+0x74>)
 8005922:	4818      	ldr	r0, [pc, #96]	@ (8005984 <SEGGER_SYSVIEW_Init+0x78>)
 8005924:	f7ff fcdc 	bl	80052e0 <SEGGER_RTT_AllocUpBuffer>
 8005928:	4603      	mov	r3, r0
 800592a:	b2da      	uxtb	r2, r3
 800592c:	4b16      	ldr	r3, [pc, #88]	@ (8005988 <SEGGER_SYSVIEW_Init+0x7c>)
 800592e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005930:	4b15      	ldr	r3, [pc, #84]	@ (8005988 <SEGGER_SYSVIEW_Init+0x7c>)
 8005932:	785a      	ldrb	r2, [r3, #1]
 8005934:	4b14      	ldr	r3, [pc, #80]	@ (8005988 <SEGGER_SYSVIEW_Init+0x7c>)
 8005936:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005938:	4b13      	ldr	r3, [pc, #76]	@ (8005988 <SEGGER_SYSVIEW_Init+0x7c>)
 800593a:	7e1b      	ldrb	r3, [r3, #24]
 800593c:	4618      	mov	r0, r3
 800593e:	2300      	movs	r3, #0
 8005940:	9300      	str	r3, [sp, #0]
 8005942:	2308      	movs	r3, #8
 8005944:	4a11      	ldr	r2, [pc, #68]	@ (800598c <SEGGER_SYSVIEW_Init+0x80>)
 8005946:	490f      	ldr	r1, [pc, #60]	@ (8005984 <SEGGER_SYSVIEW_Init+0x78>)
 8005948:	f7ff fd4e 	bl	80053e8 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800594c:	4b0e      	ldr	r3, [pc, #56]	@ (8005988 <SEGGER_SYSVIEW_Init+0x7c>)
 800594e:	2200      	movs	r2, #0
 8005950:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005952:	4b0f      	ldr	r3, [pc, #60]	@ (8005990 <SEGGER_SYSVIEW_Init+0x84>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a0c      	ldr	r2, [pc, #48]	@ (8005988 <SEGGER_SYSVIEW_Init+0x7c>)
 8005958:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800595a:	4a0b      	ldr	r2, [pc, #44]	@ (8005988 <SEGGER_SYSVIEW_Init+0x7c>)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005960:	4a09      	ldr	r2, [pc, #36]	@ (8005988 <SEGGER_SYSVIEW_Init+0x7c>)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005966:	4a08      	ldr	r2, [pc, #32]	@ (8005988 <SEGGER_SYSVIEW_Init+0x7c>)
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800596c:	4a06      	ldr	r2, [pc, #24]	@ (8005988 <SEGGER_SYSVIEW_Init+0x7c>)
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005972:	4b05      	ldr	r3, [pc, #20]	@ (8005988 <SEGGER_SYSVIEW_Init+0x7c>)
 8005974:	2200      	movs	r2, #0
 8005976:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005978:	bf00      	nop
 800597a:	3710      	adds	r7, #16
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}
 8005980:	200133d8 	.word	0x200133d8
 8005984:	080073a8 	.word	0x080073a8
 8005988:	200143e0 	.word	0x200143e0
 800598c:	200143d8 	.word	0x200143d8
 8005990:	e0001004 	.word	0xe0001004

08005994 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800599c:	4a04      	ldr	r2, [pc, #16]	@ (80059b0 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6113      	str	r3, [r2, #16]
}
 80059a2:	bf00      	nop
 80059a4:	370c      	adds	r7, #12
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	200143e0 	.word	0x200143e0

080059b4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80059bc:	f3ef 8311 	mrs	r3, BASEPRI
 80059c0:	f04f 0120 	mov.w	r1, #32
 80059c4:	f381 8811 	msr	BASEPRI, r1
 80059c8:	60fb      	str	r3, [r7, #12]
 80059ca:	4808      	ldr	r0, [pc, #32]	@ (80059ec <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80059cc:	f7ff fdc9 	bl	8005562 <_PreparePacket>
 80059d0:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	68b9      	ldr	r1, [r7, #8]
 80059d6:	68b8      	ldr	r0, [r7, #8]
 80059d8:	f7ff feb2 	bl	8005740 <_SendPacket>
  RECORD_END();
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f383 8811 	msr	BASEPRI, r3
}
 80059e2:	bf00      	nop
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	20014410 	.word	0x20014410

080059f0 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b088      	sub	sp, #32
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80059fa:	f3ef 8311 	mrs	r3, BASEPRI
 80059fe:	f04f 0120 	mov.w	r1, #32
 8005a02:	f381 8811 	msr	BASEPRI, r1
 8005a06:	617b      	str	r3, [r7, #20]
 8005a08:	4816      	ldr	r0, [pc, #88]	@ (8005a64 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005a0a:	f7ff fdaa 	bl	8005562 <_PreparePacket>
 8005a0e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	61fb      	str	r3, [r7, #28]
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	61bb      	str	r3, [r7, #24]
 8005a1c:	e00b      	b.n	8005a36 <SEGGER_SYSVIEW_RecordU32+0x46>
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	b2da      	uxtb	r2, r3
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	1c59      	adds	r1, r3, #1
 8005a26:	61f9      	str	r1, [r7, #28]
 8005a28:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005a2c:	b2d2      	uxtb	r2, r2
 8005a2e:	701a      	strb	r2, [r3, #0]
 8005a30:	69bb      	ldr	r3, [r7, #24]
 8005a32:	09db      	lsrs	r3, r3, #7
 8005a34:	61bb      	str	r3, [r7, #24]
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a3a:	d8f0      	bhi.n	8005a1e <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	1c5a      	adds	r2, r3, #1
 8005a40:	61fa      	str	r2, [r7, #28]
 8005a42:	69ba      	ldr	r2, [r7, #24]
 8005a44:	b2d2      	uxtb	r2, r2
 8005a46:	701a      	strb	r2, [r3, #0]
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	68f9      	ldr	r1, [r7, #12]
 8005a50:	6938      	ldr	r0, [r7, #16]
 8005a52:	f7ff fe75 	bl	8005740 <_SendPacket>
  RECORD_END();
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	f383 8811 	msr	BASEPRI, r3
}
 8005a5c:	bf00      	nop
 8005a5e:	3720      	adds	r7, #32
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}
 8005a64:	20014410 	.word	0x20014410

08005a68 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b08c      	sub	sp, #48	@ 0x30
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005a74:	f3ef 8311 	mrs	r3, BASEPRI
 8005a78:	f04f 0120 	mov.w	r1, #32
 8005a7c:	f381 8811 	msr	BASEPRI, r1
 8005a80:	61fb      	str	r3, [r7, #28]
 8005a82:	4825      	ldr	r0, [pc, #148]	@ (8005b18 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005a84:	f7ff fd6d 	bl	8005562 <_PreparePacket>
 8005a88:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a96:	e00b      	b.n	8005ab0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8005a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a9a:	b2da      	uxtb	r2, r3
 8005a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a9e:	1c59      	adds	r1, r3, #1
 8005aa0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005aa2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005aa6:	b2d2      	uxtb	r2, r2
 8005aa8:	701a      	strb	r2, [r3, #0]
 8005aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aac:	09db      	lsrs	r3, r3, #7
 8005aae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab2:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ab4:	d8f0      	bhi.n	8005a98 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8005ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ab8:	1c5a      	adds	r2, r3, #1
 8005aba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005abc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005abe:	b2d2      	uxtb	r2, r2
 8005ac0:	701a      	strb	r2, [r3, #0]
 8005ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ac4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	623b      	str	r3, [r7, #32]
 8005ace:	e00b      	b.n	8005ae8 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005ad0:	6a3b      	ldr	r3, [r7, #32]
 8005ad2:	b2da      	uxtb	r2, r3
 8005ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad6:	1c59      	adds	r1, r3, #1
 8005ad8:	6279      	str	r1, [r7, #36]	@ 0x24
 8005ada:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005ade:	b2d2      	uxtb	r2, r2
 8005ae0:	701a      	strb	r2, [r3, #0]
 8005ae2:	6a3b      	ldr	r3, [r7, #32]
 8005ae4:	09db      	lsrs	r3, r3, #7
 8005ae6:	623b      	str	r3, [r7, #32]
 8005ae8:	6a3b      	ldr	r3, [r7, #32]
 8005aea:	2b7f      	cmp	r3, #127	@ 0x7f
 8005aec:	d8f0      	bhi.n	8005ad0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	1c5a      	adds	r2, r3, #1
 8005af2:	627a      	str	r2, [r7, #36]	@ 0x24
 8005af4:	6a3a      	ldr	r2, [r7, #32]
 8005af6:	b2d2      	uxtb	r2, r2
 8005af8:	701a      	strb	r2, [r3, #0]
 8005afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afc:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	6979      	ldr	r1, [r7, #20]
 8005b02:	69b8      	ldr	r0, [r7, #24]
 8005b04:	f7ff fe1c 	bl	8005740 <_SendPacket>
  RECORD_END();
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	f383 8811 	msr	BASEPRI, r3
}
 8005b0e:	bf00      	nop
 8005b10:	3730      	adds	r7, #48	@ 0x30
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	20014410 	.word	0x20014410

08005b1c <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b08e      	sub	sp, #56	@ 0x38
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	60b9      	str	r1, [r7, #8]
 8005b26:	607a      	str	r2, [r7, #4]
 8005b28:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8005b2a:	f3ef 8311 	mrs	r3, BASEPRI
 8005b2e:	f04f 0120 	mov.w	r1, #32
 8005b32:	f381 8811 	msr	BASEPRI, r1
 8005b36:	61fb      	str	r3, [r7, #28]
 8005b38:	4832      	ldr	r0, [pc, #200]	@ (8005c04 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8005b3a:	f7ff fd12 	bl	8005562 <_PreparePacket>
 8005b3e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005b40:	69bb      	ldr	r3, [r7, #24]
 8005b42:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b4c:	e00b      	b.n	8005b66 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8005b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b50:	b2da      	uxtb	r2, r3
 8005b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b54:	1c59      	adds	r1, r3, #1
 8005b56:	6379      	str	r1, [r7, #52]	@ 0x34
 8005b58:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005b5c:	b2d2      	uxtb	r2, r2
 8005b5e:	701a      	strb	r2, [r3, #0]
 8005b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b62:	09db      	lsrs	r3, r3, #7
 8005b64:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b68:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b6a:	d8f0      	bhi.n	8005b4e <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8005b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b6e:	1c5a      	adds	r2, r3, #1
 8005b70:	637a      	str	r2, [r7, #52]	@ 0x34
 8005b72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b74:	b2d2      	uxtb	r2, r2
 8005b76:	701a      	strb	r2, [r3, #0]
 8005b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b7a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b84:	e00b      	b.n	8005b9e <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8005b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b88:	b2da      	uxtb	r2, r3
 8005b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b8c:	1c59      	adds	r1, r3, #1
 8005b8e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005b90:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005b94:	b2d2      	uxtb	r2, r2
 8005b96:	701a      	strb	r2, [r3, #0]
 8005b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9a:	09db      	lsrs	r3, r3, #7
 8005b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba0:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ba2:	d8f0      	bhi.n	8005b86 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8005ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba6:	1c5a      	adds	r2, r3, #1
 8005ba8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005baa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bac:	b2d2      	uxtb	r2, r2
 8005bae:	701a      	strb	r2, [r3, #0]
 8005bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bb2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	623b      	str	r3, [r7, #32]
 8005bbc:	e00b      	b.n	8005bd6 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8005bbe:	6a3b      	ldr	r3, [r7, #32]
 8005bc0:	b2da      	uxtb	r2, r3
 8005bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc4:	1c59      	adds	r1, r3, #1
 8005bc6:	6279      	str	r1, [r7, #36]	@ 0x24
 8005bc8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005bcc:	b2d2      	uxtb	r2, r2
 8005bce:	701a      	strb	r2, [r3, #0]
 8005bd0:	6a3b      	ldr	r3, [r7, #32]
 8005bd2:	09db      	lsrs	r3, r3, #7
 8005bd4:	623b      	str	r3, [r7, #32]
 8005bd6:	6a3b      	ldr	r3, [r7, #32]
 8005bd8:	2b7f      	cmp	r3, #127	@ 0x7f
 8005bda:	d8f0      	bhi.n	8005bbe <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8005bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bde:	1c5a      	adds	r2, r3, #1
 8005be0:	627a      	str	r2, [r7, #36]	@ 0x24
 8005be2:	6a3a      	ldr	r2, [r7, #32]
 8005be4:	b2d2      	uxtb	r2, r2
 8005be6:	701a      	strb	r2, [r3, #0]
 8005be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bea:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	6979      	ldr	r1, [r7, #20]
 8005bf0:	69b8      	ldr	r0, [r7, #24]
 8005bf2:	f7ff fda5 	bl	8005740 <_SendPacket>
  RECORD_END();
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	f383 8811 	msr	BASEPRI, r3
}
 8005bfc:	bf00      	nop
 8005bfe:	3738      	adds	r7, #56	@ 0x38
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	20014410 	.word	0x20014410

08005c08 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b090      	sub	sp, #64	@ 0x40
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	607a      	str	r2, [r7, #4]
 8005c14:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005c16:	f3ef 8311 	mrs	r3, BASEPRI
 8005c1a:	f04f 0120 	mov.w	r1, #32
 8005c1e:	f381 8811 	msr	BASEPRI, r1
 8005c22:	61fb      	str	r3, [r7, #28]
 8005c24:	4840      	ldr	r0, [pc, #256]	@ (8005d28 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8005c26:	f7ff fc9c 	bl	8005562 <_PreparePacket>
 8005c2a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c38:	e00b      	b.n	8005c52 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8005c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c3c:	b2da      	uxtb	r2, r3
 8005c3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c40:	1c59      	adds	r1, r3, #1
 8005c42:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8005c44:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005c48:	b2d2      	uxtb	r2, r2
 8005c4a:	701a      	strb	r2, [r3, #0]
 8005c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c4e:	09db      	lsrs	r3, r3, #7
 8005c50:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c54:	2b7f      	cmp	r3, #127	@ 0x7f
 8005c56:	d8f0      	bhi.n	8005c3a <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8005c58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c5a:	1c5a      	adds	r2, r3, #1
 8005c5c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005c5e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005c60:	b2d2      	uxtb	r2, r2
 8005c62:	701a      	strb	r2, [r3, #0]
 8005c64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c66:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c70:	e00b      	b.n	8005c8a <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8005c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c74:	b2da      	uxtb	r2, r3
 8005c76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c78:	1c59      	adds	r1, r3, #1
 8005c7a:	6379      	str	r1, [r7, #52]	@ 0x34
 8005c7c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005c80:	b2d2      	uxtb	r2, r2
 8005c82:	701a      	strb	r2, [r3, #0]
 8005c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c86:	09db      	lsrs	r3, r3, #7
 8005c88:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c8c:	2b7f      	cmp	r3, #127	@ 0x7f
 8005c8e:	d8f0      	bhi.n	8005c72 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8005c90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c92:	1c5a      	adds	r2, r3, #1
 8005c94:	637a      	str	r2, [r7, #52]	@ 0x34
 8005c96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c98:	b2d2      	uxtb	r2, r2
 8005c9a:	701a      	strb	r2, [r3, #0]
 8005c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c9e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ca8:	e00b      	b.n	8005cc2 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8005caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cac:	b2da      	uxtb	r2, r3
 8005cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cb0:	1c59      	adds	r1, r3, #1
 8005cb2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005cb4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005cb8:	b2d2      	uxtb	r2, r2
 8005cba:	701a      	strb	r2, [r3, #0]
 8005cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cbe:	09db      	lsrs	r3, r3, #7
 8005cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc4:	2b7f      	cmp	r3, #127	@ 0x7f
 8005cc6:	d8f0      	bhi.n	8005caa <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8005cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cca:	1c5a      	adds	r2, r3, #1
 8005ccc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005cce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cd0:	b2d2      	uxtb	r2, r2
 8005cd2:	701a      	strb	r2, [r3, #0]
 8005cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cde:	623b      	str	r3, [r7, #32]
 8005ce0:	e00b      	b.n	8005cfa <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8005ce2:	6a3b      	ldr	r3, [r7, #32]
 8005ce4:	b2da      	uxtb	r2, r3
 8005ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce8:	1c59      	adds	r1, r3, #1
 8005cea:	6279      	str	r1, [r7, #36]	@ 0x24
 8005cec:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005cf0:	b2d2      	uxtb	r2, r2
 8005cf2:	701a      	strb	r2, [r3, #0]
 8005cf4:	6a3b      	ldr	r3, [r7, #32]
 8005cf6:	09db      	lsrs	r3, r3, #7
 8005cf8:	623b      	str	r3, [r7, #32]
 8005cfa:	6a3b      	ldr	r3, [r7, #32]
 8005cfc:	2b7f      	cmp	r3, #127	@ 0x7f
 8005cfe:	d8f0      	bhi.n	8005ce2 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d02:	1c5a      	adds	r2, r3, #1
 8005d04:	627a      	str	r2, [r7, #36]	@ 0x24
 8005d06:	6a3a      	ldr	r2, [r7, #32]
 8005d08:	b2d2      	uxtb	r2, r2
 8005d0a:	701a      	strb	r2, [r3, #0]
 8005d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005d10:	68fa      	ldr	r2, [r7, #12]
 8005d12:	6979      	ldr	r1, [r7, #20]
 8005d14:	69b8      	ldr	r0, [r7, #24]
 8005d16:	f7ff fd13 	bl	8005740 <_SendPacket>
  RECORD_END();
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	f383 8811 	msr	BASEPRI, r3
}
 8005d20:	bf00      	nop
 8005d22:	3740      	adds	r7, #64	@ 0x40
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	20014410 	.word	0x20014410

08005d2c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b08c      	sub	sp, #48	@ 0x30
 8005d30:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005d32:	4b58      	ldr	r3, [pc, #352]	@ (8005e94 <SEGGER_SYSVIEW_Start+0x168>)
 8005d34:	2201      	movs	r2, #1
 8005d36:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005d38:	f3ef 8311 	mrs	r3, BASEPRI
 8005d3c:	f04f 0120 	mov.w	r1, #32
 8005d40:	f381 8811 	msr	BASEPRI, r1
 8005d44:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005d46:	4b53      	ldr	r3, [pc, #332]	@ (8005e94 <SEGGER_SYSVIEW_Start+0x168>)
 8005d48:	785b      	ldrb	r3, [r3, #1]
 8005d4a:	220a      	movs	r2, #10
 8005d4c:	4952      	ldr	r1, [pc, #328]	@ (8005e98 <SEGGER_SYSVIEW_Start+0x16c>)
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f7fa fa5e 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005d5a:	200a      	movs	r0, #10
 8005d5c:	f7ff fe2a 	bl	80059b4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005d60:	f3ef 8311 	mrs	r3, BASEPRI
 8005d64:	f04f 0120 	mov.w	r1, #32
 8005d68:	f381 8811 	msr	BASEPRI, r1
 8005d6c:	60bb      	str	r3, [r7, #8]
 8005d6e:	484b      	ldr	r0, [pc, #300]	@ (8005e9c <SEGGER_SYSVIEW_Start+0x170>)
 8005d70:	f7ff fbf7 	bl	8005562 <_PreparePacket>
 8005d74:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d7e:	4b45      	ldr	r3, [pc, #276]	@ (8005e94 <SEGGER_SYSVIEW_Start+0x168>)
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d84:	e00b      	b.n	8005d9e <SEGGER_SYSVIEW_Start+0x72>
 8005d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d88:	b2da      	uxtb	r2, r3
 8005d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d8c:	1c59      	adds	r1, r3, #1
 8005d8e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005d90:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005d94:	b2d2      	uxtb	r2, r2
 8005d96:	701a      	strb	r2, [r3, #0]
 8005d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d9a:	09db      	lsrs	r3, r3, #7
 8005d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da0:	2b7f      	cmp	r3, #127	@ 0x7f
 8005da2:	d8f0      	bhi.n	8005d86 <SEGGER_SYSVIEW_Start+0x5a>
 8005da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da6:	1c5a      	adds	r2, r3, #1
 8005da8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005daa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005dac:	b2d2      	uxtb	r2, r2
 8005dae:	701a      	strb	r2, [r3, #0]
 8005db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005db8:	4b36      	ldr	r3, [pc, #216]	@ (8005e94 <SEGGER_SYSVIEW_Start+0x168>)
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	623b      	str	r3, [r7, #32]
 8005dbe:	e00b      	b.n	8005dd8 <SEGGER_SYSVIEW_Start+0xac>
 8005dc0:	6a3b      	ldr	r3, [r7, #32]
 8005dc2:	b2da      	uxtb	r2, r3
 8005dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc6:	1c59      	adds	r1, r3, #1
 8005dc8:	6279      	str	r1, [r7, #36]	@ 0x24
 8005dca:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	701a      	strb	r2, [r3, #0]
 8005dd2:	6a3b      	ldr	r3, [r7, #32]
 8005dd4:	09db      	lsrs	r3, r3, #7
 8005dd6:	623b      	str	r3, [r7, #32]
 8005dd8:	6a3b      	ldr	r3, [r7, #32]
 8005dda:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ddc:	d8f0      	bhi.n	8005dc0 <SEGGER_SYSVIEW_Start+0x94>
 8005dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de0:	1c5a      	adds	r2, r3, #1
 8005de2:	627a      	str	r2, [r7, #36]	@ 0x24
 8005de4:	6a3a      	ldr	r2, [r7, #32]
 8005de6:	b2d2      	uxtb	r2, r2
 8005de8:	701a      	strb	r2, [r3, #0]
 8005dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dec:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	61fb      	str	r3, [r7, #28]
 8005df2:	4b28      	ldr	r3, [pc, #160]	@ (8005e94 <SEGGER_SYSVIEW_Start+0x168>)
 8005df4:	691b      	ldr	r3, [r3, #16]
 8005df6:	61bb      	str	r3, [r7, #24]
 8005df8:	e00b      	b.n	8005e12 <SEGGER_SYSVIEW_Start+0xe6>
 8005dfa:	69bb      	ldr	r3, [r7, #24]
 8005dfc:	b2da      	uxtb	r2, r3
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	1c59      	adds	r1, r3, #1
 8005e02:	61f9      	str	r1, [r7, #28]
 8005e04:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005e08:	b2d2      	uxtb	r2, r2
 8005e0a:	701a      	strb	r2, [r3, #0]
 8005e0c:	69bb      	ldr	r3, [r7, #24]
 8005e0e:	09db      	lsrs	r3, r3, #7
 8005e10:	61bb      	str	r3, [r7, #24]
 8005e12:	69bb      	ldr	r3, [r7, #24]
 8005e14:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e16:	d8f0      	bhi.n	8005dfa <SEGGER_SYSVIEW_Start+0xce>
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	1c5a      	adds	r2, r3, #1
 8005e1c:	61fa      	str	r2, [r7, #28]
 8005e1e:	69ba      	ldr	r2, [r7, #24]
 8005e20:	b2d2      	uxtb	r2, r2
 8005e22:	701a      	strb	r2, [r3, #0]
 8005e24:	69fb      	ldr	r3, [r7, #28]
 8005e26:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	617b      	str	r3, [r7, #20]
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	613b      	str	r3, [r7, #16]
 8005e30:	e00b      	b.n	8005e4a <SEGGER_SYSVIEW_Start+0x11e>
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	b2da      	uxtb	r2, r3
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	1c59      	adds	r1, r3, #1
 8005e3a:	6179      	str	r1, [r7, #20]
 8005e3c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005e40:	b2d2      	uxtb	r2, r2
 8005e42:	701a      	strb	r2, [r3, #0]
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	09db      	lsrs	r3, r3, #7
 8005e48:	613b      	str	r3, [r7, #16]
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e4e:	d8f0      	bhi.n	8005e32 <SEGGER_SYSVIEW_Start+0x106>
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	1c5a      	adds	r2, r3, #1
 8005e54:	617a      	str	r2, [r7, #20]
 8005e56:	693a      	ldr	r2, [r7, #16]
 8005e58:	b2d2      	uxtb	r2, r2
 8005e5a:	701a      	strb	r2, [r3, #0]
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005e60:	2218      	movs	r2, #24
 8005e62:	6839      	ldr	r1, [r7, #0]
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f7ff fc6b 	bl	8005740 <_SendPacket>
      RECORD_END();
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005e70:	4b08      	ldr	r3, [pc, #32]	@ (8005e94 <SEGGER_SYSVIEW_Start+0x168>)
 8005e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d002      	beq.n	8005e7e <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005e78:	4b06      	ldr	r3, [pc, #24]	@ (8005e94 <SEGGER_SYSVIEW_Start+0x168>)
 8005e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e7c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005e7e:	f000 f9eb 	bl	8006258 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8005e82:	f000 f9b1 	bl	80061e8 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8005e86:	f000 fc83 	bl	8006790 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8005e8a:	bf00      	nop
 8005e8c:	3730      	adds	r7, #48	@ 0x30
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	200143e0 	.word	0x200143e0
 8005e98:	080073d4 	.word	0x080073d4
 8005e9c:	20014410 	.word	0x20014410

08005ea0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b082      	sub	sp, #8
 8005ea4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005ea6:	f3ef 8311 	mrs	r3, BASEPRI
 8005eaa:	f04f 0120 	mov.w	r1, #32
 8005eae:	f381 8811 	msr	BASEPRI, r1
 8005eb2:	607b      	str	r3, [r7, #4]
 8005eb4:	480b      	ldr	r0, [pc, #44]	@ (8005ee4 <SEGGER_SYSVIEW_Stop+0x44>)
 8005eb6:	f7ff fb54 	bl	8005562 <_PreparePacket>
 8005eba:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8005ee8 <SEGGER_SYSVIEW_Stop+0x48>)
 8005ebe:	781b      	ldrb	r3, [r3, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d007      	beq.n	8005ed4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005ec4:	220b      	movs	r2, #11
 8005ec6:	6839      	ldr	r1, [r7, #0]
 8005ec8:	6838      	ldr	r0, [r7, #0]
 8005eca:	f7ff fc39 	bl	8005740 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8005ece:	4b06      	ldr	r3, [pc, #24]	@ (8005ee8 <SEGGER_SYSVIEW_Stop+0x48>)
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f383 8811 	msr	BASEPRI, r3
}
 8005eda:	bf00      	nop
 8005edc:	3708      	adds	r7, #8
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	20014410 	.word	0x20014410
 8005ee8:	200143e0 	.word	0x200143e0

08005eec <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b08c      	sub	sp, #48	@ 0x30
 8005ef0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005ef2:	f3ef 8311 	mrs	r3, BASEPRI
 8005ef6:	f04f 0120 	mov.w	r1, #32
 8005efa:	f381 8811 	msr	BASEPRI, r1
 8005efe:	60fb      	str	r3, [r7, #12]
 8005f00:	4845      	ldr	r0, [pc, #276]	@ (8006018 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005f02:	f7ff fb2e 	bl	8005562 <_PreparePacket>
 8005f06:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f10:	4b42      	ldr	r3, [pc, #264]	@ (800601c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f16:	e00b      	b.n	8005f30 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f1a:	b2da      	uxtb	r2, r3
 8005f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f1e:	1c59      	adds	r1, r3, #1
 8005f20:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005f22:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005f26:	b2d2      	uxtb	r2, r2
 8005f28:	701a      	strb	r2, [r3, #0]
 8005f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f2c:	09db      	lsrs	r3, r3, #7
 8005f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f32:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f34:	d8f0      	bhi.n	8005f18 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f38:	1c5a      	adds	r2, r3, #1
 8005f3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f3e:	b2d2      	uxtb	r2, r2
 8005f40:	701a      	strb	r2, [r3, #0]
 8005f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f44:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f4a:	4b34      	ldr	r3, [pc, #208]	@ (800601c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	623b      	str	r3, [r7, #32]
 8005f50:	e00b      	b.n	8005f6a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8005f52:	6a3b      	ldr	r3, [r7, #32]
 8005f54:	b2da      	uxtb	r2, r3
 8005f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f58:	1c59      	adds	r1, r3, #1
 8005f5a:	6279      	str	r1, [r7, #36]	@ 0x24
 8005f5c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005f60:	b2d2      	uxtb	r2, r2
 8005f62:	701a      	strb	r2, [r3, #0]
 8005f64:	6a3b      	ldr	r3, [r7, #32]
 8005f66:	09db      	lsrs	r3, r3, #7
 8005f68:	623b      	str	r3, [r7, #32]
 8005f6a:	6a3b      	ldr	r3, [r7, #32]
 8005f6c:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f6e:	d8f0      	bhi.n	8005f52 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f72:	1c5a      	adds	r2, r3, #1
 8005f74:	627a      	str	r2, [r7, #36]	@ 0x24
 8005f76:	6a3a      	ldr	r2, [r7, #32]
 8005f78:	b2d2      	uxtb	r2, r2
 8005f7a:	701a      	strb	r2, [r3, #0]
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	61fb      	str	r3, [r7, #28]
 8005f84:	4b25      	ldr	r3, [pc, #148]	@ (800601c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005f86:	691b      	ldr	r3, [r3, #16]
 8005f88:	61bb      	str	r3, [r7, #24]
 8005f8a:	e00b      	b.n	8005fa4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005f8c:	69bb      	ldr	r3, [r7, #24]
 8005f8e:	b2da      	uxtb	r2, r3
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	1c59      	adds	r1, r3, #1
 8005f94:	61f9      	str	r1, [r7, #28]
 8005f96:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005f9a:	b2d2      	uxtb	r2, r2
 8005f9c:	701a      	strb	r2, [r3, #0]
 8005f9e:	69bb      	ldr	r3, [r7, #24]
 8005fa0:	09db      	lsrs	r3, r3, #7
 8005fa2:	61bb      	str	r3, [r7, #24]
 8005fa4:	69bb      	ldr	r3, [r7, #24]
 8005fa6:	2b7f      	cmp	r3, #127	@ 0x7f
 8005fa8:	d8f0      	bhi.n	8005f8c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	1c5a      	adds	r2, r3, #1
 8005fae:	61fa      	str	r2, [r7, #28]
 8005fb0:	69ba      	ldr	r2, [r7, #24]
 8005fb2:	b2d2      	uxtb	r2, r2
 8005fb4:	701a      	strb	r2, [r3, #0]
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	617b      	str	r3, [r7, #20]
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	613b      	str	r3, [r7, #16]
 8005fc2:	e00b      	b.n	8005fdc <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	b2da      	uxtb	r2, r3
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	1c59      	adds	r1, r3, #1
 8005fcc:	6179      	str	r1, [r7, #20]
 8005fce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005fd2:	b2d2      	uxtb	r2, r2
 8005fd4:	701a      	strb	r2, [r3, #0]
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	09db      	lsrs	r3, r3, #7
 8005fda:	613b      	str	r3, [r7, #16]
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	2b7f      	cmp	r3, #127	@ 0x7f
 8005fe0:	d8f0      	bhi.n	8005fc4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	1c5a      	adds	r2, r3, #1
 8005fe6:	617a      	str	r2, [r7, #20]
 8005fe8:	693a      	ldr	r2, [r7, #16]
 8005fea:	b2d2      	uxtb	r2, r2
 8005fec:	701a      	strb	r2, [r3, #0]
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005ff2:	2218      	movs	r2, #24
 8005ff4:	6879      	ldr	r1, [r7, #4]
 8005ff6:	68b8      	ldr	r0, [r7, #8]
 8005ff8:	f7ff fba2 	bl	8005740 <_SendPacket>
  RECORD_END();
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006002:	4b06      	ldr	r3, [pc, #24]	@ (800601c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006006:	2b00      	cmp	r3, #0
 8006008:	d002      	beq.n	8006010 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800600a:	4b04      	ldr	r3, [pc, #16]	@ (800601c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800600c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800600e:	4798      	blx	r3
  }
}
 8006010:	bf00      	nop
 8006012:	3730      	adds	r7, #48	@ 0x30
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}
 8006018:	20014410 	.word	0x20014410
 800601c:	200143e0 	.word	0x200143e0

08006020 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006020:	b580      	push	{r7, lr}
 8006022:	b092      	sub	sp, #72	@ 0x48
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006028:	f3ef 8311 	mrs	r3, BASEPRI
 800602c:	f04f 0120 	mov.w	r1, #32
 8006030:	f381 8811 	msr	BASEPRI, r1
 8006034:	617b      	str	r3, [r7, #20]
 8006036:	486a      	ldr	r0, [pc, #424]	@ (80061e0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8006038:	f7ff fa93 	bl	8005562 <_PreparePacket>
 800603c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	647b      	str	r3, [r7, #68]	@ 0x44
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	4b66      	ldr	r3, [pc, #408]	@ (80061e4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	1ad3      	subs	r3, r2, r3
 8006050:	643b      	str	r3, [r7, #64]	@ 0x40
 8006052:	e00b      	b.n	800606c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8006054:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006056:	b2da      	uxtb	r2, r3
 8006058:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800605a:	1c59      	adds	r1, r3, #1
 800605c:	6479      	str	r1, [r7, #68]	@ 0x44
 800605e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006062:	b2d2      	uxtb	r2, r2
 8006064:	701a      	strb	r2, [r3, #0]
 8006066:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006068:	09db      	lsrs	r3, r3, #7
 800606a:	643b      	str	r3, [r7, #64]	@ 0x40
 800606c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800606e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006070:	d8f0      	bhi.n	8006054 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8006072:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006074:	1c5a      	adds	r2, r3, #1
 8006076:	647a      	str	r2, [r7, #68]	@ 0x44
 8006078:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800607a:	b2d2      	uxtb	r2, r2
 800607c:	701a      	strb	r2, [r3, #0]
 800607e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006080:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800608c:	e00b      	b.n	80060a6 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800608e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006090:	b2da      	uxtb	r2, r3
 8006092:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006094:	1c59      	adds	r1, r3, #1
 8006096:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8006098:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800609c:	b2d2      	uxtb	r2, r2
 800609e:	701a      	strb	r2, [r3, #0]
 80060a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a2:	09db      	lsrs	r3, r3, #7
 80060a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80060a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80060aa:	d8f0      	bhi.n	800608e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80060ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060ae:	1c5a      	adds	r2, r3, #1
 80060b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80060b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80060b4:	b2d2      	uxtb	r2, r2
 80060b6:	701a      	strb	r2, [r3, #0]
 80060b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060ba:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	2220      	movs	r2, #32
 80060c2:	4619      	mov	r1, r3
 80060c4:	68f8      	ldr	r0, [r7, #12]
 80060c6:	f7ff f9ff 	bl	80054c8 <_EncodeStr>
 80060ca:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80060cc:	2209      	movs	r2, #9
 80060ce:	68f9      	ldr	r1, [r7, #12]
 80060d0:	6938      	ldr	r0, [r7, #16]
 80060d2:	f7ff fb35 	bl	8005740 <_SendPacket>
  //
  pPayload = pPayloadStart;
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	4b40      	ldr	r3, [pc, #256]	@ (80061e4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	1ad3      	subs	r3, r2, r3
 80060e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80060ea:	e00b      	b.n	8006104 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80060ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ee:	b2da      	uxtb	r2, r3
 80060f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f2:	1c59      	adds	r1, r3, #1
 80060f4:	6379      	str	r1, [r7, #52]	@ 0x34
 80060f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80060fa:	b2d2      	uxtb	r2, r2
 80060fc:	701a      	strb	r2, [r3, #0]
 80060fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006100:	09db      	lsrs	r3, r3, #7
 8006102:	633b      	str	r3, [r7, #48]	@ 0x30
 8006104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006106:	2b7f      	cmp	r3, #127	@ 0x7f
 8006108:	d8f0      	bhi.n	80060ec <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800610a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800610c:	1c5a      	adds	r2, r3, #1
 800610e:	637a      	str	r2, [r7, #52]	@ 0x34
 8006110:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006112:	b2d2      	uxtb	r2, r2
 8006114:	701a      	strb	r2, [r3, #0]
 8006116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006118:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006124:	e00b      	b.n	800613e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006128:	b2da      	uxtb	r2, r3
 800612a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800612c:	1c59      	adds	r1, r3, #1
 800612e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006130:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006134:	b2d2      	uxtb	r2, r2
 8006136:	701a      	strb	r2, [r3, #0]
 8006138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800613a:	09db      	lsrs	r3, r3, #7
 800613c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800613e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006140:	2b7f      	cmp	r3, #127	@ 0x7f
 8006142:	d8f0      	bhi.n	8006126 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006146:	1c5a      	adds	r2, r3, #1
 8006148:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800614a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800614c:	b2d2      	uxtb	r2, r2
 800614e:	701a      	strb	r2, [r3, #0]
 8006150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006152:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	627b      	str	r3, [r7, #36]	@ 0x24
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	691b      	ldr	r3, [r3, #16]
 800615c:	623b      	str	r3, [r7, #32]
 800615e:	e00b      	b.n	8006178 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006160:	6a3b      	ldr	r3, [r7, #32]
 8006162:	b2da      	uxtb	r2, r3
 8006164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006166:	1c59      	adds	r1, r3, #1
 8006168:	6279      	str	r1, [r7, #36]	@ 0x24
 800616a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800616e:	b2d2      	uxtb	r2, r2
 8006170:	701a      	strb	r2, [r3, #0]
 8006172:	6a3b      	ldr	r3, [r7, #32]
 8006174:	09db      	lsrs	r3, r3, #7
 8006176:	623b      	str	r3, [r7, #32]
 8006178:	6a3b      	ldr	r3, [r7, #32]
 800617a:	2b7f      	cmp	r3, #127	@ 0x7f
 800617c:	d8f0      	bhi.n	8006160 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800617e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006180:	1c5a      	adds	r2, r3, #1
 8006182:	627a      	str	r2, [r7, #36]	@ 0x24
 8006184:	6a3a      	ldr	r2, [r7, #32]
 8006186:	b2d2      	uxtb	r2, r2
 8006188:	701a      	strb	r2, [r3, #0]
 800618a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800618c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	61fb      	str	r3, [r7, #28]
 8006192:	2300      	movs	r3, #0
 8006194:	61bb      	str	r3, [r7, #24]
 8006196:	e00b      	b.n	80061b0 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8006198:	69bb      	ldr	r3, [r7, #24]
 800619a:	b2da      	uxtb	r2, r3
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	1c59      	adds	r1, r3, #1
 80061a0:	61f9      	str	r1, [r7, #28]
 80061a2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061a6:	b2d2      	uxtb	r2, r2
 80061a8:	701a      	strb	r2, [r3, #0]
 80061aa:	69bb      	ldr	r3, [r7, #24]
 80061ac:	09db      	lsrs	r3, r3, #7
 80061ae:	61bb      	str	r3, [r7, #24]
 80061b0:	69bb      	ldr	r3, [r7, #24]
 80061b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80061b4:	d8f0      	bhi.n	8006198 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	1c5a      	adds	r2, r3, #1
 80061ba:	61fa      	str	r2, [r7, #28]
 80061bc:	69ba      	ldr	r2, [r7, #24]
 80061be:	b2d2      	uxtb	r2, r2
 80061c0:	701a      	strb	r2, [r3, #0]
 80061c2:	69fb      	ldr	r3, [r7, #28]
 80061c4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80061c6:	2215      	movs	r2, #21
 80061c8:	68f9      	ldr	r1, [r7, #12]
 80061ca:	6938      	ldr	r0, [r7, #16]
 80061cc:	f7ff fab8 	bl	8005740 <_SendPacket>
  RECORD_END();
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	f383 8811 	msr	BASEPRI, r3
}
 80061d6:	bf00      	nop
 80061d8:	3748      	adds	r7, #72	@ 0x48
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}
 80061de:	bf00      	nop
 80061e0:	20014410 	.word	0x20014410
 80061e4:	200143e0 	.word	0x200143e0

080061e8 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80061e8:	b580      	push	{r7, lr}
 80061ea:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80061ec:	4b07      	ldr	r3, [pc, #28]	@ (800620c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80061ee:	6a1b      	ldr	r3, [r3, #32]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d008      	beq.n	8006206 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80061f4:	4b05      	ldr	r3, [pc, #20]	@ (800620c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80061f6:	6a1b      	ldr	r3, [r3, #32]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d003      	beq.n	8006206 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80061fe:	4b03      	ldr	r3, [pc, #12]	@ (800620c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006200:	6a1b      	ldr	r3, [r3, #32]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	4798      	blx	r3
  }
}
 8006206:	bf00      	nop
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	200143e0 	.word	0x200143e0

08006210 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006210:	b580      	push	{r7, lr}
 8006212:	b086      	sub	sp, #24
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006218:	f3ef 8311 	mrs	r3, BASEPRI
 800621c:	f04f 0120 	mov.w	r1, #32
 8006220:	f381 8811 	msr	BASEPRI, r1
 8006224:	617b      	str	r3, [r7, #20]
 8006226:	480b      	ldr	r0, [pc, #44]	@ (8006254 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006228:	f7ff f99b 	bl	8005562 <_PreparePacket>
 800622c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800622e:	2280      	movs	r2, #128	@ 0x80
 8006230:	6879      	ldr	r1, [r7, #4]
 8006232:	6938      	ldr	r0, [r7, #16]
 8006234:	f7ff f948 	bl	80054c8 <_EncodeStr>
 8006238:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800623a:	220e      	movs	r2, #14
 800623c:	68f9      	ldr	r1, [r7, #12]
 800623e:	6938      	ldr	r0, [r7, #16]
 8006240:	f7ff fa7e 	bl	8005740 <_SendPacket>
  RECORD_END();
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	f383 8811 	msr	BASEPRI, r3
}
 800624a:	bf00      	nop
 800624c:	3718      	adds	r7, #24
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	20014410 	.word	0x20014410

08006258 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006258:	b590      	push	{r4, r7, lr}
 800625a:	b083      	sub	sp, #12
 800625c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800625e:	4b15      	ldr	r3, [pc, #84]	@ (80062b4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006260:	6a1b      	ldr	r3, [r3, #32]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d01a      	beq.n	800629c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006266:	4b13      	ldr	r3, [pc, #76]	@ (80062b4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006268:	6a1b      	ldr	r3, [r3, #32]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d015      	beq.n	800629c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006270:	4b10      	ldr	r3, [pc, #64]	@ (80062b4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006272:	6a1b      	ldr	r3, [r3, #32]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4798      	blx	r3
 8006278:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800627c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800627e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006282:	f04f 0200 	mov.w	r2, #0
 8006286:	f04f 0300 	mov.w	r3, #0
 800628a:	000a      	movs	r2, r1
 800628c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800628e:	4613      	mov	r3, r2
 8006290:	461a      	mov	r2, r3
 8006292:	4621      	mov	r1, r4
 8006294:	200d      	movs	r0, #13
 8006296:	f7ff fbe7 	bl	8005a68 <SEGGER_SYSVIEW_RecordU32x2>
 800629a:	e006      	b.n	80062aa <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800629c:	4b06      	ldr	r3, [pc, #24]	@ (80062b8 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4619      	mov	r1, r3
 80062a2:	200c      	movs	r0, #12
 80062a4:	f7ff fba4 	bl	80059f0 <SEGGER_SYSVIEW_RecordU32>
  }
}
 80062a8:	bf00      	nop
 80062aa:	bf00      	nop
 80062ac:	370c      	adds	r7, #12
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd90      	pop	{r4, r7, pc}
 80062b2:	bf00      	nop
 80062b4:	200143e0 	.word	0x200143e0
 80062b8:	e0001004 	.word	0xe0001004

080062bc <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80062bc:	b580      	push	{r7, lr}
 80062be:	b086      	sub	sp, #24
 80062c0:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80062c2:	f3ef 8311 	mrs	r3, BASEPRI
 80062c6:	f04f 0120 	mov.w	r1, #32
 80062ca:	f381 8811 	msr	BASEPRI, r1
 80062ce:	60fb      	str	r3, [r7, #12]
 80062d0:	4819      	ldr	r0, [pc, #100]	@ (8006338 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80062d2:	f7ff f946 	bl	8005562 <_PreparePacket>
 80062d6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80062dc:	4b17      	ldr	r3, [pc, #92]	@ (800633c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062e4:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	617b      	str	r3, [r7, #20]
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	613b      	str	r3, [r7, #16]
 80062ee:	e00b      	b.n	8006308 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	b2da      	uxtb	r2, r3
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	1c59      	adds	r1, r3, #1
 80062f8:	6179      	str	r1, [r7, #20]
 80062fa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80062fe:	b2d2      	uxtb	r2, r2
 8006300:	701a      	strb	r2, [r3, #0]
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	09db      	lsrs	r3, r3, #7
 8006306:	613b      	str	r3, [r7, #16]
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	2b7f      	cmp	r3, #127	@ 0x7f
 800630c:	d8f0      	bhi.n	80062f0 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	1c5a      	adds	r2, r3, #1
 8006312:	617a      	str	r2, [r7, #20]
 8006314:	693a      	ldr	r2, [r7, #16]
 8006316:	b2d2      	uxtb	r2, r2
 8006318:	701a      	strb	r2, [r3, #0]
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800631e:	2202      	movs	r2, #2
 8006320:	6879      	ldr	r1, [r7, #4]
 8006322:	68b8      	ldr	r0, [r7, #8]
 8006324:	f7ff fa0c 	bl	8005740 <_SendPacket>
  RECORD_END();
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f383 8811 	msr	BASEPRI, r3
}
 800632e:	bf00      	nop
 8006330:	3718      	adds	r7, #24
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}
 8006336:	bf00      	nop
 8006338:	20014410 	.word	0x20014410
 800633c:	e000ed04 	.word	0xe000ed04

08006340 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006340:	b580      	push	{r7, lr}
 8006342:	b082      	sub	sp, #8
 8006344:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006346:	f3ef 8311 	mrs	r3, BASEPRI
 800634a:	f04f 0120 	mov.w	r1, #32
 800634e:	f381 8811 	msr	BASEPRI, r1
 8006352:	607b      	str	r3, [r7, #4]
 8006354:	4807      	ldr	r0, [pc, #28]	@ (8006374 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006356:	f7ff f904 	bl	8005562 <_PreparePacket>
 800635a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800635c:	2203      	movs	r2, #3
 800635e:	6839      	ldr	r1, [r7, #0]
 8006360:	6838      	ldr	r0, [r7, #0]
 8006362:	f7ff f9ed 	bl	8005740 <_SendPacket>
  RECORD_END();
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f383 8811 	msr	BASEPRI, r3
}
 800636c:	bf00      	nop
 800636e:	3708      	adds	r7, #8
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}
 8006374:	20014410 	.word	0x20014410

08006378 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006378:	b580      	push	{r7, lr}
 800637a:	b082      	sub	sp, #8
 800637c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800637e:	f3ef 8311 	mrs	r3, BASEPRI
 8006382:	f04f 0120 	mov.w	r1, #32
 8006386:	f381 8811 	msr	BASEPRI, r1
 800638a:	607b      	str	r3, [r7, #4]
 800638c:	4807      	ldr	r0, [pc, #28]	@ (80063ac <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800638e:	f7ff f8e8 	bl	8005562 <_PreparePacket>
 8006392:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006394:	2212      	movs	r2, #18
 8006396:	6839      	ldr	r1, [r7, #0]
 8006398:	6838      	ldr	r0, [r7, #0]
 800639a:	f7ff f9d1 	bl	8005740 <_SendPacket>
  RECORD_END();
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f383 8811 	msr	BASEPRI, r3
}
 80063a4:	bf00      	nop
 80063a6:	3708      	adds	r7, #8
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	20014410 	.word	0x20014410

080063b0 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b082      	sub	sp, #8
 80063b4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80063b6:	f3ef 8311 	mrs	r3, BASEPRI
 80063ba:	f04f 0120 	mov.w	r1, #32
 80063be:	f381 8811 	msr	BASEPRI, r1
 80063c2:	607b      	str	r3, [r7, #4]
 80063c4:	4807      	ldr	r0, [pc, #28]	@ (80063e4 <SEGGER_SYSVIEW_OnIdle+0x34>)
 80063c6:	f7ff f8cc 	bl	8005562 <_PreparePacket>
 80063ca:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 80063cc:	2211      	movs	r2, #17
 80063ce:	6839      	ldr	r1, [r7, #0]
 80063d0:	6838      	ldr	r0, [r7, #0]
 80063d2:	f7ff f9b5 	bl	8005740 <_SendPacket>
  RECORD_END();
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f383 8811 	msr	BASEPRI, r3
}
 80063dc:	bf00      	nop
 80063de:	3708      	adds	r7, #8
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	20014410 	.word	0x20014410

080063e8 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b088      	sub	sp, #32
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80063f0:	f3ef 8311 	mrs	r3, BASEPRI
 80063f4:	f04f 0120 	mov.w	r1, #32
 80063f8:	f381 8811 	msr	BASEPRI, r1
 80063fc:	617b      	str	r3, [r7, #20]
 80063fe:	4819      	ldr	r0, [pc, #100]	@ (8006464 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006400:	f7ff f8af 	bl	8005562 <_PreparePacket>
 8006404:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800640a:	4b17      	ldr	r3, [pc, #92]	@ (8006468 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	61fb      	str	r3, [r7, #28]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	61bb      	str	r3, [r7, #24]
 800641c:	e00b      	b.n	8006436 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800641e:	69bb      	ldr	r3, [r7, #24]
 8006420:	b2da      	uxtb	r2, r3
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	1c59      	adds	r1, r3, #1
 8006426:	61f9      	str	r1, [r7, #28]
 8006428:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800642c:	b2d2      	uxtb	r2, r2
 800642e:	701a      	strb	r2, [r3, #0]
 8006430:	69bb      	ldr	r3, [r7, #24]
 8006432:	09db      	lsrs	r3, r3, #7
 8006434:	61bb      	str	r3, [r7, #24]
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	2b7f      	cmp	r3, #127	@ 0x7f
 800643a:	d8f0      	bhi.n	800641e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800643c:	69fb      	ldr	r3, [r7, #28]
 800643e:	1c5a      	adds	r2, r3, #1
 8006440:	61fa      	str	r2, [r7, #28]
 8006442:	69ba      	ldr	r2, [r7, #24]
 8006444:	b2d2      	uxtb	r2, r2
 8006446:	701a      	strb	r2, [r3, #0]
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800644c:	2208      	movs	r2, #8
 800644e:	68f9      	ldr	r1, [r7, #12]
 8006450:	6938      	ldr	r0, [r7, #16]
 8006452:	f7ff f975 	bl	8005740 <_SendPacket>
  RECORD_END();
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	f383 8811 	msr	BASEPRI, r3
}
 800645c:	bf00      	nop
 800645e:	3720      	adds	r7, #32
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	20014410 	.word	0x20014410
 8006468:	200143e0 	.word	0x200143e0

0800646c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800646c:	b580      	push	{r7, lr}
 800646e:	b088      	sub	sp, #32
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006474:	f3ef 8311 	mrs	r3, BASEPRI
 8006478:	f04f 0120 	mov.w	r1, #32
 800647c:	f381 8811 	msr	BASEPRI, r1
 8006480:	617b      	str	r3, [r7, #20]
 8006482:	4819      	ldr	r0, [pc, #100]	@ (80064e8 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006484:	f7ff f86d 	bl	8005562 <_PreparePacket>
 8006488:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800648e:	4b17      	ldr	r3, [pc, #92]	@ (80064ec <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006490:	691b      	ldr	r3, [r3, #16]
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	1ad3      	subs	r3, r2, r3
 8006496:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	61fb      	str	r3, [r7, #28]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	61bb      	str	r3, [r7, #24]
 80064a0:	e00b      	b.n	80064ba <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	b2da      	uxtb	r2, r3
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	1c59      	adds	r1, r3, #1
 80064aa:	61f9      	str	r1, [r7, #28]
 80064ac:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80064b0:	b2d2      	uxtb	r2, r2
 80064b2:	701a      	strb	r2, [r3, #0]
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	09db      	lsrs	r3, r3, #7
 80064b8:	61bb      	str	r3, [r7, #24]
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80064be:	d8f0      	bhi.n	80064a2 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	1c5a      	adds	r2, r3, #1
 80064c4:	61fa      	str	r2, [r7, #28]
 80064c6:	69ba      	ldr	r2, [r7, #24]
 80064c8:	b2d2      	uxtb	r2, r2
 80064ca:	701a      	strb	r2, [r3, #0]
 80064cc:	69fb      	ldr	r3, [r7, #28]
 80064ce:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 80064d0:	2204      	movs	r2, #4
 80064d2:	68f9      	ldr	r1, [r7, #12]
 80064d4:	6938      	ldr	r0, [r7, #16]
 80064d6:	f7ff f933 	bl	8005740 <_SendPacket>
  RECORD_END();
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	f383 8811 	msr	BASEPRI, r3
}
 80064e0:	bf00      	nop
 80064e2:	3720      	adds	r7, #32
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	20014410 	.word	0x20014410
 80064ec:	200143e0 	.word	0x200143e0

080064f0 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b088      	sub	sp, #32
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80064f8:	f3ef 8311 	mrs	r3, BASEPRI
 80064fc:	f04f 0120 	mov.w	r1, #32
 8006500:	f381 8811 	msr	BASEPRI, r1
 8006504:	617b      	str	r3, [r7, #20]
 8006506:	4819      	ldr	r0, [pc, #100]	@ (800656c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006508:	f7ff f82b 	bl	8005562 <_PreparePacket>
 800650c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006512:	4b17      	ldr	r3, [pc, #92]	@ (8006570 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	61fb      	str	r3, [r7, #28]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	61bb      	str	r3, [r7, #24]
 8006524:	e00b      	b.n	800653e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006526:	69bb      	ldr	r3, [r7, #24]
 8006528:	b2da      	uxtb	r2, r3
 800652a:	69fb      	ldr	r3, [r7, #28]
 800652c:	1c59      	adds	r1, r3, #1
 800652e:	61f9      	str	r1, [r7, #28]
 8006530:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006534:	b2d2      	uxtb	r2, r2
 8006536:	701a      	strb	r2, [r3, #0]
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	09db      	lsrs	r3, r3, #7
 800653c:	61bb      	str	r3, [r7, #24]
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	2b7f      	cmp	r3, #127	@ 0x7f
 8006542:	d8f0      	bhi.n	8006526 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006544:	69fb      	ldr	r3, [r7, #28]
 8006546:	1c5a      	adds	r2, r3, #1
 8006548:	61fa      	str	r2, [r7, #28]
 800654a:	69ba      	ldr	r2, [r7, #24]
 800654c:	b2d2      	uxtb	r2, r2
 800654e:	701a      	strb	r2, [r3, #0]
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006554:	2206      	movs	r2, #6
 8006556:	68f9      	ldr	r1, [r7, #12]
 8006558:	6938      	ldr	r0, [r7, #16]
 800655a:	f7ff f8f1 	bl	8005740 <_SendPacket>
  RECORD_END();
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	f383 8811 	msr	BASEPRI, r3
}
 8006564:	bf00      	nop
 8006566:	3720      	adds	r7, #32
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}
 800656c:	20014410 	.word	0x20014410
 8006570:	200143e0 	.word	0x200143e0

08006574 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8006574:	b580      	push	{r7, lr}
 8006576:	b08a      	sub	sp, #40	@ 0x28
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
 800657c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800657e:	f3ef 8311 	mrs	r3, BASEPRI
 8006582:	f04f 0120 	mov.w	r1, #32
 8006586:	f381 8811 	msr	BASEPRI, r1
 800658a:	617b      	str	r3, [r7, #20]
 800658c:	4827      	ldr	r0, [pc, #156]	@ (800662c <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800658e:	f7fe ffe8 	bl	8005562 <_PreparePacket>
 8006592:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006598:	4b25      	ldr	r3, [pc, #148]	@ (8006630 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800659a:	691b      	ldr	r3, [r3, #16]
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	1ad3      	subs	r3, r2, r3
 80065a0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	623b      	str	r3, [r7, #32]
 80065aa:	e00b      	b.n	80065c4 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 80065ac:	6a3b      	ldr	r3, [r7, #32]
 80065ae:	b2da      	uxtb	r2, r3
 80065b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b2:	1c59      	adds	r1, r3, #1
 80065b4:	6279      	str	r1, [r7, #36]	@ 0x24
 80065b6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80065ba:	b2d2      	uxtb	r2, r2
 80065bc:	701a      	strb	r2, [r3, #0]
 80065be:	6a3b      	ldr	r3, [r7, #32]
 80065c0:	09db      	lsrs	r3, r3, #7
 80065c2:	623b      	str	r3, [r7, #32]
 80065c4:	6a3b      	ldr	r3, [r7, #32]
 80065c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80065c8:	d8f0      	bhi.n	80065ac <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 80065ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065cc:	1c5a      	adds	r2, r3, #1
 80065ce:	627a      	str	r2, [r7, #36]	@ 0x24
 80065d0:	6a3a      	ldr	r2, [r7, #32]
 80065d2:	b2d2      	uxtb	r2, r2
 80065d4:	701a      	strb	r2, [r3, #0]
 80065d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	61fb      	str	r3, [r7, #28]
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	61bb      	str	r3, [r7, #24]
 80065e2:	e00b      	b.n	80065fc <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 80065e4:	69bb      	ldr	r3, [r7, #24]
 80065e6:	b2da      	uxtb	r2, r3
 80065e8:	69fb      	ldr	r3, [r7, #28]
 80065ea:	1c59      	adds	r1, r3, #1
 80065ec:	61f9      	str	r1, [r7, #28]
 80065ee:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80065f2:	b2d2      	uxtb	r2, r2
 80065f4:	701a      	strb	r2, [r3, #0]
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	09db      	lsrs	r3, r3, #7
 80065fa:	61bb      	str	r3, [r7, #24]
 80065fc:	69bb      	ldr	r3, [r7, #24]
 80065fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8006600:	d8f0      	bhi.n	80065e4 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	1c5a      	adds	r2, r3, #1
 8006606:	61fa      	str	r2, [r7, #28]
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	b2d2      	uxtb	r2, r2
 800660c:	701a      	strb	r2, [r3, #0]
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8006612:	2207      	movs	r2, #7
 8006614:	68f9      	ldr	r1, [r7, #12]
 8006616:	6938      	ldr	r0, [r7, #16]
 8006618:	f7ff f892 	bl	8005740 <_SendPacket>
  RECORD_END();
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	f383 8811 	msr	BASEPRI, r3
}
 8006622:	bf00      	nop
 8006624:	3728      	adds	r7, #40	@ 0x28
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	20014410 	.word	0x20014410
 8006630:	200143e0 	.word	0x200143e0

08006634 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800663c:	4b04      	ldr	r3, [pc, #16]	@ (8006650 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800663e:	691b      	ldr	r3, [r3, #16]
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	1ad3      	subs	r3, r2, r3
}
 8006644:	4618      	mov	r0, r3
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr
 8006650:	200143e0 	.word	0x200143e0

08006654 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006654:	b580      	push	{r7, lr}
 8006656:	b08c      	sub	sp, #48	@ 0x30
 8006658:	af00      	add	r7, sp, #0
 800665a:	4603      	mov	r3, r0
 800665c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800665e:	4b3b      	ldr	r3, [pc, #236]	@ (800674c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d06d      	beq.n	8006742 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8006666:	4b39      	ldr	r3, [pc, #228]	@ (800674c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800666c:	2300      	movs	r3, #0
 800666e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006670:	e008      	b.n	8006684 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006674:	691b      	ldr	r3, [r3, #16]
 8006676:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8006678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800667a:	2b00      	cmp	r3, #0
 800667c:	d007      	beq.n	800668e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800667e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006680:	3301      	adds	r3, #1
 8006682:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006684:	79fb      	ldrb	r3, [r7, #7]
 8006686:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006688:	429a      	cmp	r2, r3
 800668a:	d3f2      	bcc.n	8006672 <SEGGER_SYSVIEW_SendModule+0x1e>
 800668c:	e000      	b.n	8006690 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800668e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006692:	2b00      	cmp	r3, #0
 8006694:	d055      	beq.n	8006742 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006696:	f3ef 8311 	mrs	r3, BASEPRI
 800669a:	f04f 0120 	mov.w	r1, #32
 800669e:	f381 8811 	msr	BASEPRI, r1
 80066a2:	617b      	str	r3, [r7, #20]
 80066a4:	482a      	ldr	r0, [pc, #168]	@ (8006750 <SEGGER_SYSVIEW_SendModule+0xfc>)
 80066a6:	f7fe ff5c 	bl	8005562 <_PreparePacket>
 80066aa:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80066b4:	79fb      	ldrb	r3, [r7, #7]
 80066b6:	623b      	str	r3, [r7, #32]
 80066b8:	e00b      	b.n	80066d2 <SEGGER_SYSVIEW_SendModule+0x7e>
 80066ba:	6a3b      	ldr	r3, [r7, #32]
 80066bc:	b2da      	uxtb	r2, r3
 80066be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c0:	1c59      	adds	r1, r3, #1
 80066c2:	6279      	str	r1, [r7, #36]	@ 0x24
 80066c4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80066c8:	b2d2      	uxtb	r2, r2
 80066ca:	701a      	strb	r2, [r3, #0]
 80066cc:	6a3b      	ldr	r3, [r7, #32]
 80066ce:	09db      	lsrs	r3, r3, #7
 80066d0:	623b      	str	r3, [r7, #32]
 80066d2:	6a3b      	ldr	r3, [r7, #32]
 80066d4:	2b7f      	cmp	r3, #127	@ 0x7f
 80066d6:	d8f0      	bhi.n	80066ba <SEGGER_SYSVIEW_SendModule+0x66>
 80066d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066da:	1c5a      	adds	r2, r3, #1
 80066dc:	627a      	str	r2, [r7, #36]	@ 0x24
 80066de:	6a3a      	ldr	r2, [r7, #32]
 80066e0:	b2d2      	uxtb	r2, r2
 80066e2:	701a      	strb	r2, [r3, #0]
 80066e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e6:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	61fb      	str	r3, [r7, #28]
 80066ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	61bb      	str	r3, [r7, #24]
 80066f2:	e00b      	b.n	800670c <SEGGER_SYSVIEW_SendModule+0xb8>
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	b2da      	uxtb	r2, r3
 80066f8:	69fb      	ldr	r3, [r7, #28]
 80066fa:	1c59      	adds	r1, r3, #1
 80066fc:	61f9      	str	r1, [r7, #28]
 80066fe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006702:	b2d2      	uxtb	r2, r2
 8006704:	701a      	strb	r2, [r3, #0]
 8006706:	69bb      	ldr	r3, [r7, #24]
 8006708:	09db      	lsrs	r3, r3, #7
 800670a:	61bb      	str	r3, [r7, #24]
 800670c:	69bb      	ldr	r3, [r7, #24]
 800670e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006710:	d8f0      	bhi.n	80066f4 <SEGGER_SYSVIEW_SendModule+0xa0>
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	1c5a      	adds	r2, r3, #1
 8006716:	61fa      	str	r2, [r7, #28]
 8006718:	69ba      	ldr	r2, [r7, #24]
 800671a:	b2d2      	uxtb	r2, r2
 800671c:	701a      	strb	r2, [r3, #0]
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	2280      	movs	r2, #128	@ 0x80
 8006728:	4619      	mov	r1, r3
 800672a:	68f8      	ldr	r0, [r7, #12]
 800672c:	f7fe fecc 	bl	80054c8 <_EncodeStr>
 8006730:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006732:	2216      	movs	r2, #22
 8006734:	68f9      	ldr	r1, [r7, #12]
 8006736:	6938      	ldr	r0, [r7, #16]
 8006738:	f7ff f802 	bl	8005740 <_SendPacket>
      RECORD_END();
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8006742:	bf00      	nop
 8006744:	3730      	adds	r7, #48	@ 0x30
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}
 800674a:	bf00      	nop
 800674c:	20014408 	.word	0x20014408
 8006750:	20014410 	.word	0x20014410

08006754 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006754:	b580      	push	{r7, lr}
 8006756:	b082      	sub	sp, #8
 8006758:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800675a:	4b0c      	ldr	r3, [pc, #48]	@ (800678c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d00f      	beq.n	8006782 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8006762:	4b0a      	ldr	r3, [pc, #40]	@ (800678c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d002      	beq.n	8006776 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	691b      	ldr	r3, [r3, #16]
 800677a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1f2      	bne.n	8006768 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006782:	bf00      	nop
 8006784:	3708      	adds	r7, #8
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	20014408 	.word	0x20014408

08006790 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8006790:	b580      	push	{r7, lr}
 8006792:	b086      	sub	sp, #24
 8006794:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8006796:	f3ef 8311 	mrs	r3, BASEPRI
 800679a:	f04f 0120 	mov.w	r1, #32
 800679e:	f381 8811 	msr	BASEPRI, r1
 80067a2:	60fb      	str	r3, [r7, #12]
 80067a4:	4817      	ldr	r0, [pc, #92]	@ (8006804 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80067a6:	f7fe fedc 	bl	8005562 <_PreparePacket>
 80067aa:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	617b      	str	r3, [r7, #20]
 80067b4:	4b14      	ldr	r3, [pc, #80]	@ (8006808 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	613b      	str	r3, [r7, #16]
 80067ba:	e00b      	b.n	80067d4 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	b2da      	uxtb	r2, r3
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	1c59      	adds	r1, r3, #1
 80067c4:	6179      	str	r1, [r7, #20]
 80067c6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80067ca:	b2d2      	uxtb	r2, r2
 80067cc:	701a      	strb	r2, [r3, #0]
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	09db      	lsrs	r3, r3, #7
 80067d2:	613b      	str	r3, [r7, #16]
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80067d8:	d8f0      	bhi.n	80067bc <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	1c5a      	adds	r2, r3, #1
 80067de:	617a      	str	r2, [r7, #20]
 80067e0:	693a      	ldr	r2, [r7, #16]
 80067e2:	b2d2      	uxtb	r2, r2
 80067e4:	701a      	strb	r2, [r3, #0]
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80067ea:	221b      	movs	r2, #27
 80067ec:	6879      	ldr	r1, [r7, #4]
 80067ee:	68b8      	ldr	r0, [r7, #8]
 80067f0:	f7fe ffa6 	bl	8005740 <_SendPacket>
  RECORD_END();
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f383 8811 	msr	BASEPRI, r3
}
 80067fa:	bf00      	nop
 80067fc:	3718      	adds	r7, #24
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop
 8006804:	20014410 	.word	0x20014410
 8006808:	2001440c 	.word	0x2001440c

0800680c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800680c:	b580      	push	{r7, lr}
 800680e:	b08a      	sub	sp, #40	@ 0x28
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006814:	f3ef 8311 	mrs	r3, BASEPRI
 8006818:	f04f 0120 	mov.w	r1, #32
 800681c:	f381 8811 	msr	BASEPRI, r1
 8006820:	617b      	str	r3, [r7, #20]
 8006822:	4827      	ldr	r0, [pc, #156]	@ (80068c0 <SEGGER_SYSVIEW_Warn+0xb4>)
 8006824:	f7fe fe9d 	bl	8005562 <_PreparePacket>
 8006828:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800682a:	2280      	movs	r2, #128	@ 0x80
 800682c:	6879      	ldr	r1, [r7, #4]
 800682e:	6938      	ldr	r0, [r7, #16]
 8006830:	f7fe fe4a 	bl	80054c8 <_EncodeStr>
 8006834:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	627b      	str	r3, [r7, #36]	@ 0x24
 800683a:	2301      	movs	r3, #1
 800683c:	623b      	str	r3, [r7, #32]
 800683e:	e00b      	b.n	8006858 <SEGGER_SYSVIEW_Warn+0x4c>
 8006840:	6a3b      	ldr	r3, [r7, #32]
 8006842:	b2da      	uxtb	r2, r3
 8006844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006846:	1c59      	adds	r1, r3, #1
 8006848:	6279      	str	r1, [r7, #36]	@ 0x24
 800684a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800684e:	b2d2      	uxtb	r2, r2
 8006850:	701a      	strb	r2, [r3, #0]
 8006852:	6a3b      	ldr	r3, [r7, #32]
 8006854:	09db      	lsrs	r3, r3, #7
 8006856:	623b      	str	r3, [r7, #32]
 8006858:	6a3b      	ldr	r3, [r7, #32]
 800685a:	2b7f      	cmp	r3, #127	@ 0x7f
 800685c:	d8f0      	bhi.n	8006840 <SEGGER_SYSVIEW_Warn+0x34>
 800685e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006860:	1c5a      	adds	r2, r3, #1
 8006862:	627a      	str	r2, [r7, #36]	@ 0x24
 8006864:	6a3a      	ldr	r2, [r7, #32]
 8006866:	b2d2      	uxtb	r2, r2
 8006868:	701a      	strb	r2, [r3, #0]
 800686a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800686c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	61fb      	str	r3, [r7, #28]
 8006872:	2300      	movs	r3, #0
 8006874:	61bb      	str	r3, [r7, #24]
 8006876:	e00b      	b.n	8006890 <SEGGER_SYSVIEW_Warn+0x84>
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	b2da      	uxtb	r2, r3
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	1c59      	adds	r1, r3, #1
 8006880:	61f9      	str	r1, [r7, #28]
 8006882:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006886:	b2d2      	uxtb	r2, r2
 8006888:	701a      	strb	r2, [r3, #0]
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	09db      	lsrs	r3, r3, #7
 800688e:	61bb      	str	r3, [r7, #24]
 8006890:	69bb      	ldr	r3, [r7, #24]
 8006892:	2b7f      	cmp	r3, #127	@ 0x7f
 8006894:	d8f0      	bhi.n	8006878 <SEGGER_SYSVIEW_Warn+0x6c>
 8006896:	69fb      	ldr	r3, [r7, #28]
 8006898:	1c5a      	adds	r2, r3, #1
 800689a:	61fa      	str	r2, [r7, #28]
 800689c:	69ba      	ldr	r2, [r7, #24]
 800689e:	b2d2      	uxtb	r2, r2
 80068a0:	701a      	strb	r2, [r3, #0]
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80068a6:	221a      	movs	r2, #26
 80068a8:	68f9      	ldr	r1, [r7, #12]
 80068aa:	6938      	ldr	r0, [r7, #16]
 80068ac:	f7fe ff48 	bl	8005740 <_SendPacket>
  RECORD_END();
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	f383 8811 	msr	BASEPRI, r3
}
 80068b6:	bf00      	nop
 80068b8:	3728      	adds	r7, #40	@ 0x28
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}
 80068be:	bf00      	nop
 80068c0:	20014410 	.word	0x20014410

080068c4 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	607a      	str	r2, [r7, #4]
 80068d0:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 80068d2:	683a      	ldr	r2, [r7, #0]
 80068d4:	6879      	ldr	r1, [r7, #4]
 80068d6:	2000      	movs	r0, #0
 80068d8:	f7fe fcdc 	bl	8005294 <SEGGER_RTT_Write>
  return len;
 80068dc:	683b      	ldr	r3, [r7, #0]
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3710      	adds	r7, #16
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}
	...

080068e8 <std>:
 80068e8:	2300      	movs	r3, #0
 80068ea:	b510      	push	{r4, lr}
 80068ec:	4604      	mov	r4, r0
 80068ee:	e9c0 3300 	strd	r3, r3, [r0]
 80068f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80068f6:	6083      	str	r3, [r0, #8]
 80068f8:	8181      	strh	r1, [r0, #12]
 80068fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80068fc:	81c2      	strh	r2, [r0, #14]
 80068fe:	6183      	str	r3, [r0, #24]
 8006900:	4619      	mov	r1, r3
 8006902:	2208      	movs	r2, #8
 8006904:	305c      	adds	r0, #92	@ 0x5c
 8006906:	f000 f9f7 	bl	8006cf8 <memset>
 800690a:	4b0d      	ldr	r3, [pc, #52]	@ (8006940 <std+0x58>)
 800690c:	6263      	str	r3, [r4, #36]	@ 0x24
 800690e:	4b0d      	ldr	r3, [pc, #52]	@ (8006944 <std+0x5c>)
 8006910:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006912:	4b0d      	ldr	r3, [pc, #52]	@ (8006948 <std+0x60>)
 8006914:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006916:	4b0d      	ldr	r3, [pc, #52]	@ (800694c <std+0x64>)
 8006918:	6323      	str	r3, [r4, #48]	@ 0x30
 800691a:	4b0d      	ldr	r3, [pc, #52]	@ (8006950 <std+0x68>)
 800691c:	6224      	str	r4, [r4, #32]
 800691e:	429c      	cmp	r4, r3
 8006920:	d006      	beq.n	8006930 <std+0x48>
 8006922:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006926:	4294      	cmp	r4, r2
 8006928:	d002      	beq.n	8006930 <std+0x48>
 800692a:	33d0      	adds	r3, #208	@ 0xd0
 800692c:	429c      	cmp	r4, r3
 800692e:	d105      	bne.n	800693c <std+0x54>
 8006930:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006934:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006938:	f000 ba3e 	b.w	8006db8 <__retarget_lock_init_recursive>
 800693c:	bd10      	pop	{r4, pc}
 800693e:	bf00      	nop
 8006940:	08006b29 	.word	0x08006b29
 8006944:	08006b4b 	.word	0x08006b4b
 8006948:	08006b83 	.word	0x08006b83
 800694c:	08006ba7 	.word	0x08006ba7
 8006950:	200144f4 	.word	0x200144f4

08006954 <stdio_exit_handler>:
 8006954:	4a02      	ldr	r2, [pc, #8]	@ (8006960 <stdio_exit_handler+0xc>)
 8006956:	4903      	ldr	r1, [pc, #12]	@ (8006964 <stdio_exit_handler+0x10>)
 8006958:	4803      	ldr	r0, [pc, #12]	@ (8006968 <stdio_exit_handler+0x14>)
 800695a:	f000 b869 	b.w	8006a30 <_fwalk_sglue>
 800695e:	bf00      	nop
 8006960:	20000010 	.word	0x20000010
 8006964:	080070d5 	.word	0x080070d5
 8006968:	20000020 	.word	0x20000020

0800696c <cleanup_stdio>:
 800696c:	6841      	ldr	r1, [r0, #4]
 800696e:	4b0c      	ldr	r3, [pc, #48]	@ (80069a0 <cleanup_stdio+0x34>)
 8006970:	4299      	cmp	r1, r3
 8006972:	b510      	push	{r4, lr}
 8006974:	4604      	mov	r4, r0
 8006976:	d001      	beq.n	800697c <cleanup_stdio+0x10>
 8006978:	f000 fbac 	bl	80070d4 <_fflush_r>
 800697c:	68a1      	ldr	r1, [r4, #8]
 800697e:	4b09      	ldr	r3, [pc, #36]	@ (80069a4 <cleanup_stdio+0x38>)
 8006980:	4299      	cmp	r1, r3
 8006982:	d002      	beq.n	800698a <cleanup_stdio+0x1e>
 8006984:	4620      	mov	r0, r4
 8006986:	f000 fba5 	bl	80070d4 <_fflush_r>
 800698a:	68e1      	ldr	r1, [r4, #12]
 800698c:	4b06      	ldr	r3, [pc, #24]	@ (80069a8 <cleanup_stdio+0x3c>)
 800698e:	4299      	cmp	r1, r3
 8006990:	d004      	beq.n	800699c <cleanup_stdio+0x30>
 8006992:	4620      	mov	r0, r4
 8006994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006998:	f000 bb9c 	b.w	80070d4 <_fflush_r>
 800699c:	bd10      	pop	{r4, pc}
 800699e:	bf00      	nop
 80069a0:	200144f4 	.word	0x200144f4
 80069a4:	2001455c 	.word	0x2001455c
 80069a8:	200145c4 	.word	0x200145c4

080069ac <global_stdio_init.part.0>:
 80069ac:	b510      	push	{r4, lr}
 80069ae:	4b0b      	ldr	r3, [pc, #44]	@ (80069dc <global_stdio_init.part.0+0x30>)
 80069b0:	4c0b      	ldr	r4, [pc, #44]	@ (80069e0 <global_stdio_init.part.0+0x34>)
 80069b2:	4a0c      	ldr	r2, [pc, #48]	@ (80069e4 <global_stdio_init.part.0+0x38>)
 80069b4:	601a      	str	r2, [r3, #0]
 80069b6:	4620      	mov	r0, r4
 80069b8:	2200      	movs	r2, #0
 80069ba:	2104      	movs	r1, #4
 80069bc:	f7ff ff94 	bl	80068e8 <std>
 80069c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80069c4:	2201      	movs	r2, #1
 80069c6:	2109      	movs	r1, #9
 80069c8:	f7ff ff8e 	bl	80068e8 <std>
 80069cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80069d0:	2202      	movs	r2, #2
 80069d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069d6:	2112      	movs	r1, #18
 80069d8:	f7ff bf86 	b.w	80068e8 <std>
 80069dc:	2001462c 	.word	0x2001462c
 80069e0:	200144f4 	.word	0x200144f4
 80069e4:	08006955 	.word	0x08006955

080069e8 <__sfp_lock_acquire>:
 80069e8:	4801      	ldr	r0, [pc, #4]	@ (80069f0 <__sfp_lock_acquire+0x8>)
 80069ea:	f000 b9e6 	b.w	8006dba <__retarget_lock_acquire_recursive>
 80069ee:	bf00      	nop
 80069f0:	20014635 	.word	0x20014635

080069f4 <__sfp_lock_release>:
 80069f4:	4801      	ldr	r0, [pc, #4]	@ (80069fc <__sfp_lock_release+0x8>)
 80069f6:	f000 b9e1 	b.w	8006dbc <__retarget_lock_release_recursive>
 80069fa:	bf00      	nop
 80069fc:	20014635 	.word	0x20014635

08006a00 <__sinit>:
 8006a00:	b510      	push	{r4, lr}
 8006a02:	4604      	mov	r4, r0
 8006a04:	f7ff fff0 	bl	80069e8 <__sfp_lock_acquire>
 8006a08:	6a23      	ldr	r3, [r4, #32]
 8006a0a:	b11b      	cbz	r3, 8006a14 <__sinit+0x14>
 8006a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a10:	f7ff bff0 	b.w	80069f4 <__sfp_lock_release>
 8006a14:	4b04      	ldr	r3, [pc, #16]	@ (8006a28 <__sinit+0x28>)
 8006a16:	6223      	str	r3, [r4, #32]
 8006a18:	4b04      	ldr	r3, [pc, #16]	@ (8006a2c <__sinit+0x2c>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d1f5      	bne.n	8006a0c <__sinit+0xc>
 8006a20:	f7ff ffc4 	bl	80069ac <global_stdio_init.part.0>
 8006a24:	e7f2      	b.n	8006a0c <__sinit+0xc>
 8006a26:	bf00      	nop
 8006a28:	0800696d 	.word	0x0800696d
 8006a2c:	2001462c 	.word	0x2001462c

08006a30 <_fwalk_sglue>:
 8006a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a34:	4607      	mov	r7, r0
 8006a36:	4688      	mov	r8, r1
 8006a38:	4614      	mov	r4, r2
 8006a3a:	2600      	movs	r6, #0
 8006a3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a40:	f1b9 0901 	subs.w	r9, r9, #1
 8006a44:	d505      	bpl.n	8006a52 <_fwalk_sglue+0x22>
 8006a46:	6824      	ldr	r4, [r4, #0]
 8006a48:	2c00      	cmp	r4, #0
 8006a4a:	d1f7      	bne.n	8006a3c <_fwalk_sglue+0xc>
 8006a4c:	4630      	mov	r0, r6
 8006a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a52:	89ab      	ldrh	r3, [r5, #12]
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d907      	bls.n	8006a68 <_fwalk_sglue+0x38>
 8006a58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a5c:	3301      	adds	r3, #1
 8006a5e:	d003      	beq.n	8006a68 <_fwalk_sglue+0x38>
 8006a60:	4629      	mov	r1, r5
 8006a62:	4638      	mov	r0, r7
 8006a64:	47c0      	blx	r8
 8006a66:	4306      	orrs	r6, r0
 8006a68:	3568      	adds	r5, #104	@ 0x68
 8006a6a:	e7e9      	b.n	8006a40 <_fwalk_sglue+0x10>

08006a6c <_puts_r>:
 8006a6c:	6a03      	ldr	r3, [r0, #32]
 8006a6e:	b570      	push	{r4, r5, r6, lr}
 8006a70:	6884      	ldr	r4, [r0, #8]
 8006a72:	4605      	mov	r5, r0
 8006a74:	460e      	mov	r6, r1
 8006a76:	b90b      	cbnz	r3, 8006a7c <_puts_r+0x10>
 8006a78:	f7ff ffc2 	bl	8006a00 <__sinit>
 8006a7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a7e:	07db      	lsls	r3, r3, #31
 8006a80:	d405      	bmi.n	8006a8e <_puts_r+0x22>
 8006a82:	89a3      	ldrh	r3, [r4, #12]
 8006a84:	0598      	lsls	r0, r3, #22
 8006a86:	d402      	bmi.n	8006a8e <_puts_r+0x22>
 8006a88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a8a:	f000 f996 	bl	8006dba <__retarget_lock_acquire_recursive>
 8006a8e:	89a3      	ldrh	r3, [r4, #12]
 8006a90:	0719      	lsls	r1, r3, #28
 8006a92:	d502      	bpl.n	8006a9a <_puts_r+0x2e>
 8006a94:	6923      	ldr	r3, [r4, #16]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d135      	bne.n	8006b06 <_puts_r+0x9a>
 8006a9a:	4621      	mov	r1, r4
 8006a9c:	4628      	mov	r0, r5
 8006a9e:	f000 f8c5 	bl	8006c2c <__swsetup_r>
 8006aa2:	b380      	cbz	r0, 8006b06 <_puts_r+0x9a>
 8006aa4:	f04f 35ff 	mov.w	r5, #4294967295
 8006aa8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006aaa:	07da      	lsls	r2, r3, #31
 8006aac:	d405      	bmi.n	8006aba <_puts_r+0x4e>
 8006aae:	89a3      	ldrh	r3, [r4, #12]
 8006ab0:	059b      	lsls	r3, r3, #22
 8006ab2:	d402      	bmi.n	8006aba <_puts_r+0x4e>
 8006ab4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ab6:	f000 f981 	bl	8006dbc <__retarget_lock_release_recursive>
 8006aba:	4628      	mov	r0, r5
 8006abc:	bd70      	pop	{r4, r5, r6, pc}
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	da04      	bge.n	8006acc <_puts_r+0x60>
 8006ac2:	69a2      	ldr	r2, [r4, #24]
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	dc17      	bgt.n	8006af8 <_puts_r+0x8c>
 8006ac8:	290a      	cmp	r1, #10
 8006aca:	d015      	beq.n	8006af8 <_puts_r+0x8c>
 8006acc:	6823      	ldr	r3, [r4, #0]
 8006ace:	1c5a      	adds	r2, r3, #1
 8006ad0:	6022      	str	r2, [r4, #0]
 8006ad2:	7019      	strb	r1, [r3, #0]
 8006ad4:	68a3      	ldr	r3, [r4, #8]
 8006ad6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006ada:	3b01      	subs	r3, #1
 8006adc:	60a3      	str	r3, [r4, #8]
 8006ade:	2900      	cmp	r1, #0
 8006ae0:	d1ed      	bne.n	8006abe <_puts_r+0x52>
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	da11      	bge.n	8006b0a <_puts_r+0x9e>
 8006ae6:	4622      	mov	r2, r4
 8006ae8:	210a      	movs	r1, #10
 8006aea:	4628      	mov	r0, r5
 8006aec:	f000 f85f 	bl	8006bae <__swbuf_r>
 8006af0:	3001      	adds	r0, #1
 8006af2:	d0d7      	beq.n	8006aa4 <_puts_r+0x38>
 8006af4:	250a      	movs	r5, #10
 8006af6:	e7d7      	b.n	8006aa8 <_puts_r+0x3c>
 8006af8:	4622      	mov	r2, r4
 8006afa:	4628      	mov	r0, r5
 8006afc:	f000 f857 	bl	8006bae <__swbuf_r>
 8006b00:	3001      	adds	r0, #1
 8006b02:	d1e7      	bne.n	8006ad4 <_puts_r+0x68>
 8006b04:	e7ce      	b.n	8006aa4 <_puts_r+0x38>
 8006b06:	3e01      	subs	r6, #1
 8006b08:	e7e4      	b.n	8006ad4 <_puts_r+0x68>
 8006b0a:	6823      	ldr	r3, [r4, #0]
 8006b0c:	1c5a      	adds	r2, r3, #1
 8006b0e:	6022      	str	r2, [r4, #0]
 8006b10:	220a      	movs	r2, #10
 8006b12:	701a      	strb	r2, [r3, #0]
 8006b14:	e7ee      	b.n	8006af4 <_puts_r+0x88>
	...

08006b18 <puts>:
 8006b18:	4b02      	ldr	r3, [pc, #8]	@ (8006b24 <puts+0xc>)
 8006b1a:	4601      	mov	r1, r0
 8006b1c:	6818      	ldr	r0, [r3, #0]
 8006b1e:	f7ff bfa5 	b.w	8006a6c <_puts_r>
 8006b22:	bf00      	nop
 8006b24:	2000001c 	.word	0x2000001c

08006b28 <__sread>:
 8006b28:	b510      	push	{r4, lr}
 8006b2a:	460c      	mov	r4, r1
 8006b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b30:	f000 f90c 	bl	8006d4c <_read_r>
 8006b34:	2800      	cmp	r0, #0
 8006b36:	bfab      	itete	ge
 8006b38:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006b3a:	89a3      	ldrhlt	r3, [r4, #12]
 8006b3c:	181b      	addge	r3, r3, r0
 8006b3e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006b42:	bfac      	ite	ge
 8006b44:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006b46:	81a3      	strhlt	r3, [r4, #12]
 8006b48:	bd10      	pop	{r4, pc}

08006b4a <__swrite>:
 8006b4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b4e:	461f      	mov	r7, r3
 8006b50:	898b      	ldrh	r3, [r1, #12]
 8006b52:	05db      	lsls	r3, r3, #23
 8006b54:	4605      	mov	r5, r0
 8006b56:	460c      	mov	r4, r1
 8006b58:	4616      	mov	r6, r2
 8006b5a:	d505      	bpl.n	8006b68 <__swrite+0x1e>
 8006b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b60:	2302      	movs	r3, #2
 8006b62:	2200      	movs	r2, #0
 8006b64:	f000 f8e0 	bl	8006d28 <_lseek_r>
 8006b68:	89a3      	ldrh	r3, [r4, #12]
 8006b6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b72:	81a3      	strh	r3, [r4, #12]
 8006b74:	4632      	mov	r2, r6
 8006b76:	463b      	mov	r3, r7
 8006b78:	4628      	mov	r0, r5
 8006b7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b7e:	f7ff bea1 	b.w	80068c4 <_write_r>

08006b82 <__sseek>:
 8006b82:	b510      	push	{r4, lr}
 8006b84:	460c      	mov	r4, r1
 8006b86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b8a:	f000 f8cd 	bl	8006d28 <_lseek_r>
 8006b8e:	1c43      	adds	r3, r0, #1
 8006b90:	89a3      	ldrh	r3, [r4, #12]
 8006b92:	bf15      	itete	ne
 8006b94:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006b96:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006b9a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006b9e:	81a3      	strheq	r3, [r4, #12]
 8006ba0:	bf18      	it	ne
 8006ba2:	81a3      	strhne	r3, [r4, #12]
 8006ba4:	bd10      	pop	{r4, pc}

08006ba6 <__sclose>:
 8006ba6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006baa:	f000 b8ad 	b.w	8006d08 <_close_r>

08006bae <__swbuf_r>:
 8006bae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bb0:	460e      	mov	r6, r1
 8006bb2:	4614      	mov	r4, r2
 8006bb4:	4605      	mov	r5, r0
 8006bb6:	b118      	cbz	r0, 8006bc0 <__swbuf_r+0x12>
 8006bb8:	6a03      	ldr	r3, [r0, #32]
 8006bba:	b90b      	cbnz	r3, 8006bc0 <__swbuf_r+0x12>
 8006bbc:	f7ff ff20 	bl	8006a00 <__sinit>
 8006bc0:	69a3      	ldr	r3, [r4, #24]
 8006bc2:	60a3      	str	r3, [r4, #8]
 8006bc4:	89a3      	ldrh	r3, [r4, #12]
 8006bc6:	071a      	lsls	r2, r3, #28
 8006bc8:	d501      	bpl.n	8006bce <__swbuf_r+0x20>
 8006bca:	6923      	ldr	r3, [r4, #16]
 8006bcc:	b943      	cbnz	r3, 8006be0 <__swbuf_r+0x32>
 8006bce:	4621      	mov	r1, r4
 8006bd0:	4628      	mov	r0, r5
 8006bd2:	f000 f82b 	bl	8006c2c <__swsetup_r>
 8006bd6:	b118      	cbz	r0, 8006be0 <__swbuf_r+0x32>
 8006bd8:	f04f 37ff 	mov.w	r7, #4294967295
 8006bdc:	4638      	mov	r0, r7
 8006bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006be0:	6823      	ldr	r3, [r4, #0]
 8006be2:	6922      	ldr	r2, [r4, #16]
 8006be4:	1a98      	subs	r0, r3, r2
 8006be6:	6963      	ldr	r3, [r4, #20]
 8006be8:	b2f6      	uxtb	r6, r6
 8006bea:	4283      	cmp	r3, r0
 8006bec:	4637      	mov	r7, r6
 8006bee:	dc05      	bgt.n	8006bfc <__swbuf_r+0x4e>
 8006bf0:	4621      	mov	r1, r4
 8006bf2:	4628      	mov	r0, r5
 8006bf4:	f000 fa6e 	bl	80070d4 <_fflush_r>
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	d1ed      	bne.n	8006bd8 <__swbuf_r+0x2a>
 8006bfc:	68a3      	ldr	r3, [r4, #8]
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	60a3      	str	r3, [r4, #8]
 8006c02:	6823      	ldr	r3, [r4, #0]
 8006c04:	1c5a      	adds	r2, r3, #1
 8006c06:	6022      	str	r2, [r4, #0]
 8006c08:	701e      	strb	r6, [r3, #0]
 8006c0a:	6962      	ldr	r2, [r4, #20]
 8006c0c:	1c43      	adds	r3, r0, #1
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d004      	beq.n	8006c1c <__swbuf_r+0x6e>
 8006c12:	89a3      	ldrh	r3, [r4, #12]
 8006c14:	07db      	lsls	r3, r3, #31
 8006c16:	d5e1      	bpl.n	8006bdc <__swbuf_r+0x2e>
 8006c18:	2e0a      	cmp	r6, #10
 8006c1a:	d1df      	bne.n	8006bdc <__swbuf_r+0x2e>
 8006c1c:	4621      	mov	r1, r4
 8006c1e:	4628      	mov	r0, r5
 8006c20:	f000 fa58 	bl	80070d4 <_fflush_r>
 8006c24:	2800      	cmp	r0, #0
 8006c26:	d0d9      	beq.n	8006bdc <__swbuf_r+0x2e>
 8006c28:	e7d6      	b.n	8006bd8 <__swbuf_r+0x2a>
	...

08006c2c <__swsetup_r>:
 8006c2c:	b538      	push	{r3, r4, r5, lr}
 8006c2e:	4b29      	ldr	r3, [pc, #164]	@ (8006cd4 <__swsetup_r+0xa8>)
 8006c30:	4605      	mov	r5, r0
 8006c32:	6818      	ldr	r0, [r3, #0]
 8006c34:	460c      	mov	r4, r1
 8006c36:	b118      	cbz	r0, 8006c40 <__swsetup_r+0x14>
 8006c38:	6a03      	ldr	r3, [r0, #32]
 8006c3a:	b90b      	cbnz	r3, 8006c40 <__swsetup_r+0x14>
 8006c3c:	f7ff fee0 	bl	8006a00 <__sinit>
 8006c40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c44:	0719      	lsls	r1, r3, #28
 8006c46:	d422      	bmi.n	8006c8e <__swsetup_r+0x62>
 8006c48:	06da      	lsls	r2, r3, #27
 8006c4a:	d407      	bmi.n	8006c5c <__swsetup_r+0x30>
 8006c4c:	2209      	movs	r2, #9
 8006c4e:	602a      	str	r2, [r5, #0]
 8006c50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c54:	81a3      	strh	r3, [r4, #12]
 8006c56:	f04f 30ff 	mov.w	r0, #4294967295
 8006c5a:	e033      	b.n	8006cc4 <__swsetup_r+0x98>
 8006c5c:	0758      	lsls	r0, r3, #29
 8006c5e:	d512      	bpl.n	8006c86 <__swsetup_r+0x5a>
 8006c60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c62:	b141      	cbz	r1, 8006c76 <__swsetup_r+0x4a>
 8006c64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c68:	4299      	cmp	r1, r3
 8006c6a:	d002      	beq.n	8006c72 <__swsetup_r+0x46>
 8006c6c:	4628      	mov	r0, r5
 8006c6e:	f000 f8b5 	bl	8006ddc <_free_r>
 8006c72:	2300      	movs	r3, #0
 8006c74:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c76:	89a3      	ldrh	r3, [r4, #12]
 8006c78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006c7c:	81a3      	strh	r3, [r4, #12]
 8006c7e:	2300      	movs	r3, #0
 8006c80:	6063      	str	r3, [r4, #4]
 8006c82:	6923      	ldr	r3, [r4, #16]
 8006c84:	6023      	str	r3, [r4, #0]
 8006c86:	89a3      	ldrh	r3, [r4, #12]
 8006c88:	f043 0308 	orr.w	r3, r3, #8
 8006c8c:	81a3      	strh	r3, [r4, #12]
 8006c8e:	6923      	ldr	r3, [r4, #16]
 8006c90:	b94b      	cbnz	r3, 8006ca6 <__swsetup_r+0x7a>
 8006c92:	89a3      	ldrh	r3, [r4, #12]
 8006c94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006c98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c9c:	d003      	beq.n	8006ca6 <__swsetup_r+0x7a>
 8006c9e:	4621      	mov	r1, r4
 8006ca0:	4628      	mov	r0, r5
 8006ca2:	f000 fa65 	bl	8007170 <__smakebuf_r>
 8006ca6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006caa:	f013 0201 	ands.w	r2, r3, #1
 8006cae:	d00a      	beq.n	8006cc6 <__swsetup_r+0x9a>
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	60a2      	str	r2, [r4, #8]
 8006cb4:	6962      	ldr	r2, [r4, #20]
 8006cb6:	4252      	negs	r2, r2
 8006cb8:	61a2      	str	r2, [r4, #24]
 8006cba:	6922      	ldr	r2, [r4, #16]
 8006cbc:	b942      	cbnz	r2, 8006cd0 <__swsetup_r+0xa4>
 8006cbe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006cc2:	d1c5      	bne.n	8006c50 <__swsetup_r+0x24>
 8006cc4:	bd38      	pop	{r3, r4, r5, pc}
 8006cc6:	0799      	lsls	r1, r3, #30
 8006cc8:	bf58      	it	pl
 8006cca:	6962      	ldrpl	r2, [r4, #20]
 8006ccc:	60a2      	str	r2, [r4, #8]
 8006cce:	e7f4      	b.n	8006cba <__swsetup_r+0x8e>
 8006cd0:	2000      	movs	r0, #0
 8006cd2:	e7f7      	b.n	8006cc4 <__swsetup_r+0x98>
 8006cd4:	2000001c 	.word	0x2000001c

08006cd8 <memcmp>:
 8006cd8:	b510      	push	{r4, lr}
 8006cda:	3901      	subs	r1, #1
 8006cdc:	4402      	add	r2, r0
 8006cde:	4290      	cmp	r0, r2
 8006ce0:	d101      	bne.n	8006ce6 <memcmp+0xe>
 8006ce2:	2000      	movs	r0, #0
 8006ce4:	e005      	b.n	8006cf2 <memcmp+0x1a>
 8006ce6:	7803      	ldrb	r3, [r0, #0]
 8006ce8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006cec:	42a3      	cmp	r3, r4
 8006cee:	d001      	beq.n	8006cf4 <memcmp+0x1c>
 8006cf0:	1b18      	subs	r0, r3, r4
 8006cf2:	bd10      	pop	{r4, pc}
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	e7f2      	b.n	8006cde <memcmp+0x6>

08006cf8 <memset>:
 8006cf8:	4402      	add	r2, r0
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d100      	bne.n	8006d02 <memset+0xa>
 8006d00:	4770      	bx	lr
 8006d02:	f803 1b01 	strb.w	r1, [r3], #1
 8006d06:	e7f9      	b.n	8006cfc <memset+0x4>

08006d08 <_close_r>:
 8006d08:	b538      	push	{r3, r4, r5, lr}
 8006d0a:	4d06      	ldr	r5, [pc, #24]	@ (8006d24 <_close_r+0x1c>)
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	4604      	mov	r4, r0
 8006d10:	4608      	mov	r0, r1
 8006d12:	602b      	str	r3, [r5, #0]
 8006d14:	f7f9 feb1 	bl	8000a7a <_close>
 8006d18:	1c43      	adds	r3, r0, #1
 8006d1a:	d102      	bne.n	8006d22 <_close_r+0x1a>
 8006d1c:	682b      	ldr	r3, [r5, #0]
 8006d1e:	b103      	cbz	r3, 8006d22 <_close_r+0x1a>
 8006d20:	6023      	str	r3, [r4, #0]
 8006d22:	bd38      	pop	{r3, r4, r5, pc}
 8006d24:	20014630 	.word	0x20014630

08006d28 <_lseek_r>:
 8006d28:	b538      	push	{r3, r4, r5, lr}
 8006d2a:	4d07      	ldr	r5, [pc, #28]	@ (8006d48 <_lseek_r+0x20>)
 8006d2c:	4604      	mov	r4, r0
 8006d2e:	4608      	mov	r0, r1
 8006d30:	4611      	mov	r1, r2
 8006d32:	2200      	movs	r2, #0
 8006d34:	602a      	str	r2, [r5, #0]
 8006d36:	461a      	mov	r2, r3
 8006d38:	f7f9 fec6 	bl	8000ac8 <_lseek>
 8006d3c:	1c43      	adds	r3, r0, #1
 8006d3e:	d102      	bne.n	8006d46 <_lseek_r+0x1e>
 8006d40:	682b      	ldr	r3, [r5, #0]
 8006d42:	b103      	cbz	r3, 8006d46 <_lseek_r+0x1e>
 8006d44:	6023      	str	r3, [r4, #0]
 8006d46:	bd38      	pop	{r3, r4, r5, pc}
 8006d48:	20014630 	.word	0x20014630

08006d4c <_read_r>:
 8006d4c:	b538      	push	{r3, r4, r5, lr}
 8006d4e:	4d07      	ldr	r5, [pc, #28]	@ (8006d6c <_read_r+0x20>)
 8006d50:	4604      	mov	r4, r0
 8006d52:	4608      	mov	r0, r1
 8006d54:	4611      	mov	r1, r2
 8006d56:	2200      	movs	r2, #0
 8006d58:	602a      	str	r2, [r5, #0]
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	f7f9 fe70 	bl	8000a40 <_read>
 8006d60:	1c43      	adds	r3, r0, #1
 8006d62:	d102      	bne.n	8006d6a <_read_r+0x1e>
 8006d64:	682b      	ldr	r3, [r5, #0]
 8006d66:	b103      	cbz	r3, 8006d6a <_read_r+0x1e>
 8006d68:	6023      	str	r3, [r4, #0]
 8006d6a:	bd38      	pop	{r3, r4, r5, pc}
 8006d6c:	20014630 	.word	0x20014630

08006d70 <__libc_init_array>:
 8006d70:	b570      	push	{r4, r5, r6, lr}
 8006d72:	4d0d      	ldr	r5, [pc, #52]	@ (8006da8 <__libc_init_array+0x38>)
 8006d74:	4c0d      	ldr	r4, [pc, #52]	@ (8006dac <__libc_init_array+0x3c>)
 8006d76:	1b64      	subs	r4, r4, r5
 8006d78:	10a4      	asrs	r4, r4, #2
 8006d7a:	2600      	movs	r6, #0
 8006d7c:	42a6      	cmp	r6, r4
 8006d7e:	d109      	bne.n	8006d94 <__libc_init_array+0x24>
 8006d80:	4d0b      	ldr	r5, [pc, #44]	@ (8006db0 <__libc_init_array+0x40>)
 8006d82:	4c0c      	ldr	r4, [pc, #48]	@ (8006db4 <__libc_init_array+0x44>)
 8006d84:	f000 fa70 	bl	8007268 <_init>
 8006d88:	1b64      	subs	r4, r4, r5
 8006d8a:	10a4      	asrs	r4, r4, #2
 8006d8c:	2600      	movs	r6, #0
 8006d8e:	42a6      	cmp	r6, r4
 8006d90:	d105      	bne.n	8006d9e <__libc_init_array+0x2e>
 8006d92:	bd70      	pop	{r4, r5, r6, pc}
 8006d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d98:	4798      	blx	r3
 8006d9a:	3601      	adds	r6, #1
 8006d9c:	e7ee      	b.n	8006d7c <__libc_init_array+0xc>
 8006d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006da2:	4798      	blx	r3
 8006da4:	3601      	adds	r6, #1
 8006da6:	e7f2      	b.n	8006d8e <__libc_init_array+0x1e>
 8006da8:	080073e8 	.word	0x080073e8
 8006dac:	080073e8 	.word	0x080073e8
 8006db0:	080073e8 	.word	0x080073e8
 8006db4:	080073ec 	.word	0x080073ec

08006db8 <__retarget_lock_init_recursive>:
 8006db8:	4770      	bx	lr

08006dba <__retarget_lock_acquire_recursive>:
 8006dba:	4770      	bx	lr

08006dbc <__retarget_lock_release_recursive>:
 8006dbc:	4770      	bx	lr

08006dbe <memcpy>:
 8006dbe:	440a      	add	r2, r1
 8006dc0:	4291      	cmp	r1, r2
 8006dc2:	f100 33ff 	add.w	r3, r0, #4294967295
 8006dc6:	d100      	bne.n	8006dca <memcpy+0xc>
 8006dc8:	4770      	bx	lr
 8006dca:	b510      	push	{r4, lr}
 8006dcc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006dd0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006dd4:	4291      	cmp	r1, r2
 8006dd6:	d1f9      	bne.n	8006dcc <memcpy+0xe>
 8006dd8:	bd10      	pop	{r4, pc}
	...

08006ddc <_free_r>:
 8006ddc:	b538      	push	{r3, r4, r5, lr}
 8006dde:	4605      	mov	r5, r0
 8006de0:	2900      	cmp	r1, #0
 8006de2:	d041      	beq.n	8006e68 <_free_r+0x8c>
 8006de4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006de8:	1f0c      	subs	r4, r1, #4
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	bfb8      	it	lt
 8006dee:	18e4      	addlt	r4, r4, r3
 8006df0:	f000 f8e0 	bl	8006fb4 <__malloc_lock>
 8006df4:	4a1d      	ldr	r2, [pc, #116]	@ (8006e6c <_free_r+0x90>)
 8006df6:	6813      	ldr	r3, [r2, #0]
 8006df8:	b933      	cbnz	r3, 8006e08 <_free_r+0x2c>
 8006dfa:	6063      	str	r3, [r4, #4]
 8006dfc:	6014      	str	r4, [r2, #0]
 8006dfe:	4628      	mov	r0, r5
 8006e00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e04:	f000 b8dc 	b.w	8006fc0 <__malloc_unlock>
 8006e08:	42a3      	cmp	r3, r4
 8006e0a:	d908      	bls.n	8006e1e <_free_r+0x42>
 8006e0c:	6820      	ldr	r0, [r4, #0]
 8006e0e:	1821      	adds	r1, r4, r0
 8006e10:	428b      	cmp	r3, r1
 8006e12:	bf01      	itttt	eq
 8006e14:	6819      	ldreq	r1, [r3, #0]
 8006e16:	685b      	ldreq	r3, [r3, #4]
 8006e18:	1809      	addeq	r1, r1, r0
 8006e1a:	6021      	streq	r1, [r4, #0]
 8006e1c:	e7ed      	b.n	8006dfa <_free_r+0x1e>
 8006e1e:	461a      	mov	r2, r3
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	b10b      	cbz	r3, 8006e28 <_free_r+0x4c>
 8006e24:	42a3      	cmp	r3, r4
 8006e26:	d9fa      	bls.n	8006e1e <_free_r+0x42>
 8006e28:	6811      	ldr	r1, [r2, #0]
 8006e2a:	1850      	adds	r0, r2, r1
 8006e2c:	42a0      	cmp	r0, r4
 8006e2e:	d10b      	bne.n	8006e48 <_free_r+0x6c>
 8006e30:	6820      	ldr	r0, [r4, #0]
 8006e32:	4401      	add	r1, r0
 8006e34:	1850      	adds	r0, r2, r1
 8006e36:	4283      	cmp	r3, r0
 8006e38:	6011      	str	r1, [r2, #0]
 8006e3a:	d1e0      	bne.n	8006dfe <_free_r+0x22>
 8006e3c:	6818      	ldr	r0, [r3, #0]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	6053      	str	r3, [r2, #4]
 8006e42:	4408      	add	r0, r1
 8006e44:	6010      	str	r0, [r2, #0]
 8006e46:	e7da      	b.n	8006dfe <_free_r+0x22>
 8006e48:	d902      	bls.n	8006e50 <_free_r+0x74>
 8006e4a:	230c      	movs	r3, #12
 8006e4c:	602b      	str	r3, [r5, #0]
 8006e4e:	e7d6      	b.n	8006dfe <_free_r+0x22>
 8006e50:	6820      	ldr	r0, [r4, #0]
 8006e52:	1821      	adds	r1, r4, r0
 8006e54:	428b      	cmp	r3, r1
 8006e56:	bf04      	itt	eq
 8006e58:	6819      	ldreq	r1, [r3, #0]
 8006e5a:	685b      	ldreq	r3, [r3, #4]
 8006e5c:	6063      	str	r3, [r4, #4]
 8006e5e:	bf04      	itt	eq
 8006e60:	1809      	addeq	r1, r1, r0
 8006e62:	6021      	streq	r1, [r4, #0]
 8006e64:	6054      	str	r4, [r2, #4]
 8006e66:	e7ca      	b.n	8006dfe <_free_r+0x22>
 8006e68:	bd38      	pop	{r3, r4, r5, pc}
 8006e6a:	bf00      	nop
 8006e6c:	2001463c 	.word	0x2001463c

08006e70 <sbrk_aligned>:
 8006e70:	b570      	push	{r4, r5, r6, lr}
 8006e72:	4e0f      	ldr	r6, [pc, #60]	@ (8006eb0 <sbrk_aligned+0x40>)
 8006e74:	460c      	mov	r4, r1
 8006e76:	6831      	ldr	r1, [r6, #0]
 8006e78:	4605      	mov	r5, r0
 8006e7a:	b911      	cbnz	r1, 8006e82 <sbrk_aligned+0x12>
 8006e7c:	f000 f9d6 	bl	800722c <_sbrk_r>
 8006e80:	6030      	str	r0, [r6, #0]
 8006e82:	4621      	mov	r1, r4
 8006e84:	4628      	mov	r0, r5
 8006e86:	f000 f9d1 	bl	800722c <_sbrk_r>
 8006e8a:	1c43      	adds	r3, r0, #1
 8006e8c:	d103      	bne.n	8006e96 <sbrk_aligned+0x26>
 8006e8e:	f04f 34ff 	mov.w	r4, #4294967295
 8006e92:	4620      	mov	r0, r4
 8006e94:	bd70      	pop	{r4, r5, r6, pc}
 8006e96:	1cc4      	adds	r4, r0, #3
 8006e98:	f024 0403 	bic.w	r4, r4, #3
 8006e9c:	42a0      	cmp	r0, r4
 8006e9e:	d0f8      	beq.n	8006e92 <sbrk_aligned+0x22>
 8006ea0:	1a21      	subs	r1, r4, r0
 8006ea2:	4628      	mov	r0, r5
 8006ea4:	f000 f9c2 	bl	800722c <_sbrk_r>
 8006ea8:	3001      	adds	r0, #1
 8006eaa:	d1f2      	bne.n	8006e92 <sbrk_aligned+0x22>
 8006eac:	e7ef      	b.n	8006e8e <sbrk_aligned+0x1e>
 8006eae:	bf00      	nop
 8006eb0:	20014638 	.word	0x20014638

08006eb4 <_malloc_r>:
 8006eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006eb8:	1ccd      	adds	r5, r1, #3
 8006eba:	f025 0503 	bic.w	r5, r5, #3
 8006ebe:	3508      	adds	r5, #8
 8006ec0:	2d0c      	cmp	r5, #12
 8006ec2:	bf38      	it	cc
 8006ec4:	250c      	movcc	r5, #12
 8006ec6:	2d00      	cmp	r5, #0
 8006ec8:	4606      	mov	r6, r0
 8006eca:	db01      	blt.n	8006ed0 <_malloc_r+0x1c>
 8006ecc:	42a9      	cmp	r1, r5
 8006ece:	d904      	bls.n	8006eda <_malloc_r+0x26>
 8006ed0:	230c      	movs	r3, #12
 8006ed2:	6033      	str	r3, [r6, #0]
 8006ed4:	2000      	movs	r0, #0
 8006ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006eda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006fb0 <_malloc_r+0xfc>
 8006ede:	f000 f869 	bl	8006fb4 <__malloc_lock>
 8006ee2:	f8d8 3000 	ldr.w	r3, [r8]
 8006ee6:	461c      	mov	r4, r3
 8006ee8:	bb44      	cbnz	r4, 8006f3c <_malloc_r+0x88>
 8006eea:	4629      	mov	r1, r5
 8006eec:	4630      	mov	r0, r6
 8006eee:	f7ff ffbf 	bl	8006e70 <sbrk_aligned>
 8006ef2:	1c43      	adds	r3, r0, #1
 8006ef4:	4604      	mov	r4, r0
 8006ef6:	d158      	bne.n	8006faa <_malloc_r+0xf6>
 8006ef8:	f8d8 4000 	ldr.w	r4, [r8]
 8006efc:	4627      	mov	r7, r4
 8006efe:	2f00      	cmp	r7, #0
 8006f00:	d143      	bne.n	8006f8a <_malloc_r+0xd6>
 8006f02:	2c00      	cmp	r4, #0
 8006f04:	d04b      	beq.n	8006f9e <_malloc_r+0xea>
 8006f06:	6823      	ldr	r3, [r4, #0]
 8006f08:	4639      	mov	r1, r7
 8006f0a:	4630      	mov	r0, r6
 8006f0c:	eb04 0903 	add.w	r9, r4, r3
 8006f10:	f000 f98c 	bl	800722c <_sbrk_r>
 8006f14:	4581      	cmp	r9, r0
 8006f16:	d142      	bne.n	8006f9e <_malloc_r+0xea>
 8006f18:	6821      	ldr	r1, [r4, #0]
 8006f1a:	1a6d      	subs	r5, r5, r1
 8006f1c:	4629      	mov	r1, r5
 8006f1e:	4630      	mov	r0, r6
 8006f20:	f7ff ffa6 	bl	8006e70 <sbrk_aligned>
 8006f24:	3001      	adds	r0, #1
 8006f26:	d03a      	beq.n	8006f9e <_malloc_r+0xea>
 8006f28:	6823      	ldr	r3, [r4, #0]
 8006f2a:	442b      	add	r3, r5
 8006f2c:	6023      	str	r3, [r4, #0]
 8006f2e:	f8d8 3000 	ldr.w	r3, [r8]
 8006f32:	685a      	ldr	r2, [r3, #4]
 8006f34:	bb62      	cbnz	r2, 8006f90 <_malloc_r+0xdc>
 8006f36:	f8c8 7000 	str.w	r7, [r8]
 8006f3a:	e00f      	b.n	8006f5c <_malloc_r+0xa8>
 8006f3c:	6822      	ldr	r2, [r4, #0]
 8006f3e:	1b52      	subs	r2, r2, r5
 8006f40:	d420      	bmi.n	8006f84 <_malloc_r+0xd0>
 8006f42:	2a0b      	cmp	r2, #11
 8006f44:	d917      	bls.n	8006f76 <_malloc_r+0xc2>
 8006f46:	1961      	adds	r1, r4, r5
 8006f48:	42a3      	cmp	r3, r4
 8006f4a:	6025      	str	r5, [r4, #0]
 8006f4c:	bf18      	it	ne
 8006f4e:	6059      	strne	r1, [r3, #4]
 8006f50:	6863      	ldr	r3, [r4, #4]
 8006f52:	bf08      	it	eq
 8006f54:	f8c8 1000 	streq.w	r1, [r8]
 8006f58:	5162      	str	r2, [r4, r5]
 8006f5a:	604b      	str	r3, [r1, #4]
 8006f5c:	4630      	mov	r0, r6
 8006f5e:	f000 f82f 	bl	8006fc0 <__malloc_unlock>
 8006f62:	f104 000b 	add.w	r0, r4, #11
 8006f66:	1d23      	adds	r3, r4, #4
 8006f68:	f020 0007 	bic.w	r0, r0, #7
 8006f6c:	1ac2      	subs	r2, r0, r3
 8006f6e:	bf1c      	itt	ne
 8006f70:	1a1b      	subne	r3, r3, r0
 8006f72:	50a3      	strne	r3, [r4, r2]
 8006f74:	e7af      	b.n	8006ed6 <_malloc_r+0x22>
 8006f76:	6862      	ldr	r2, [r4, #4]
 8006f78:	42a3      	cmp	r3, r4
 8006f7a:	bf0c      	ite	eq
 8006f7c:	f8c8 2000 	streq.w	r2, [r8]
 8006f80:	605a      	strne	r2, [r3, #4]
 8006f82:	e7eb      	b.n	8006f5c <_malloc_r+0xa8>
 8006f84:	4623      	mov	r3, r4
 8006f86:	6864      	ldr	r4, [r4, #4]
 8006f88:	e7ae      	b.n	8006ee8 <_malloc_r+0x34>
 8006f8a:	463c      	mov	r4, r7
 8006f8c:	687f      	ldr	r7, [r7, #4]
 8006f8e:	e7b6      	b.n	8006efe <_malloc_r+0x4a>
 8006f90:	461a      	mov	r2, r3
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	42a3      	cmp	r3, r4
 8006f96:	d1fb      	bne.n	8006f90 <_malloc_r+0xdc>
 8006f98:	2300      	movs	r3, #0
 8006f9a:	6053      	str	r3, [r2, #4]
 8006f9c:	e7de      	b.n	8006f5c <_malloc_r+0xa8>
 8006f9e:	230c      	movs	r3, #12
 8006fa0:	6033      	str	r3, [r6, #0]
 8006fa2:	4630      	mov	r0, r6
 8006fa4:	f000 f80c 	bl	8006fc0 <__malloc_unlock>
 8006fa8:	e794      	b.n	8006ed4 <_malloc_r+0x20>
 8006faa:	6005      	str	r5, [r0, #0]
 8006fac:	e7d6      	b.n	8006f5c <_malloc_r+0xa8>
 8006fae:	bf00      	nop
 8006fb0:	2001463c 	.word	0x2001463c

08006fb4 <__malloc_lock>:
 8006fb4:	4801      	ldr	r0, [pc, #4]	@ (8006fbc <__malloc_lock+0x8>)
 8006fb6:	f7ff bf00 	b.w	8006dba <__retarget_lock_acquire_recursive>
 8006fba:	bf00      	nop
 8006fbc:	20014634 	.word	0x20014634

08006fc0 <__malloc_unlock>:
 8006fc0:	4801      	ldr	r0, [pc, #4]	@ (8006fc8 <__malloc_unlock+0x8>)
 8006fc2:	f7ff befb 	b.w	8006dbc <__retarget_lock_release_recursive>
 8006fc6:	bf00      	nop
 8006fc8:	20014634 	.word	0x20014634

08006fcc <__sflush_r>:
 8006fcc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fd4:	0716      	lsls	r6, r2, #28
 8006fd6:	4605      	mov	r5, r0
 8006fd8:	460c      	mov	r4, r1
 8006fda:	d454      	bmi.n	8007086 <__sflush_r+0xba>
 8006fdc:	684b      	ldr	r3, [r1, #4]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	dc02      	bgt.n	8006fe8 <__sflush_r+0x1c>
 8006fe2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	dd48      	ble.n	800707a <__sflush_r+0xae>
 8006fe8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006fea:	2e00      	cmp	r6, #0
 8006fec:	d045      	beq.n	800707a <__sflush_r+0xae>
 8006fee:	2300      	movs	r3, #0
 8006ff0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006ff4:	682f      	ldr	r7, [r5, #0]
 8006ff6:	6a21      	ldr	r1, [r4, #32]
 8006ff8:	602b      	str	r3, [r5, #0]
 8006ffa:	d030      	beq.n	800705e <__sflush_r+0x92>
 8006ffc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006ffe:	89a3      	ldrh	r3, [r4, #12]
 8007000:	0759      	lsls	r1, r3, #29
 8007002:	d505      	bpl.n	8007010 <__sflush_r+0x44>
 8007004:	6863      	ldr	r3, [r4, #4]
 8007006:	1ad2      	subs	r2, r2, r3
 8007008:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800700a:	b10b      	cbz	r3, 8007010 <__sflush_r+0x44>
 800700c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800700e:	1ad2      	subs	r2, r2, r3
 8007010:	2300      	movs	r3, #0
 8007012:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007014:	6a21      	ldr	r1, [r4, #32]
 8007016:	4628      	mov	r0, r5
 8007018:	47b0      	blx	r6
 800701a:	1c43      	adds	r3, r0, #1
 800701c:	89a3      	ldrh	r3, [r4, #12]
 800701e:	d106      	bne.n	800702e <__sflush_r+0x62>
 8007020:	6829      	ldr	r1, [r5, #0]
 8007022:	291d      	cmp	r1, #29
 8007024:	d82b      	bhi.n	800707e <__sflush_r+0xb2>
 8007026:	4a2a      	ldr	r2, [pc, #168]	@ (80070d0 <__sflush_r+0x104>)
 8007028:	40ca      	lsrs	r2, r1
 800702a:	07d6      	lsls	r6, r2, #31
 800702c:	d527      	bpl.n	800707e <__sflush_r+0xb2>
 800702e:	2200      	movs	r2, #0
 8007030:	6062      	str	r2, [r4, #4]
 8007032:	04d9      	lsls	r1, r3, #19
 8007034:	6922      	ldr	r2, [r4, #16]
 8007036:	6022      	str	r2, [r4, #0]
 8007038:	d504      	bpl.n	8007044 <__sflush_r+0x78>
 800703a:	1c42      	adds	r2, r0, #1
 800703c:	d101      	bne.n	8007042 <__sflush_r+0x76>
 800703e:	682b      	ldr	r3, [r5, #0]
 8007040:	b903      	cbnz	r3, 8007044 <__sflush_r+0x78>
 8007042:	6560      	str	r0, [r4, #84]	@ 0x54
 8007044:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007046:	602f      	str	r7, [r5, #0]
 8007048:	b1b9      	cbz	r1, 800707a <__sflush_r+0xae>
 800704a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800704e:	4299      	cmp	r1, r3
 8007050:	d002      	beq.n	8007058 <__sflush_r+0x8c>
 8007052:	4628      	mov	r0, r5
 8007054:	f7ff fec2 	bl	8006ddc <_free_r>
 8007058:	2300      	movs	r3, #0
 800705a:	6363      	str	r3, [r4, #52]	@ 0x34
 800705c:	e00d      	b.n	800707a <__sflush_r+0xae>
 800705e:	2301      	movs	r3, #1
 8007060:	4628      	mov	r0, r5
 8007062:	47b0      	blx	r6
 8007064:	4602      	mov	r2, r0
 8007066:	1c50      	adds	r0, r2, #1
 8007068:	d1c9      	bne.n	8006ffe <__sflush_r+0x32>
 800706a:	682b      	ldr	r3, [r5, #0]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d0c6      	beq.n	8006ffe <__sflush_r+0x32>
 8007070:	2b1d      	cmp	r3, #29
 8007072:	d001      	beq.n	8007078 <__sflush_r+0xac>
 8007074:	2b16      	cmp	r3, #22
 8007076:	d11e      	bne.n	80070b6 <__sflush_r+0xea>
 8007078:	602f      	str	r7, [r5, #0]
 800707a:	2000      	movs	r0, #0
 800707c:	e022      	b.n	80070c4 <__sflush_r+0xf8>
 800707e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007082:	b21b      	sxth	r3, r3
 8007084:	e01b      	b.n	80070be <__sflush_r+0xf2>
 8007086:	690f      	ldr	r7, [r1, #16]
 8007088:	2f00      	cmp	r7, #0
 800708a:	d0f6      	beq.n	800707a <__sflush_r+0xae>
 800708c:	0793      	lsls	r3, r2, #30
 800708e:	680e      	ldr	r6, [r1, #0]
 8007090:	bf08      	it	eq
 8007092:	694b      	ldreq	r3, [r1, #20]
 8007094:	600f      	str	r7, [r1, #0]
 8007096:	bf18      	it	ne
 8007098:	2300      	movne	r3, #0
 800709a:	eba6 0807 	sub.w	r8, r6, r7
 800709e:	608b      	str	r3, [r1, #8]
 80070a0:	f1b8 0f00 	cmp.w	r8, #0
 80070a4:	dde9      	ble.n	800707a <__sflush_r+0xae>
 80070a6:	6a21      	ldr	r1, [r4, #32]
 80070a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80070aa:	4643      	mov	r3, r8
 80070ac:	463a      	mov	r2, r7
 80070ae:	4628      	mov	r0, r5
 80070b0:	47b0      	blx	r6
 80070b2:	2800      	cmp	r0, #0
 80070b4:	dc08      	bgt.n	80070c8 <__sflush_r+0xfc>
 80070b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070be:	81a3      	strh	r3, [r4, #12]
 80070c0:	f04f 30ff 	mov.w	r0, #4294967295
 80070c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070c8:	4407      	add	r7, r0
 80070ca:	eba8 0800 	sub.w	r8, r8, r0
 80070ce:	e7e7      	b.n	80070a0 <__sflush_r+0xd4>
 80070d0:	20400001 	.word	0x20400001

080070d4 <_fflush_r>:
 80070d4:	b538      	push	{r3, r4, r5, lr}
 80070d6:	690b      	ldr	r3, [r1, #16]
 80070d8:	4605      	mov	r5, r0
 80070da:	460c      	mov	r4, r1
 80070dc:	b913      	cbnz	r3, 80070e4 <_fflush_r+0x10>
 80070de:	2500      	movs	r5, #0
 80070e0:	4628      	mov	r0, r5
 80070e2:	bd38      	pop	{r3, r4, r5, pc}
 80070e4:	b118      	cbz	r0, 80070ee <_fflush_r+0x1a>
 80070e6:	6a03      	ldr	r3, [r0, #32]
 80070e8:	b90b      	cbnz	r3, 80070ee <_fflush_r+0x1a>
 80070ea:	f7ff fc89 	bl	8006a00 <__sinit>
 80070ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d0f3      	beq.n	80070de <_fflush_r+0xa>
 80070f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80070f8:	07d0      	lsls	r0, r2, #31
 80070fa:	d404      	bmi.n	8007106 <_fflush_r+0x32>
 80070fc:	0599      	lsls	r1, r3, #22
 80070fe:	d402      	bmi.n	8007106 <_fflush_r+0x32>
 8007100:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007102:	f7ff fe5a 	bl	8006dba <__retarget_lock_acquire_recursive>
 8007106:	4628      	mov	r0, r5
 8007108:	4621      	mov	r1, r4
 800710a:	f7ff ff5f 	bl	8006fcc <__sflush_r>
 800710e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007110:	07da      	lsls	r2, r3, #31
 8007112:	4605      	mov	r5, r0
 8007114:	d4e4      	bmi.n	80070e0 <_fflush_r+0xc>
 8007116:	89a3      	ldrh	r3, [r4, #12]
 8007118:	059b      	lsls	r3, r3, #22
 800711a:	d4e1      	bmi.n	80070e0 <_fflush_r+0xc>
 800711c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800711e:	f7ff fe4d 	bl	8006dbc <__retarget_lock_release_recursive>
 8007122:	e7dd      	b.n	80070e0 <_fflush_r+0xc>

08007124 <__swhatbuf_r>:
 8007124:	b570      	push	{r4, r5, r6, lr}
 8007126:	460c      	mov	r4, r1
 8007128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800712c:	2900      	cmp	r1, #0
 800712e:	b096      	sub	sp, #88	@ 0x58
 8007130:	4615      	mov	r5, r2
 8007132:	461e      	mov	r6, r3
 8007134:	da0d      	bge.n	8007152 <__swhatbuf_r+0x2e>
 8007136:	89a3      	ldrh	r3, [r4, #12]
 8007138:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800713c:	f04f 0100 	mov.w	r1, #0
 8007140:	bf14      	ite	ne
 8007142:	2340      	movne	r3, #64	@ 0x40
 8007144:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007148:	2000      	movs	r0, #0
 800714a:	6031      	str	r1, [r6, #0]
 800714c:	602b      	str	r3, [r5, #0]
 800714e:	b016      	add	sp, #88	@ 0x58
 8007150:	bd70      	pop	{r4, r5, r6, pc}
 8007152:	466a      	mov	r2, sp
 8007154:	f000 f848 	bl	80071e8 <_fstat_r>
 8007158:	2800      	cmp	r0, #0
 800715a:	dbec      	blt.n	8007136 <__swhatbuf_r+0x12>
 800715c:	9901      	ldr	r1, [sp, #4]
 800715e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007162:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007166:	4259      	negs	r1, r3
 8007168:	4159      	adcs	r1, r3
 800716a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800716e:	e7eb      	b.n	8007148 <__swhatbuf_r+0x24>

08007170 <__smakebuf_r>:
 8007170:	898b      	ldrh	r3, [r1, #12]
 8007172:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007174:	079d      	lsls	r5, r3, #30
 8007176:	4606      	mov	r6, r0
 8007178:	460c      	mov	r4, r1
 800717a:	d507      	bpl.n	800718c <__smakebuf_r+0x1c>
 800717c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007180:	6023      	str	r3, [r4, #0]
 8007182:	6123      	str	r3, [r4, #16]
 8007184:	2301      	movs	r3, #1
 8007186:	6163      	str	r3, [r4, #20]
 8007188:	b003      	add	sp, #12
 800718a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800718c:	ab01      	add	r3, sp, #4
 800718e:	466a      	mov	r2, sp
 8007190:	f7ff ffc8 	bl	8007124 <__swhatbuf_r>
 8007194:	9f00      	ldr	r7, [sp, #0]
 8007196:	4605      	mov	r5, r0
 8007198:	4639      	mov	r1, r7
 800719a:	4630      	mov	r0, r6
 800719c:	f7ff fe8a 	bl	8006eb4 <_malloc_r>
 80071a0:	b948      	cbnz	r0, 80071b6 <__smakebuf_r+0x46>
 80071a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071a6:	059a      	lsls	r2, r3, #22
 80071a8:	d4ee      	bmi.n	8007188 <__smakebuf_r+0x18>
 80071aa:	f023 0303 	bic.w	r3, r3, #3
 80071ae:	f043 0302 	orr.w	r3, r3, #2
 80071b2:	81a3      	strh	r3, [r4, #12]
 80071b4:	e7e2      	b.n	800717c <__smakebuf_r+0xc>
 80071b6:	89a3      	ldrh	r3, [r4, #12]
 80071b8:	6020      	str	r0, [r4, #0]
 80071ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071be:	81a3      	strh	r3, [r4, #12]
 80071c0:	9b01      	ldr	r3, [sp, #4]
 80071c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80071c6:	b15b      	cbz	r3, 80071e0 <__smakebuf_r+0x70>
 80071c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071cc:	4630      	mov	r0, r6
 80071ce:	f000 f81d 	bl	800720c <_isatty_r>
 80071d2:	b128      	cbz	r0, 80071e0 <__smakebuf_r+0x70>
 80071d4:	89a3      	ldrh	r3, [r4, #12]
 80071d6:	f023 0303 	bic.w	r3, r3, #3
 80071da:	f043 0301 	orr.w	r3, r3, #1
 80071de:	81a3      	strh	r3, [r4, #12]
 80071e0:	89a3      	ldrh	r3, [r4, #12]
 80071e2:	431d      	orrs	r5, r3
 80071e4:	81a5      	strh	r5, [r4, #12]
 80071e6:	e7cf      	b.n	8007188 <__smakebuf_r+0x18>

080071e8 <_fstat_r>:
 80071e8:	b538      	push	{r3, r4, r5, lr}
 80071ea:	4d07      	ldr	r5, [pc, #28]	@ (8007208 <_fstat_r+0x20>)
 80071ec:	2300      	movs	r3, #0
 80071ee:	4604      	mov	r4, r0
 80071f0:	4608      	mov	r0, r1
 80071f2:	4611      	mov	r1, r2
 80071f4:	602b      	str	r3, [r5, #0]
 80071f6:	f7f9 fc4c 	bl	8000a92 <_fstat>
 80071fa:	1c43      	adds	r3, r0, #1
 80071fc:	d102      	bne.n	8007204 <_fstat_r+0x1c>
 80071fe:	682b      	ldr	r3, [r5, #0]
 8007200:	b103      	cbz	r3, 8007204 <_fstat_r+0x1c>
 8007202:	6023      	str	r3, [r4, #0]
 8007204:	bd38      	pop	{r3, r4, r5, pc}
 8007206:	bf00      	nop
 8007208:	20014630 	.word	0x20014630

0800720c <_isatty_r>:
 800720c:	b538      	push	{r3, r4, r5, lr}
 800720e:	4d06      	ldr	r5, [pc, #24]	@ (8007228 <_isatty_r+0x1c>)
 8007210:	2300      	movs	r3, #0
 8007212:	4604      	mov	r4, r0
 8007214:	4608      	mov	r0, r1
 8007216:	602b      	str	r3, [r5, #0]
 8007218:	f7f9 fc4b 	bl	8000ab2 <_isatty>
 800721c:	1c43      	adds	r3, r0, #1
 800721e:	d102      	bne.n	8007226 <_isatty_r+0x1a>
 8007220:	682b      	ldr	r3, [r5, #0]
 8007222:	b103      	cbz	r3, 8007226 <_isatty_r+0x1a>
 8007224:	6023      	str	r3, [r4, #0]
 8007226:	bd38      	pop	{r3, r4, r5, pc}
 8007228:	20014630 	.word	0x20014630

0800722c <_sbrk_r>:
 800722c:	b538      	push	{r3, r4, r5, lr}
 800722e:	4d06      	ldr	r5, [pc, #24]	@ (8007248 <_sbrk_r+0x1c>)
 8007230:	2300      	movs	r3, #0
 8007232:	4604      	mov	r4, r0
 8007234:	4608      	mov	r0, r1
 8007236:	602b      	str	r3, [r5, #0]
 8007238:	f000 f808 	bl	800724c <_sbrk>
 800723c:	1c43      	adds	r3, r0, #1
 800723e:	d102      	bne.n	8007246 <_sbrk_r+0x1a>
 8007240:	682b      	ldr	r3, [r5, #0]
 8007242:	b103      	cbz	r3, 8007246 <_sbrk_r+0x1a>
 8007244:	6023      	str	r3, [r4, #0]
 8007246:	bd38      	pop	{r3, r4, r5, pc}
 8007248:	20014630 	.word	0x20014630

0800724c <_sbrk>:
 800724c:	4a04      	ldr	r2, [pc, #16]	@ (8007260 <_sbrk+0x14>)
 800724e:	6811      	ldr	r1, [r2, #0]
 8007250:	4603      	mov	r3, r0
 8007252:	b909      	cbnz	r1, 8007258 <_sbrk+0xc>
 8007254:	4903      	ldr	r1, [pc, #12]	@ (8007264 <_sbrk+0x18>)
 8007256:	6011      	str	r1, [r2, #0]
 8007258:	6810      	ldr	r0, [r2, #0]
 800725a:	4403      	add	r3, r0
 800725c:	6013      	str	r3, [r2, #0]
 800725e:	4770      	bx	lr
 8007260:	20014640 	.word	0x20014640
 8007264:	20014648 	.word	0x20014648

08007268 <_init>:
 8007268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800726a:	bf00      	nop
 800726c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800726e:	bc08      	pop	{r3}
 8007270:	469e      	mov	lr, r3
 8007272:	4770      	bx	lr

08007274 <_fini>:
 8007274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007276:	bf00      	nop
 8007278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800727a:	bc08      	pop	{r3}
 800727c:	469e      	mov	lr, r3
 800727e:	4770      	bx	lr
