verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/ec67/hdl" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/6f8f/hdl" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/cf83" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/3cbc" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/814a/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/1017/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/52c0/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/2276/hdl/verilog" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_zynq_ultra_ps_e_0_0/sim/qpsk_for_htg_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_interconnect_2_imp_xbar_0/sim/qpsk_for_htg_axi_interconnect_2_imp_xbar_0.v" \
"../../../bd/qpsk_for_htg/ipshared/3315/sync_gray.v" \
"../../../bd/qpsk_for_htg/ipshared/3315/sync_bits.v" \
"../../../bd/qpsk_for_htg/ipshared/3315/sync_data.v" \
"../../../bd/qpsk_for_htg/ipshared/3315/sync_event.v" \
"../../../bd/qpsk_for_htg/ipshared/48ff/0074/ad_mem.v" \
"../../../bd/qpsk_for_htg/ipshared/48ff/address_gray_pipelined.v" \
"../../../bd/qpsk_for_htg/ipshared/48ff/address_sync.v" \
"../../../bd/qpsk_for_htg/ipshared/48ff/util_axis_fifo.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/ec67/hdl" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/6f8f/hdl" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/cf83" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/3cbc" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/814a/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/1017/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/52c0/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/2276/hdl/verilog" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_dmac_0_0/sim/qpsk_for_htg_axi_dmac_0_0_pkg.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/ec67/hdl" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/6f8f/hdl" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/cf83" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/3cbc" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/814a/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/1017/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/52c0/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/2276/hdl/verilog" \
"../../../bd/qpsk_for_htg/ipshared/cf83/2d_transfer.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/0074/ad_mem_asym.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/address_generator.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/axi_dmac_burst_memory.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/axi_dmac_ext_sync.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/axi_dmac_framelock.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/axi_dmac_regmap.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/axi_dmac_regmap_request.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/axi_dmac_reset_manager.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/axi_dmac_resize_dest.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/axi_dmac_resize_src.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/axi_dmac_response_manager.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/axi_dmac_transfer.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/axi_register_slice.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/data_mover.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/dest_axi_mm.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/dest_axi_stream.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/dest_fifo_inf.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/request_arb.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/request_generator.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/response_generator.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/response_handler.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/splitter.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/src_axi_mm.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/src_axi_stream.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/src_fifo_inf.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/0074/up_axi.v" \
"../../../bd/qpsk_for_htg/ipshared/cf83/axi_dmac.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_dmac_0_0/sim/qpsk_for_htg_axi_dmac_0_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/ec67/hdl" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/6f8f/hdl" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/cf83" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/3cbc" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/814a/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/1017/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/52c0/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/2276/hdl/verilog" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_dmac_1_0/sim/qpsk_for_htg_axi_dmac_1_0_pkg.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/ec67/hdl" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/6f8f/hdl" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/cf83" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/3cbc" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/814a/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/1017/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/52c0/hdl/verilog" --include "../../../../Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/2276/hdl/verilog" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_dmac_1_0/sim/qpsk_for_htg_axi_dmac_1_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_clk_wiz_0_0/qpsk_for_htg_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_clk_wiz_0_0/qpsk_for_htg_clk_wiz_0_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_xlconcat_0_0/sim/qpsk_for_htg_xlconcat_0_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_xlconstant_0_0/sim/qpsk_for_htg_xlconstant_0_0.v" \
"../../../bd/qpsk_for_htg/ipshared/2b37/ADC_Demuxer.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_ADC_Demuxer_0_0/sim/qpsk_for_htg_ADC_Demuxer_0_0.v" \
"../../../bd/qpsk_for_htg/ipshared/d8fa/DAC_Muxer.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_DAC_Muxer_0_0/sim/qpsk_for_htg_DAC_Muxer_0_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_0/sim/bd_302b_ila_lib_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_1/bd_302b_g_inst_0_gigantic_mux.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_1/sim/bd_302b_g_inst_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_2/sim/bd_302b_slot_0_aw_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_3/sim/bd_302b_slot_0_w_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_4/sim/bd_302b_slot_0_b_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_5/sim/bd_302b_slot_0_ar_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_6/sim/bd_302b_slot_0_r_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_7/sim/bd_302b_slot_1_aw_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_8/sim/bd_302b_slot_1_w_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_9/sim/bd_302b_slot_1_b_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_10/sim/bd_302b_slot_1_ar_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_11/sim/bd_302b_slot_1_r_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_12/sim/bd_302b_slot_2_aw_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_13/sim/bd_302b_slot_2_w_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_14/sim/bd_302b_slot_2_b_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_15/sim/bd_302b_slot_2_ar_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_16/sim/bd_302b_slot_2_r_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_17/sim/bd_302b_slot_3_aw_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_18/sim/bd_302b_slot_3_w_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_19/sim/bd_302b_slot_3_b_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_20/sim/bd_302b_slot_3_ar_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/ip/ip_21/sim/bd_302b_slot_3_r_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/bd_0/sim/bd_302b.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_0_0/sim/qpsk_for_htg_system_ila_0_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_1_0/bd_0/ip/ip_0/sim/bd_f07a_ila_lib_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_1_0/bd_0/ip/ip_1/bd_f07a_g_inst_0_gigantic_mux.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_1_0/bd_0/ip/ip_1/sim/bd_f07a_g_inst_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_1_0/bd_0/ip/ip_2/sim/bd_f07a_slot_2_aw_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_1_0/bd_0/ip/ip_3/sim/bd_f07a_slot_2_w_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_1_0/bd_0/ip/ip_4/sim/bd_f07a_slot_2_b_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_1_0/bd_0/ip/ip_5/sim/bd_f07a_slot_2_ar_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_1_0/bd_0/ip/ip_6/sim/bd_f07a_slot_2_r_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_1_0/bd_0/sim/bd_f07a.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_system_ila_1_0/sim/qpsk_for_htg_system_ila_1_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_interconnect_0_imp_auto_us_0/sim/qpsk_for_htg_axi_interconnect_0_imp_auto_us_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_interconnect_1_imp_auto_us_0/sim/qpsk_for_htg_axi_interconnect_1_imp_auto_us_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_interconnect_2_imp_auto_cc_0/sim/qpsk_for_htg_axi_interconnect_2_imp_auto_cc_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_interconnect_2_imp_auto_ds_0/sim/qpsk_for_htg_axi_interconnect_2_imp_auto_ds_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_interconnect_2_imp_auto_pc_0/sim/qpsk_for_htg_axi_interconnect_2_imp_auto_pc_0.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_interconnect_2_imp_auto_ds_1/sim/qpsk_for_htg_axi_interconnect_2_imp_auto_ds_1.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_interconnect_2_imp_auto_pc_1/sim/qpsk_for_htg_axi_interconnect_2_imp_auto_pc_1.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_interconnect_2_imp_auto_ds_2/sim/qpsk_for_htg_axi_interconnect_2_imp_auto_ds_2.v" \
"../../../bd/qpsk_for_htg/ip/qpsk_for_htg_axi_interconnect_2_imp_auto_pc_2/sim/qpsk_for_htg_axi_interconnect_2_imp_auto_pc_2.v" \
"../../../bd/qpsk_for_htg/sim/qpsk_for_htg.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
