{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 11:19:40 2019 " "Info: Processing started: Fri Oct 11 11:19:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoVerilog -c projetoVerilog " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoVerilog -c projetoVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "GivenComps/Banco_reg.vhd" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "GivenComps/Banco_reg.vhd" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file givencomps/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "GivenComps/Memoria.vhd" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/GivenComps/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "GivenComps/Memoria.vhd" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/GivenComps/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "GivenComps/Memoria.vhd" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/GivenComps/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "GivenComps/Registrador.vhd" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/GivenComps/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "GivenComps/Registrador.vhd" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/GivenComps/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/GivenComps/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/GivenComps/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/se132.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend/se132.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE132 " "Info: Found entity 1: SE132" {  } { { "SignExtend/SE132.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/SignExtend/SE132.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/se1632.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend/se1632.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE1632 " "Info: Found entity 1: SE1632" {  } { { "SignExtend/SE1632.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/SignExtend/SE1632.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "InstrucaoR/ADDI.v " "Warning: Can't analyze file -- file InstrucaoR/ADDI.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxB " "Info: Found entity 1: MuxB" {  } { { "Multiplexadores/MuxB.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Multiplexadores/MuxB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxC " "Info: Found entity 1: MuxC" {  } { { "Multiplexadores/MuxC.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Multiplexadores/MuxC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxD " "Info: Found entity 1: MuxD" {  } { { "Multiplexadores/MuxD.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Multiplexadores/MuxD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxe.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxe.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxE " "Info: Found entity 1: MuxE" {  } { { "Multiplexadores/MuxE.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Multiplexadores/MuxE.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxa.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxa.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxA " "Info: Found entity 1: MuxA" {  } { { "Multiplexadores/MuxA.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Multiplexadores/MuxA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxG " "Info: Found entity 1: MuxG" {  } { { "Multiplexadores/MuxG.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Multiplexadores/MuxG.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxh.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxh.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxH " "Info: Found entity 1: MuxH" {  } { { "Multiplexadores/MuxH.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Multiplexadores/MuxH.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxi.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxI " "Info: Found entity 1: MuxI" {  } { { "Multiplexadores/MuxI.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Multiplexadores/MuxI.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxf.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxf.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxF " "Info: Found entity 1: MuxF" {  } { { "Multiplexadores/MuxF.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Multiplexadores/MuxF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Info: Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/ShiftLeft2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOutControl CPU.v(49) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(49): created implicit net for \"ALUOutControl\"" {  } { { "CPU.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/CPU.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOp CPU.v(54) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(54): created implicit net for \"ALUOp\"" {  } { { "CPU.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/CPU.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Overflow CPU.v(54) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(54): created implicit net for \"Overflow\"" {  } { { "CPU.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/CPU.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Negativo CPU.v(54) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(54): created implicit net for \"Negativo\"" {  } { { "CPU.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/CPU.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zero CPU.v(54) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(54): created implicit net for \"Zero\"" {  } { { "CPU.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/CPU.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EQ CPU.v(54) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(54): created implicit net for \"EQ\"" {  } { { "CPU.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/CPU.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GT CPU.v(54) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(54): created implicit net for \"GT\"" {  } { { "CPU.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/CPU.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LT CPU.v(54) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(54): created implicit net for \"LT\"" {  } { { "CPU.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/CPU.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcA CPU.v(57) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(57): created implicit net for \"ALUSrcA\"" {  } { { "CPU.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/CPU.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcB CPU.v(58) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(58): created implicit net for \"ALUSrcB\"" {  } { { "CPU.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/CPU.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OffsetExtendido CPU.v(60) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(60): created implicit net for \"OffsetExtendido\"" {  } { { "CPU.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/CPU.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controle " "Info: Elaborating entity \"Controle\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MDRCtrl Controle.v(23) " "Warning (10034): Output port \"MDRCtrl\" at Controle.v(23) has no driver" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "WriteCond GND " "Warning (13410): Pin \"WriteCond\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Wr GND " "Warning (13410): Pin \"Wr\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCWrite GND " "Warning (13410): Pin \"EPCWrite\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ShiftSrc GND " "Warning (13410): Pin \"ShiftSrc\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ShiftAmt GND " "Warning (13410): Pin \"ShiftAmt\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DivCtrl GND " "Warning (13410): Pin \"DivCtrl\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultCtrl GND " "Warning (13410): Pin \"MultCtrl\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HICtrl GND " "Warning (13410): Pin \"HICtrl\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LOCtrl GND " "Warning (13410): Pin \"LOCtrl\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WriteHI GND " "Warning (13410): Pin \"WriteHI\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WriteLO GND " "Warning (13410): Pin \"WriteLO\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDRCtrl GND " "Warning (13410): Pin \"MDRCtrl\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExceptionCtrl\[0\] GND " "Warning (13410): Pin \"ExceptionCtrl\[0\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExceptionCtrl\[1\] GND " "Warning (13410): Pin \"ExceptionCtrl\[1\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluSrcA\[0\] GND " "Warning (13410): Pin \"AluSrcA\[0\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluOp\[1\] GND " "Warning (13410): Pin \"AluOp\[1\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluOp\[2\] GND " "Warning (13410): Pin \"AluOp\[2\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCSource\[1\] GND " "Warning (13410): Pin \"PCSource\[1\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCSource\[2\] GND " "Warning (13410): Pin \"PCSource\[2\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IorD\[0\] GND " "Warning (13410): Pin \"IorD\[0\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IorD\[1\] GND " "Warning (13410): Pin \"IorD\[1\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IorD\[2\] GND " "Warning (13410): Pin \"IorD\[2\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ShiftCtrl\[1\] GND " "Warning (13410): Pin \"ShiftCtrl\[1\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ShiftCtrl\[2\] GND " "Warning (13410): Pin \"ShiftCtrl\[2\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MemToReg\[2\] GND " "Warning (13410): Pin \"MemToReg\[2\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~8 " "Info: Register \"estado~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~9 " "Info: Register \"estado~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~10 " "Info: Register \"estado~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~12 " "Info: Register \"estado~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~13 " "Info: Register \"estado~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~14 " "Info: Register \"estado~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "projetoVerilog " "Warning: Ignored assignments for entity \"projetoVerilog\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity projetoVerilog -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity projetoVerilog -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoVerilog -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoVerilog -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct\[0\] " "Warning (15610): No output dependent on input pin \"Funct\[0\]\"" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct\[1\] " "Warning (15610): No output dependent on input pin \"Funct\[1\]\"" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct\[2\] " "Warning (15610): No output dependent on input pin \"Funct\[2\]\"" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct\[3\] " "Warning (15610): No output dependent on input pin \"Funct\[3\]\"" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct\[4\] " "Warning (15610): No output dependent on input pin \"Funct\[4\]\"" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct\[5\] " "Warning (15610): No output dependent on input pin \"Funct\[5\]\"" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Info: Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Info: Implemented 44 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Info: Implemented 19 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 11:19:43 2019 " "Info: Processing ended: Fri Oct 11 11:19:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
