
UART_plus_array.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f98  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  080030a4  080030a4  000130a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031c0  080031c0  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  080031c0  080031c0  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  080031c0  080031c0  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031c0  080031c0  000131c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031c4  080031c4  000131c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080031c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000098  20000078  08003240  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  08003240  00020110  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000815a  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001993  00000000  00000000  000281fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000750  00000000  00000000  00029b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006b8  00000000  00000000  0002a2e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b93  00000000  00000000  0002a998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007ba0  00000000  00000000  0004252b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083acc  00000000  00000000  0004a0cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cdb97  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002408  00000000  00000000  000cdbec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	0800308c 	.word	0x0800308c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	0800308c 	.word	0x0800308c

0800014c <HAL_UART_IDLE_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/*------------------------Callback для флага IDLE---------------------------------------*/
void HAL_UART_IDLE_Callback(UART_HandleTypeDef *huart) { // Эта функция отслеживает окончание передачи!
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) { //проверка, из нужного ли uart пришли данные
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	4a2d      	ldr	r2, [pc, #180]	; (800020c <HAL_UART_IDLE_Callback+0xc0>)
 8000158:	4293      	cmp	r3, r2
 800015a:	d152      	bne.n	8000202 <HAL_UART_IDLE_Callback+0xb6>
		printf("IDLE = OK\n\r");
 800015c:	482c      	ldr	r0, [pc, #176]	; (8000210 <HAL_UART_IDLE_Callback+0xc4>)
 800015e:	f002 f835 	bl	80021cc <iprintf>
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_IDLE); // Что бы писало один раз "IDLE = OK"
 8000162:	4b2a      	ldr	r3, [pc, #168]	; (800020c <HAL_UART_IDLE_Callback+0xc0>)
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	68da      	ldr	r2, [r3, #12]
 8000168:	4b28      	ldr	r3, [pc, #160]	; (800020c <HAL_UART_IDLE_Callback+0xc0>)
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	f022 0210 	bic.w	r2, r2, #16
 8000170:	60da      	str	r2, [r3, #12]
		rx_buffer_len = rx_buffer_size - huart->RxXferCount; //Посчет количетсва елиментов в массиве 'Rx_buffer'
 8000172:	687b      	ldr	r3, [r7, #4]
 8000174:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8000176:	b29b      	uxth	r3, r3
 8000178:	f1c3 0314 	rsb	r3, r3, #20
 800017c:	b29a      	uxth	r2, r3
 800017e:	4b25      	ldr	r3, [pc, #148]	; (8000214 <HAL_UART_IDLE_Callback+0xc8>)
 8000180:	801a      	strh	r2, [r3, #0]
		//printf("rx_buffer_len %d \n\r", rx_buffer_len);
		//printf("huart->RxXferCount %d \n\r", huart->RxXferCount);
		//printf("rx_buffer %c \n\r", rx_buffer[2]);
		/*----------Действия с входящими данными, что получили то и отправляем!-----------*/
		if (huart2.gState != HAL_UART_STATE_BUSY_TX) { // Если uart2 свободен то...
 8000182:	4b22      	ldr	r3, [pc, #136]	; (800020c <HAL_UART_IDLE_Callback+0xc0>)
 8000184:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000188:	b2db      	uxtb	r3, r3
 800018a:	2b21      	cmp	r3, #33	; 0x21
 800018c:	d01e      	beq.n	80001cc <HAL_UART_IDLE_Callback+0x80>
			for (int i = 0; i < sizeof(slave); i++) {
 800018e:	2300      	movs	r3, #0
 8000190:	60fb      	str	r3, [r7, #12]
 8000192:	e011      	b.n	80001b8 <HAL_UART_IDLE_Callback+0x6c>
				rx_buffer[rx_buffer_len] = slave[i];
 8000194:	4b1f      	ldr	r3, [pc, #124]	; (8000214 <HAL_UART_IDLE_Callback+0xc8>)
 8000196:	881b      	ldrh	r3, [r3, #0]
 8000198:	4619      	mov	r1, r3
 800019a:	4a1f      	ldr	r2, [pc, #124]	; (8000218 <HAL_UART_IDLE_Callback+0xcc>)
 800019c:	68fb      	ldr	r3, [r7, #12]
 800019e:	4413      	add	r3, r2
 80001a0:	781a      	ldrb	r2, [r3, #0]
 80001a2:	4b1e      	ldr	r3, [pc, #120]	; (800021c <HAL_UART_IDLE_Callback+0xd0>)
 80001a4:	545a      	strb	r2, [r3, r1]
				rx_buffer_len++;
 80001a6:	4b1b      	ldr	r3, [pc, #108]	; (8000214 <HAL_UART_IDLE_Callback+0xc8>)
 80001a8:	881b      	ldrh	r3, [r3, #0]
 80001aa:	3301      	adds	r3, #1
 80001ac:	b29a      	uxth	r2, r3
 80001ae:	4b19      	ldr	r3, [pc, #100]	; (8000214 <HAL_UART_IDLE_Callback+0xc8>)
 80001b0:	801a      	strh	r2, [r3, #0]
			for (int i = 0; i < sizeof(slave); i++) {
 80001b2:	68fb      	ldr	r3, [r7, #12]
 80001b4:	3301      	adds	r3, #1
 80001b6:	60fb      	str	r3, [r7, #12]
 80001b8:	68fb      	ldr	r3, [r7, #12]
 80001ba:	2b05      	cmp	r3, #5
 80001bc:	d9ea      	bls.n	8000194 <HAL_UART_IDLE_Callback+0x48>
			}

			HAL_UART_Transmit_IT(&huart2, rx_buffer, rx_buffer_len);
 80001be:	4b15      	ldr	r3, [pc, #84]	; (8000214 <HAL_UART_IDLE_Callback+0xc8>)
 80001c0:	881b      	ldrh	r3, [r3, #0]
 80001c2:	461a      	mov	r2, r3
 80001c4:	4915      	ldr	r1, [pc, #84]	; (800021c <HAL_UART_IDLE_Callback+0xd0>)
 80001c6:	4811      	ldr	r0, [pc, #68]	; (800020c <HAL_UART_IDLE_Callback+0xc0>)
 80001c8:	f001 fae1 	bl	800178e <HAL_UART_Transmit_IT>
		}
		/*----------основные действия с входящими данными-----------*/
		HAL_UART_AbortReceive_IT(&huart2);      // Без этих 2-х строк,
 80001cc:	480f      	ldr	r0, [pc, #60]	; (800020c <HAL_UART_IDLE_Callback+0xc0>)
 80001ce:	f001 fb53 	bl	8001878 <HAL_UART_AbortReceive_IT>
		__HAL_UART_CLEAR_IDLEFLAG(&huart2); // работать будет только один раз!
 80001d2:	2300      	movs	r3, #0
 80001d4:	60bb      	str	r3, [r7, #8]
 80001d6:	4b0d      	ldr	r3, [pc, #52]	; (800020c <HAL_UART_IDLE_Callback+0xc0>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	60bb      	str	r3, [r7, #8]
 80001de:	4b0b      	ldr	r3, [pc, #44]	; (800020c <HAL_UART_IDLE_Callback+0xc0>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	685b      	ldr	r3, [r3, #4]
 80001e4:	60bb      	str	r3, [r7, #8]
 80001e6:	68bb      	ldr	r3, [r7, #8]

		__HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 80001e8:	4b08      	ldr	r3, [pc, #32]	; (800020c <HAL_UART_IDLE_Callback+0xc0>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	68da      	ldr	r2, [r3, #12]
 80001ee:	4b07      	ldr	r3, [pc, #28]	; (800020c <HAL_UART_IDLE_Callback+0xc0>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	f042 0210 	orr.w	r2, r2, #16
 80001f6:	60da      	str	r2, [r3, #12]
		HAL_UART_Receive_IT(&huart2, rx_buffer, rx_buffer_size);// Снова запуск приема данных. Иначе откуда нам ждать UART_RxCpltCallback!
 80001f8:	2214      	movs	r2, #20
 80001fa:	4908      	ldr	r1, [pc, #32]	; (800021c <HAL_UART_IDLE_Callback+0xd0>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <HAL_UART_IDLE_Callback+0xc0>)
 80001fe:	f001 fb0a 	bl	8001816 <HAL_UART_Receive_IT>
	}
}
 8000202:	bf00      	nop
 8000204:	3710      	adds	r7, #16
 8000206:	46bd      	mov	sp, r7
 8000208:	bd80      	pop	{r7, pc}
 800020a:	bf00      	nop
 800020c:	200000b4 	.word	0x200000b4
 8000210:	080030a4 	.word	0x080030a4
 8000214:	200000f8 	.word	0x200000f8
 8000218:	20000000 	.word	0x20000000
 800021c:	20000094 	.word	0x20000094

08000220 <HAL_UART_RxCpltCallback>:

/*------------------------UART RxCpltCallback---------------------------------------*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) { //проверка, из нужного ли uart пришли данные
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	4a18      	ldr	r2, [pc, #96]	; (800028c <HAL_UART_RxCpltCallback+0x6c>)
 800022c:	4293      	cmp	r3, r2
 800022e:	d128      	bne.n	8000282 <HAL_UART_RxCpltCallback+0x62>
		printf("RxCpltCallback = OK\n\r");
 8000230:	4817      	ldr	r0, [pc, #92]	; (8000290 <HAL_UART_RxCpltCallback+0x70>)
 8000232:	f001 ffcb 	bl	80021cc <iprintf>
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_IDLE);
 8000236:	4b15      	ldr	r3, [pc, #84]	; (800028c <HAL_UART_RxCpltCallback+0x6c>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	68da      	ldr	r2, [r3, #12]
 800023c:	4b13      	ldr	r3, [pc, #76]	; (800028c <HAL_UART_RxCpltCallback+0x6c>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	f022 0210 	bic.w	r2, r2, #16
 8000244:	60da      	str	r2, [r3, #12]

		printf("rx_buffer is overflow! \n\r"); // Если объем данных превышает размер буфера для входных данных будет сообщение!
 8000246:	4813      	ldr	r0, [pc, #76]	; (8000294 <HAL_UART_RxCpltCallback+0x74>)
 8000248:	f001 ffc0 	bl	80021cc <iprintf>

		HAL_UART_AbortReceive_IT(&huart2); // Нужно, что бы не суммировало сообщения! Без этих 3-х строк,
 800024c:	480f      	ldr	r0, [pc, #60]	; (800028c <HAL_UART_RxCpltCallback+0x6c>)
 800024e:	f001 fb13 	bl	8001878 <HAL_UART_AbortReceive_IT>
		__HAL_UART_CLEAR_IDLEFLAG(&huart2); // работать будет только один раз!
 8000252:	2300      	movs	r3, #0
 8000254:	60fb      	str	r3, [r7, #12]
 8000256:	4b0d      	ldr	r3, [pc, #52]	; (800028c <HAL_UART_RxCpltCallback+0x6c>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	60fb      	str	r3, [r7, #12]
 800025e:	4b0b      	ldr	r3, [pc, #44]	; (800028c <HAL_UART_RxCpltCallback+0x6c>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	685b      	ldr	r3, [r3, #4]
 8000264:	60fb      	str	r3, [r7, #12]
 8000266:	68fb      	ldr	r3, [r7, #12]
		__HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE); // Сбрасываем флаг IDLE
 8000268:	4b08      	ldr	r3, [pc, #32]	; (800028c <HAL_UART_RxCpltCallback+0x6c>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	68da      	ldr	r2, [r3, #12]
 800026e:	4b07      	ldr	r3, [pc, #28]	; (800028c <HAL_UART_RxCpltCallback+0x6c>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	f042 0210 	orr.w	r2, r2, #16
 8000276:	60da      	str	r2, [r3, #12]

		HAL_UART_Receive_IT(&huart2, rx_buffer, rx_buffer_size); // Запуск приема данных. Иначе откуда нам ждать UART_RxCpltCallback!
 8000278:	2214      	movs	r2, #20
 800027a:	4907      	ldr	r1, [pc, #28]	; (8000298 <HAL_UART_RxCpltCallback+0x78>)
 800027c:	4803      	ldr	r0, [pc, #12]	; (800028c <HAL_UART_RxCpltCallback+0x6c>)
 800027e:	f001 faca 	bl	8001816 <HAL_UART_Receive_IT>
	}
}
 8000282:	bf00      	nop
 8000284:	3710      	adds	r7, #16
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
 800028a:	bf00      	nop
 800028c:	200000b4 	.word	0x200000b4
 8000290:	080030b0 	.word	0x080030b0
 8000294:	080030c8 	.word	0x080030c8
 8000298:	20000094 	.word	0x20000094

0800029c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002a0:	f000 fa6a 	bl	8000778 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002a4:	f000 f81c 	bl	80002e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a8:	f000 f88a 	bl	80003c0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002ac:	f000 f85e 	bl	800036c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	printf("Aplication is runing! \n\r");
 80002b0:	4808      	ldr	r0, [pc, #32]	; (80002d4 <main+0x38>)
 80002b2:	f001 ff8b 	bl	80021cc <iprintf>

	__HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE); // Флаг IDLE
 80002b6:	4b08      	ldr	r3, [pc, #32]	; (80002d8 <main+0x3c>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	68da      	ldr	r2, [r3, #12]
 80002bc:	4b06      	ldr	r3, [pc, #24]	; (80002d8 <main+0x3c>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	f042 0210 	orr.w	r2, r2, #16
 80002c4:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_IT(&huart2, rx_buffer, rx_buffer_size); // Запуск приема данных. Иначе откуда нам ждать UART_RxCpltCallback!
 80002c6:	2214      	movs	r2, #20
 80002c8:	4904      	ldr	r1, [pc, #16]	; (80002dc <main+0x40>)
 80002ca:	4803      	ldr	r0, [pc, #12]	; (80002d8 <main+0x3c>)
 80002cc:	f001 faa3 	bl	8001816 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002d0:	e7fe      	b.n	80002d0 <main+0x34>
 80002d2:	bf00      	nop
 80002d4:	080030e4 	.word	0x080030e4
 80002d8:	200000b4 	.word	0x200000b4
 80002dc:	20000094 	.word	0x20000094

080002e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b090      	sub	sp, #64	; 0x40
 80002e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002e6:	f107 0318 	add.w	r3, r7, #24
 80002ea:	2228      	movs	r2, #40	; 0x28
 80002ec:	2100      	movs	r1, #0
 80002ee:	4618      	mov	r0, r3
 80002f0:	f001 ff64 	bl	80021bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	2200      	movs	r2, #0
 80002f8:	601a      	str	r2, [r3, #0]
 80002fa:	605a      	str	r2, [r3, #4]
 80002fc:	609a      	str	r2, [r3, #8]
 80002fe:	60da      	str	r2, [r3, #12]
 8000300:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000302:	2301      	movs	r3, #1
 8000304:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000306:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800030a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800030c:	2300      	movs	r3, #0
 800030e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000310:	2301      	movs	r3, #1
 8000312:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000314:	2302      	movs	r3, #2
 8000316:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000318:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800031c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800031e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000322:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000324:	f107 0318 	add.w	r3, r7, #24
 8000328:	4618      	mov	r0, r3
 800032a:	f000 fdc9 	bl	8000ec0 <HAL_RCC_OscConfig>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000334:	f000 f872 	bl	800041c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000338:	230f      	movs	r3, #15
 800033a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800033c:	2302      	movs	r3, #2
 800033e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000340:	2300      	movs	r3, #0
 8000342:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000344:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000348:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800034a:	2300      	movs	r3, #0
 800034c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800034e:	1d3b      	adds	r3, r7, #4
 8000350:	2102      	movs	r1, #2
 8000352:	4618      	mov	r0, r3
 8000354:	f001 f834 	bl	80013c0 <HAL_RCC_ClockConfig>
 8000358:	4603      	mov	r3, r0
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800035e:	f000 f85d 	bl	800041c <Error_Handler>
  }
}
 8000362:	bf00      	nop
 8000364:	3740      	adds	r7, #64	; 0x40
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
	...

0800036c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000370:	4b11      	ldr	r3, [pc, #68]	; (80003b8 <MX_USART2_UART_Init+0x4c>)
 8000372:	4a12      	ldr	r2, [pc, #72]	; (80003bc <MX_USART2_UART_Init+0x50>)
 8000374:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000376:	4b10      	ldr	r3, [pc, #64]	; (80003b8 <MX_USART2_UART_Init+0x4c>)
 8000378:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800037c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800037e:	4b0e      	ldr	r3, [pc, #56]	; (80003b8 <MX_USART2_UART_Init+0x4c>)
 8000380:	2200      	movs	r2, #0
 8000382:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000384:	4b0c      	ldr	r3, [pc, #48]	; (80003b8 <MX_USART2_UART_Init+0x4c>)
 8000386:	2200      	movs	r2, #0
 8000388:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800038a:	4b0b      	ldr	r3, [pc, #44]	; (80003b8 <MX_USART2_UART_Init+0x4c>)
 800038c:	2200      	movs	r2, #0
 800038e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000390:	4b09      	ldr	r3, [pc, #36]	; (80003b8 <MX_USART2_UART_Init+0x4c>)
 8000392:	220c      	movs	r2, #12
 8000394:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000396:	4b08      	ldr	r3, [pc, #32]	; (80003b8 <MX_USART2_UART_Init+0x4c>)
 8000398:	2200      	movs	r2, #0
 800039a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800039c:	4b06      	ldr	r3, [pc, #24]	; (80003b8 <MX_USART2_UART_Init+0x4c>)
 800039e:	2200      	movs	r2, #0
 80003a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003a2:	4805      	ldr	r0, [pc, #20]	; (80003b8 <MX_USART2_UART_Init+0x4c>)
 80003a4:	f001 f9a6 	bl	80016f4 <HAL_UART_Init>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003ae:	f000 f835 	bl	800041c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003b2:	bf00      	nop
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	200000b4 	.word	0x200000b4
 80003bc:	40004400 	.word	0x40004400

080003c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	b085      	sub	sp, #20
 80003c4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003c6:	4b14      	ldr	r3, [pc, #80]	; (8000418 <MX_GPIO_Init+0x58>)
 80003c8:	699b      	ldr	r3, [r3, #24]
 80003ca:	4a13      	ldr	r2, [pc, #76]	; (8000418 <MX_GPIO_Init+0x58>)
 80003cc:	f043 0320 	orr.w	r3, r3, #32
 80003d0:	6193      	str	r3, [r2, #24]
 80003d2:	4b11      	ldr	r3, [pc, #68]	; (8000418 <MX_GPIO_Init+0x58>)
 80003d4:	699b      	ldr	r3, [r3, #24]
 80003d6:	f003 0320 	and.w	r3, r3, #32
 80003da:	60fb      	str	r3, [r7, #12]
 80003dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003de:	4b0e      	ldr	r3, [pc, #56]	; (8000418 <MX_GPIO_Init+0x58>)
 80003e0:	699b      	ldr	r3, [r3, #24]
 80003e2:	4a0d      	ldr	r2, [pc, #52]	; (8000418 <MX_GPIO_Init+0x58>)
 80003e4:	f043 0304 	orr.w	r3, r3, #4
 80003e8:	6193      	str	r3, [r2, #24]
 80003ea:	4b0b      	ldr	r3, [pc, #44]	; (8000418 <MX_GPIO_Init+0x58>)
 80003ec:	699b      	ldr	r3, [r3, #24]
 80003ee:	f003 0304 	and.w	r3, r3, #4
 80003f2:	60bb      	str	r3, [r7, #8]
 80003f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f6:	4b08      	ldr	r3, [pc, #32]	; (8000418 <MX_GPIO_Init+0x58>)
 80003f8:	699b      	ldr	r3, [r3, #24]
 80003fa:	4a07      	ldr	r2, [pc, #28]	; (8000418 <MX_GPIO_Init+0x58>)
 80003fc:	f043 0308 	orr.w	r3, r3, #8
 8000400:	6193      	str	r3, [r2, #24]
 8000402:	4b05      	ldr	r3, [pc, #20]	; (8000418 <MX_GPIO_Init+0x58>)
 8000404:	699b      	ldr	r3, [r3, #24]
 8000406:	f003 0308 	and.w	r3, r3, #8
 800040a:	607b      	str	r3, [r7, #4]
 800040c:	687b      	ldr	r3, [r7, #4]

}
 800040e:	bf00      	nop
 8000410:	3714      	adds	r7, #20
 8000412:	46bd      	mov	sp, r7
 8000414:	bc80      	pop	{r7}
 8000416:	4770      	bx	lr
 8000418:	40021000 	.word	0x40021000

0800041c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000420:	b672      	cpsid	i
}
 8000422:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000424:	e7fe      	b.n	8000424 <Error_Handler+0x8>
	...

08000428 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000428:	b480      	push	{r7}
 800042a:	b085      	sub	sp, #20
 800042c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800042e:	4b15      	ldr	r3, [pc, #84]	; (8000484 <HAL_MspInit+0x5c>)
 8000430:	699b      	ldr	r3, [r3, #24]
 8000432:	4a14      	ldr	r2, [pc, #80]	; (8000484 <HAL_MspInit+0x5c>)
 8000434:	f043 0301 	orr.w	r3, r3, #1
 8000438:	6193      	str	r3, [r2, #24]
 800043a:	4b12      	ldr	r3, [pc, #72]	; (8000484 <HAL_MspInit+0x5c>)
 800043c:	699b      	ldr	r3, [r3, #24]
 800043e:	f003 0301 	and.w	r3, r3, #1
 8000442:	60bb      	str	r3, [r7, #8]
 8000444:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000446:	4b0f      	ldr	r3, [pc, #60]	; (8000484 <HAL_MspInit+0x5c>)
 8000448:	69db      	ldr	r3, [r3, #28]
 800044a:	4a0e      	ldr	r2, [pc, #56]	; (8000484 <HAL_MspInit+0x5c>)
 800044c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000450:	61d3      	str	r3, [r2, #28]
 8000452:	4b0c      	ldr	r3, [pc, #48]	; (8000484 <HAL_MspInit+0x5c>)
 8000454:	69db      	ldr	r3, [r3, #28]
 8000456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800045a:	607b      	str	r3, [r7, #4]
 800045c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800045e:	4b0a      	ldr	r3, [pc, #40]	; (8000488 <HAL_MspInit+0x60>)
 8000460:	685b      	ldr	r3, [r3, #4]
 8000462:	60fb      	str	r3, [r7, #12]
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800046a:	60fb      	str	r3, [r7, #12]
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000472:	60fb      	str	r3, [r7, #12]
 8000474:	4a04      	ldr	r2, [pc, #16]	; (8000488 <HAL_MspInit+0x60>)
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800047a:	bf00      	nop
 800047c:	3714      	adds	r7, #20
 800047e:	46bd      	mov	sp, r7
 8000480:	bc80      	pop	{r7}
 8000482:	4770      	bx	lr
 8000484:	40021000 	.word	0x40021000
 8000488:	40010000 	.word	0x40010000

0800048c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b088      	sub	sp, #32
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000494:	f107 0310 	add.w	r3, r7, #16
 8000498:	2200      	movs	r2, #0
 800049a:	601a      	str	r2, [r3, #0]
 800049c:	605a      	str	r2, [r3, #4]
 800049e:	609a      	str	r2, [r3, #8]
 80004a0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	4a1f      	ldr	r2, [pc, #124]	; (8000524 <HAL_UART_MspInit+0x98>)
 80004a8:	4293      	cmp	r3, r2
 80004aa:	d137      	bne.n	800051c <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004ac:	4b1e      	ldr	r3, [pc, #120]	; (8000528 <HAL_UART_MspInit+0x9c>)
 80004ae:	69db      	ldr	r3, [r3, #28]
 80004b0:	4a1d      	ldr	r2, [pc, #116]	; (8000528 <HAL_UART_MspInit+0x9c>)
 80004b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004b6:	61d3      	str	r3, [r2, #28]
 80004b8:	4b1b      	ldr	r3, [pc, #108]	; (8000528 <HAL_UART_MspInit+0x9c>)
 80004ba:	69db      	ldr	r3, [r3, #28]
 80004bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004c0:	60fb      	str	r3, [r7, #12]
 80004c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004c4:	4b18      	ldr	r3, [pc, #96]	; (8000528 <HAL_UART_MspInit+0x9c>)
 80004c6:	699b      	ldr	r3, [r3, #24]
 80004c8:	4a17      	ldr	r2, [pc, #92]	; (8000528 <HAL_UART_MspInit+0x9c>)
 80004ca:	f043 0304 	orr.w	r3, r3, #4
 80004ce:	6193      	str	r3, [r2, #24]
 80004d0:	4b15      	ldr	r3, [pc, #84]	; (8000528 <HAL_UART_MspInit+0x9c>)
 80004d2:	699b      	ldr	r3, [r3, #24]
 80004d4:	f003 0304 	and.w	r3, r3, #4
 80004d8:	60bb      	str	r3, [r7, #8]
 80004da:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80004dc:	2304      	movs	r3, #4
 80004de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004e0:	2302      	movs	r3, #2
 80004e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004e4:	2303      	movs	r3, #3
 80004e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e8:	f107 0310 	add.w	r3, r7, #16
 80004ec:	4619      	mov	r1, r3
 80004ee:	480f      	ldr	r0, [pc, #60]	; (800052c <HAL_UART_MspInit+0xa0>)
 80004f0:	f000 fb62 	bl	8000bb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80004f4:	2308      	movs	r3, #8
 80004f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004f8:	2300      	movs	r3, #0
 80004fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fc:	2300      	movs	r3, #0
 80004fe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000500:	f107 0310 	add.w	r3, r7, #16
 8000504:	4619      	mov	r1, r3
 8000506:	4809      	ldr	r0, [pc, #36]	; (800052c <HAL_UART_MspInit+0xa0>)
 8000508:	f000 fb56 	bl	8000bb8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800050c:	2200      	movs	r2, #0
 800050e:	2100      	movs	r1, #0
 8000510:	2026      	movs	r0, #38	; 0x26
 8000512:	f000 fa6a 	bl	80009ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000516:	2026      	movs	r0, #38	; 0x26
 8000518:	f000 fa83 	bl	8000a22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800051c:	bf00      	nop
 800051e:	3720      	adds	r7, #32
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	40004400 	.word	0x40004400
 8000528:	40021000 	.word	0x40021000
 800052c:	40010800 	.word	0x40010800

08000530 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000534:	e7fe      	b.n	8000534 <NMI_Handler+0x4>

08000536 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000536:	b480      	push	{r7}
 8000538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800053a:	e7fe      	b.n	800053a <HardFault_Handler+0x4>

0800053c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000540:	e7fe      	b.n	8000540 <MemManage_Handler+0x4>

08000542 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000542:	b480      	push	{r7}
 8000544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000546:	e7fe      	b.n	8000546 <BusFault_Handler+0x4>

08000548 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800054c:	e7fe      	b.n	800054c <UsageFault_Handler+0x4>

0800054e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800054e:	b480      	push	{r7}
 8000550:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000552:	bf00      	nop
 8000554:	46bd      	mov	sp, r7
 8000556:	bc80      	pop	{r7}
 8000558:	4770      	bx	lr

0800055a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800055a:	b480      	push	{r7}
 800055c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800055e:	bf00      	nop
 8000560:	46bd      	mov	sp, r7
 8000562:	bc80      	pop	{r7}
 8000564:	4770      	bx	lr

08000566 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000566:	b480      	push	{r7}
 8000568:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800056a:	bf00      	nop
 800056c:	46bd      	mov	sp, r7
 800056e:	bc80      	pop	{r7}
 8000570:	4770      	bx	lr

08000572 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000572:	b580      	push	{r7, lr}
 8000574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000576:	f000 f945 	bl	8000804 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800057a:	bf00      	nop
 800057c:	bd80      	pop	{r7, pc}
	...

08000580 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000584:	4802      	ldr	r0, [pc, #8]	; (8000590 <USART2_IRQHandler+0x10>)
 8000586:	f001 f9e1 	bl	800194c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800058a:	bf00      	nop
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	200000b4 	.word	0x200000b4

08000594 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	4603      	mov	r3, r0
 800059c:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 800059e:	4b0e      	ldr	r3, [pc, #56]	; (80005d8 <ITM_SendChar+0x44>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	4a0d      	ldr	r2, [pc, #52]	; (80005d8 <ITM_SendChar+0x44>)
 80005a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80005a8:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 80005aa:	4b0c      	ldr	r3, [pc, #48]	; (80005dc <ITM_SendChar+0x48>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4a0b      	ldr	r2, [pc, #44]	; (80005dc <ITM_SendChar+0x48>)
 80005b0:	f043 0301 	orr.w	r3, r3, #1
 80005b4:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80005b6:	bf00      	nop
 80005b8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	f003 0301 	and.w	r3, r3, #1
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d0f8      	beq.n	80005b8 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80005c6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	6013      	str	r3, [r2, #0]
}
 80005ce:	bf00      	nop
 80005d0:	370c      	adds	r7, #12
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr
 80005d8:	e000edfc 	.word	0xe000edfc
 80005dc:	e0000e00 	.word	0xe0000e00

080005e0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b086      	sub	sp, #24
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	60f8      	str	r0, [r7, #12]
 80005e8:	60b9      	str	r1, [r7, #8]
 80005ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005ec:	2300      	movs	r3, #0
 80005ee:	617b      	str	r3, [r7, #20]
 80005f0:	e00a      	b.n	8000608 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80005f2:	f3af 8000 	nop.w
 80005f6:	4601      	mov	r1, r0
 80005f8:	68bb      	ldr	r3, [r7, #8]
 80005fa:	1c5a      	adds	r2, r3, #1
 80005fc:	60ba      	str	r2, [r7, #8]
 80005fe:	b2ca      	uxtb	r2, r1
 8000600:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	3301      	adds	r3, #1
 8000606:	617b      	str	r3, [r7, #20]
 8000608:	697a      	ldr	r2, [r7, #20]
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	429a      	cmp	r2, r3
 800060e:	dbf0      	blt.n	80005f2 <_read+0x12>
	}

return len;
 8000610:	687b      	ldr	r3, [r7, #4]
}
 8000612:	4618      	mov	r0, r3
 8000614:	3718      	adds	r7, #24
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}

0800061a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800061a:	b580      	push	{r7, lr}
 800061c:	b086      	sub	sp, #24
 800061e:	af00      	add	r7, sp, #0
 8000620:	60f8      	str	r0, [r7, #12]
 8000622:	60b9      	str	r1, [r7, #8]
 8000624:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000626:	2300      	movs	r3, #0
 8000628:	617b      	str	r3, [r7, #20]
 800062a:	e009      	b.n	8000640 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++); // И пропишем наш код для printf
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	1c5a      	adds	r2, r3, #1
 8000630:	60ba      	str	r2, [r7, #8]
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	4618      	mov	r0, r3
 8000636:	f7ff ffad 	bl	8000594 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	3301      	adds	r3, #1
 800063e:	617b      	str	r3, [r7, #20]
 8000640:	697a      	ldr	r2, [r7, #20]
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	429a      	cmp	r2, r3
 8000646:	dbf1      	blt.n	800062c <_write+0x12>
	}
	return len;
 8000648:	687b      	ldr	r3, [r7, #4]
}
 800064a:	4618      	mov	r0, r3
 800064c:	3718      	adds	r7, #24
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}

08000652 <_close>:

int _close(int file)
{
 8000652:	b480      	push	{r7}
 8000654:	b083      	sub	sp, #12
 8000656:	af00      	add	r7, sp, #0
 8000658:	6078      	str	r0, [r7, #4]
	return -1;
 800065a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800065e:	4618      	mov	r0, r3
 8000660:	370c      	adds	r7, #12
 8000662:	46bd      	mov	sp, r7
 8000664:	bc80      	pop	{r7}
 8000666:	4770      	bx	lr

08000668 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
 8000670:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000678:	605a      	str	r2, [r3, #4]
	return 0;
 800067a:	2300      	movs	r3, #0
}
 800067c:	4618      	mov	r0, r3
 800067e:	370c      	adds	r7, #12
 8000680:	46bd      	mov	sp, r7
 8000682:	bc80      	pop	{r7}
 8000684:	4770      	bx	lr

08000686 <_isatty>:

int _isatty(int file)
{
 8000686:	b480      	push	{r7}
 8000688:	b083      	sub	sp, #12
 800068a:	af00      	add	r7, sp, #0
 800068c:	6078      	str	r0, [r7, #4]
	return 1;
 800068e:	2301      	movs	r3, #1
}
 8000690:	4618      	mov	r0, r3
 8000692:	370c      	adds	r7, #12
 8000694:	46bd      	mov	sp, r7
 8000696:	bc80      	pop	{r7}
 8000698:	4770      	bx	lr

0800069a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800069a:	b480      	push	{r7}
 800069c:	b085      	sub	sp, #20
 800069e:	af00      	add	r7, sp, #0
 80006a0:	60f8      	str	r0, [r7, #12]
 80006a2:	60b9      	str	r1, [r7, #8]
 80006a4:	607a      	str	r2, [r7, #4]
	return 0;
 80006a6:	2300      	movs	r3, #0
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3714      	adds	r7, #20
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bc80      	pop	{r7}
 80006b0:	4770      	bx	lr
	...

080006b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b086      	sub	sp, #24
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006bc:	4a14      	ldr	r2, [pc, #80]	; (8000710 <_sbrk+0x5c>)
 80006be:	4b15      	ldr	r3, [pc, #84]	; (8000714 <_sbrk+0x60>)
 80006c0:	1ad3      	subs	r3, r2, r3
 80006c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006c8:	4b13      	ldr	r3, [pc, #76]	; (8000718 <_sbrk+0x64>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d102      	bne.n	80006d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006d0:	4b11      	ldr	r3, [pc, #68]	; (8000718 <_sbrk+0x64>)
 80006d2:	4a12      	ldr	r2, [pc, #72]	; (800071c <_sbrk+0x68>)
 80006d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006d6:	4b10      	ldr	r3, [pc, #64]	; (8000718 <_sbrk+0x64>)
 80006d8:	681a      	ldr	r2, [r3, #0]
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	4413      	add	r3, r2
 80006de:	693a      	ldr	r2, [r7, #16]
 80006e0:	429a      	cmp	r2, r3
 80006e2:	d207      	bcs.n	80006f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006e4:	f001 fd40 	bl	8002168 <__errno>
 80006e8:	4603      	mov	r3, r0
 80006ea:	220c      	movs	r2, #12
 80006ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80006f2:	e009      	b.n	8000708 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006f4:	4b08      	ldr	r3, [pc, #32]	; (8000718 <_sbrk+0x64>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006fa:	4b07      	ldr	r3, [pc, #28]	; (8000718 <_sbrk+0x64>)
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4413      	add	r3, r2
 8000702:	4a05      	ldr	r2, [pc, #20]	; (8000718 <_sbrk+0x64>)
 8000704:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000706:	68fb      	ldr	r3, [r7, #12]
}
 8000708:	4618      	mov	r0, r3
 800070a:	3718      	adds	r7, #24
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	20005000 	.word	0x20005000
 8000714:	00000400 	.word	0x00000400
 8000718:	200000a8 	.word	0x200000a8
 800071c:	20000110 	.word	0x20000110

08000720 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	bc80      	pop	{r7}
 800072a:	4770      	bx	lr

0800072c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800072c:	480c      	ldr	r0, [pc, #48]	; (8000760 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800072e:	490d      	ldr	r1, [pc, #52]	; (8000764 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000730:	4a0d      	ldr	r2, [pc, #52]	; (8000768 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000732:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000734:	e002      	b.n	800073c <LoopCopyDataInit>

08000736 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000736:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000738:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800073a:	3304      	adds	r3, #4

0800073c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800073c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800073e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000740:	d3f9      	bcc.n	8000736 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000742:	4a0a      	ldr	r2, [pc, #40]	; (800076c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000744:	4c0a      	ldr	r4, [pc, #40]	; (8000770 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000746:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000748:	e001      	b.n	800074e <LoopFillZerobss>

0800074a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800074a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800074c:	3204      	adds	r2, #4

0800074e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800074e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000750:	d3fb      	bcc.n	800074a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000752:	f7ff ffe5 	bl	8000720 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000756:	f001 fd0d 	bl	8002174 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800075a:	f7ff fd9f 	bl	800029c <main>
  bx lr
 800075e:	4770      	bx	lr
  ldr r0, =_sdata
 8000760:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000764:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000768:	080031c8 	.word	0x080031c8
  ldr r2, =_sbss
 800076c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000770:	20000110 	.word	0x20000110

08000774 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000774:	e7fe      	b.n	8000774 <ADC1_2_IRQHandler>
	...

08000778 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800077c:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <HAL_Init+0x28>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a07      	ldr	r2, [pc, #28]	; (80007a0 <HAL_Init+0x28>)
 8000782:	f043 0310 	orr.w	r3, r3, #16
 8000786:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000788:	2003      	movs	r0, #3
 800078a:	f000 f923 	bl	80009d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800078e:	200f      	movs	r0, #15
 8000790:	f000 f808 	bl	80007a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000794:	f7ff fe48 	bl	8000428 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000798:	2300      	movs	r3, #0
}
 800079a:	4618      	mov	r0, r3
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40022000 	.word	0x40022000

080007a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007ac:	4b12      	ldr	r3, [pc, #72]	; (80007f8 <HAL_InitTick+0x54>)
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	4b12      	ldr	r3, [pc, #72]	; (80007fc <HAL_InitTick+0x58>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	4619      	mov	r1, r3
 80007b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80007be:	fbb2 f3f3 	udiv	r3, r2, r3
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 f93b 	bl	8000a3e <HAL_SYSTICK_Config>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007ce:	2301      	movs	r3, #1
 80007d0:	e00e      	b.n	80007f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2b0f      	cmp	r3, #15
 80007d6:	d80a      	bhi.n	80007ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007d8:	2200      	movs	r2, #0
 80007da:	6879      	ldr	r1, [r7, #4]
 80007dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007e0:	f000 f903 	bl	80009ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007e4:	4a06      	ldr	r2, [pc, #24]	; (8000800 <HAL_InitTick+0x5c>)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007ea:	2300      	movs	r3, #0
 80007ec:	e000      	b.n	80007f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3708      	adds	r7, #8
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000008 	.word	0x20000008
 80007fc:	20000010 	.word	0x20000010
 8000800:	2000000c 	.word	0x2000000c

08000804 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000808:	4b05      	ldr	r3, [pc, #20]	; (8000820 <HAL_IncTick+0x1c>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	461a      	mov	r2, r3
 800080e:	4b05      	ldr	r3, [pc, #20]	; (8000824 <HAL_IncTick+0x20>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4413      	add	r3, r2
 8000814:	4a03      	ldr	r2, [pc, #12]	; (8000824 <HAL_IncTick+0x20>)
 8000816:	6013      	str	r3, [r2, #0]
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	bc80      	pop	{r7}
 800081e:	4770      	bx	lr
 8000820:	20000010 	.word	0x20000010
 8000824:	200000fc 	.word	0x200000fc

08000828 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  return uwTick;
 800082c:	4b02      	ldr	r3, [pc, #8]	; (8000838 <HAL_GetTick+0x10>)
 800082e:	681b      	ldr	r3, [r3, #0]
}
 8000830:	4618      	mov	r0, r3
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr
 8000838:	200000fc 	.word	0x200000fc

0800083c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800083c:	b480      	push	{r7}
 800083e:	b085      	sub	sp, #20
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	f003 0307 	and.w	r3, r3, #7
 800084a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800084c:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <__NVIC_SetPriorityGrouping+0x44>)
 800084e:	68db      	ldr	r3, [r3, #12]
 8000850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000852:	68ba      	ldr	r2, [r7, #8]
 8000854:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000858:	4013      	ands	r3, r2
 800085a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000864:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800086c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800086e:	4a04      	ldr	r2, [pc, #16]	; (8000880 <__NVIC_SetPriorityGrouping+0x44>)
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	60d3      	str	r3, [r2, #12]
}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	bc80      	pop	{r7}
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	e000ed00 	.word	0xe000ed00

08000884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000888:	4b04      	ldr	r3, [pc, #16]	; (800089c <__NVIC_GetPriorityGrouping+0x18>)
 800088a:	68db      	ldr	r3, [r3, #12]
 800088c:	0a1b      	lsrs	r3, r3, #8
 800088e:	f003 0307 	and.w	r3, r3, #7
}
 8000892:	4618      	mov	r0, r3
 8000894:	46bd      	mov	sp, r7
 8000896:	bc80      	pop	{r7}
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	e000ed00 	.word	0xe000ed00

080008a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	db0b      	blt.n	80008ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008b2:	79fb      	ldrb	r3, [r7, #7]
 80008b4:	f003 021f 	and.w	r2, r3, #31
 80008b8:	4906      	ldr	r1, [pc, #24]	; (80008d4 <__NVIC_EnableIRQ+0x34>)
 80008ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008be:	095b      	lsrs	r3, r3, #5
 80008c0:	2001      	movs	r0, #1
 80008c2:	fa00 f202 	lsl.w	r2, r0, r2
 80008c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008ca:	bf00      	nop
 80008cc:	370c      	adds	r7, #12
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc80      	pop	{r7}
 80008d2:	4770      	bx	lr
 80008d4:	e000e100 	.word	0xe000e100

080008d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	6039      	str	r1, [r7, #0]
 80008e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	db0a      	blt.n	8000902 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	b2da      	uxtb	r2, r3
 80008f0:	490c      	ldr	r1, [pc, #48]	; (8000924 <__NVIC_SetPriority+0x4c>)
 80008f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f6:	0112      	lsls	r2, r2, #4
 80008f8:	b2d2      	uxtb	r2, r2
 80008fa:	440b      	add	r3, r1
 80008fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000900:	e00a      	b.n	8000918 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	b2da      	uxtb	r2, r3
 8000906:	4908      	ldr	r1, [pc, #32]	; (8000928 <__NVIC_SetPriority+0x50>)
 8000908:	79fb      	ldrb	r3, [r7, #7]
 800090a:	f003 030f 	and.w	r3, r3, #15
 800090e:	3b04      	subs	r3, #4
 8000910:	0112      	lsls	r2, r2, #4
 8000912:	b2d2      	uxtb	r2, r2
 8000914:	440b      	add	r3, r1
 8000916:	761a      	strb	r2, [r3, #24]
}
 8000918:	bf00      	nop
 800091a:	370c      	adds	r7, #12
 800091c:	46bd      	mov	sp, r7
 800091e:	bc80      	pop	{r7}
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	e000e100 	.word	0xe000e100
 8000928:	e000ed00 	.word	0xe000ed00

0800092c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800092c:	b480      	push	{r7}
 800092e:	b089      	sub	sp, #36	; 0x24
 8000930:	af00      	add	r7, sp, #0
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	f003 0307 	and.w	r3, r3, #7
 800093e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000940:	69fb      	ldr	r3, [r7, #28]
 8000942:	f1c3 0307 	rsb	r3, r3, #7
 8000946:	2b04      	cmp	r3, #4
 8000948:	bf28      	it	cs
 800094a:	2304      	movcs	r3, #4
 800094c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800094e:	69fb      	ldr	r3, [r7, #28]
 8000950:	3304      	adds	r3, #4
 8000952:	2b06      	cmp	r3, #6
 8000954:	d902      	bls.n	800095c <NVIC_EncodePriority+0x30>
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	3b03      	subs	r3, #3
 800095a:	e000      	b.n	800095e <NVIC_EncodePriority+0x32>
 800095c:	2300      	movs	r3, #0
 800095e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000960:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000964:	69bb      	ldr	r3, [r7, #24]
 8000966:	fa02 f303 	lsl.w	r3, r2, r3
 800096a:	43da      	mvns	r2, r3
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	401a      	ands	r2, r3
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000974:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	fa01 f303 	lsl.w	r3, r1, r3
 800097e:	43d9      	mvns	r1, r3
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000984:	4313      	orrs	r3, r2
         );
}
 8000986:	4618      	mov	r0, r3
 8000988:	3724      	adds	r7, #36	; 0x24
 800098a:	46bd      	mov	sp, r7
 800098c:	bc80      	pop	{r7}
 800098e:	4770      	bx	lr

08000990 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3b01      	subs	r3, #1
 800099c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009a0:	d301      	bcc.n	80009a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009a2:	2301      	movs	r3, #1
 80009a4:	e00f      	b.n	80009c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009a6:	4a0a      	ldr	r2, [pc, #40]	; (80009d0 <SysTick_Config+0x40>)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	3b01      	subs	r3, #1
 80009ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ae:	210f      	movs	r1, #15
 80009b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009b4:	f7ff ff90 	bl	80008d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009b8:	4b05      	ldr	r3, [pc, #20]	; (80009d0 <SysTick_Config+0x40>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009be:	4b04      	ldr	r3, [pc, #16]	; (80009d0 <SysTick_Config+0x40>)
 80009c0:	2207      	movs	r2, #7
 80009c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009c4:	2300      	movs	r3, #0
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	e000e010 	.word	0xe000e010

080009d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f7ff ff2d 	bl	800083c <__NVIC_SetPriorityGrouping>
}
 80009e2:	bf00      	nop
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}

080009ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b086      	sub	sp, #24
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	4603      	mov	r3, r0
 80009f2:	60b9      	str	r1, [r7, #8]
 80009f4:	607a      	str	r2, [r7, #4]
 80009f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009f8:	2300      	movs	r3, #0
 80009fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009fc:	f7ff ff42 	bl	8000884 <__NVIC_GetPriorityGrouping>
 8000a00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a02:	687a      	ldr	r2, [r7, #4]
 8000a04:	68b9      	ldr	r1, [r7, #8]
 8000a06:	6978      	ldr	r0, [r7, #20]
 8000a08:	f7ff ff90 	bl	800092c <NVIC_EncodePriority>
 8000a0c:	4602      	mov	r2, r0
 8000a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a12:	4611      	mov	r1, r2
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff ff5f 	bl	80008d8 <__NVIC_SetPriority>
}
 8000a1a:	bf00      	nop
 8000a1c:	3718      	adds	r7, #24
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}

08000a22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b082      	sub	sp, #8
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	4603      	mov	r3, r0
 8000a2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a30:	4618      	mov	r0, r3
 8000a32:	f7ff ff35 	bl	80008a0 <__NVIC_EnableIRQ>
}
 8000a36:	bf00      	nop
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b082      	sub	sp, #8
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a46:	6878      	ldr	r0, [r7, #4]
 8000a48:	f7ff ffa2 	bl	8000990 <SysTick_Config>
 8000a4c:	4603      	mov	r3, r0
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a56:	b480      	push	{r7}
 8000a58:	b085      	sub	sp, #20
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000a68:	2b02      	cmp	r3, #2
 8000a6a:	d008      	beq.n	8000a7e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2204      	movs	r2, #4
 8000a70:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2200      	movs	r2, #0
 8000a76:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	e020      	b.n	8000ac0 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f022 020e 	bic.w	r2, r2, #14
 8000a8c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f022 0201 	bic.w	r2, r2, #1
 8000a9c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	fa01 f202 	lsl.w	r2, r1, r2
 8000aac:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2200      	movs	r2, #0
 8000aba:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3714      	adds	r7, #20
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bc80      	pop	{r7}
 8000ac8:	4770      	bx	lr
	...

08000acc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d005      	beq.n	8000aee <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2204      	movs	r2, #4
 8000ae6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	73fb      	strb	r3, [r7, #15]
 8000aec:	e051      	b.n	8000b92 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f022 020e 	bic.w	r2, r2, #14
 8000afc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	681a      	ldr	r2, [r3, #0]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	f022 0201 	bic.w	r2, r2, #1
 8000b0c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a22      	ldr	r2, [pc, #136]	; (8000b9c <HAL_DMA_Abort_IT+0xd0>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d029      	beq.n	8000b6c <HAL_DMA_Abort_IT+0xa0>
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a20      	ldr	r2, [pc, #128]	; (8000ba0 <HAL_DMA_Abort_IT+0xd4>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d022      	beq.n	8000b68 <HAL_DMA_Abort_IT+0x9c>
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a1f      	ldr	r2, [pc, #124]	; (8000ba4 <HAL_DMA_Abort_IT+0xd8>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d01a      	beq.n	8000b62 <HAL_DMA_Abort_IT+0x96>
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a1d      	ldr	r2, [pc, #116]	; (8000ba8 <HAL_DMA_Abort_IT+0xdc>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d012      	beq.n	8000b5c <HAL_DMA_Abort_IT+0x90>
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4a1c      	ldr	r2, [pc, #112]	; (8000bac <HAL_DMA_Abort_IT+0xe0>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d00a      	beq.n	8000b56 <HAL_DMA_Abort_IT+0x8a>
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a1a      	ldr	r2, [pc, #104]	; (8000bb0 <HAL_DMA_Abort_IT+0xe4>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d102      	bne.n	8000b50 <HAL_DMA_Abort_IT+0x84>
 8000b4a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000b4e:	e00e      	b.n	8000b6e <HAL_DMA_Abort_IT+0xa2>
 8000b50:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000b54:	e00b      	b.n	8000b6e <HAL_DMA_Abort_IT+0xa2>
 8000b56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b5a:	e008      	b.n	8000b6e <HAL_DMA_Abort_IT+0xa2>
 8000b5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b60:	e005      	b.n	8000b6e <HAL_DMA_Abort_IT+0xa2>
 8000b62:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b66:	e002      	b.n	8000b6e <HAL_DMA_Abort_IT+0xa2>
 8000b68:	2310      	movs	r3, #16
 8000b6a:	e000      	b.n	8000b6e <HAL_DMA_Abort_IT+0xa2>
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	4a11      	ldr	r2, [pc, #68]	; (8000bb4 <HAL_DMA_Abort_IT+0xe8>)
 8000b70:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2201      	movs	r2, #1
 8000b76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d003      	beq.n	8000b92 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	4798      	blx	r3
    } 
  }
  return status;
 8000b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	3710      	adds	r7, #16
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	40020008 	.word	0x40020008
 8000ba0:	4002001c 	.word	0x4002001c
 8000ba4:	40020030 	.word	0x40020030
 8000ba8:	40020044 	.word	0x40020044
 8000bac:	40020058 	.word	0x40020058
 8000bb0:	4002006c 	.word	0x4002006c
 8000bb4:	40020000 	.word	0x40020000

08000bb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b08b      	sub	sp, #44	; 0x2c
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bca:	e169      	b.n	8000ea0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bcc:	2201      	movs	r2, #1
 8000bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	69fa      	ldr	r2, [r7, #28]
 8000bdc:	4013      	ands	r3, r2
 8000bde:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000be0:	69ba      	ldr	r2, [r7, #24]
 8000be2:	69fb      	ldr	r3, [r7, #28]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	f040 8158 	bne.w	8000e9a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	4a9a      	ldr	r2, [pc, #616]	; (8000e58 <HAL_GPIO_Init+0x2a0>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d05e      	beq.n	8000cb2 <HAL_GPIO_Init+0xfa>
 8000bf4:	4a98      	ldr	r2, [pc, #608]	; (8000e58 <HAL_GPIO_Init+0x2a0>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d875      	bhi.n	8000ce6 <HAL_GPIO_Init+0x12e>
 8000bfa:	4a98      	ldr	r2, [pc, #608]	; (8000e5c <HAL_GPIO_Init+0x2a4>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d058      	beq.n	8000cb2 <HAL_GPIO_Init+0xfa>
 8000c00:	4a96      	ldr	r2, [pc, #600]	; (8000e5c <HAL_GPIO_Init+0x2a4>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d86f      	bhi.n	8000ce6 <HAL_GPIO_Init+0x12e>
 8000c06:	4a96      	ldr	r2, [pc, #600]	; (8000e60 <HAL_GPIO_Init+0x2a8>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d052      	beq.n	8000cb2 <HAL_GPIO_Init+0xfa>
 8000c0c:	4a94      	ldr	r2, [pc, #592]	; (8000e60 <HAL_GPIO_Init+0x2a8>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d869      	bhi.n	8000ce6 <HAL_GPIO_Init+0x12e>
 8000c12:	4a94      	ldr	r2, [pc, #592]	; (8000e64 <HAL_GPIO_Init+0x2ac>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d04c      	beq.n	8000cb2 <HAL_GPIO_Init+0xfa>
 8000c18:	4a92      	ldr	r2, [pc, #584]	; (8000e64 <HAL_GPIO_Init+0x2ac>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d863      	bhi.n	8000ce6 <HAL_GPIO_Init+0x12e>
 8000c1e:	4a92      	ldr	r2, [pc, #584]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d046      	beq.n	8000cb2 <HAL_GPIO_Init+0xfa>
 8000c24:	4a90      	ldr	r2, [pc, #576]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d85d      	bhi.n	8000ce6 <HAL_GPIO_Init+0x12e>
 8000c2a:	2b12      	cmp	r3, #18
 8000c2c:	d82a      	bhi.n	8000c84 <HAL_GPIO_Init+0xcc>
 8000c2e:	2b12      	cmp	r3, #18
 8000c30:	d859      	bhi.n	8000ce6 <HAL_GPIO_Init+0x12e>
 8000c32:	a201      	add	r2, pc, #4	; (adr r2, 8000c38 <HAL_GPIO_Init+0x80>)
 8000c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c38:	08000cb3 	.word	0x08000cb3
 8000c3c:	08000c8d 	.word	0x08000c8d
 8000c40:	08000c9f 	.word	0x08000c9f
 8000c44:	08000ce1 	.word	0x08000ce1
 8000c48:	08000ce7 	.word	0x08000ce7
 8000c4c:	08000ce7 	.word	0x08000ce7
 8000c50:	08000ce7 	.word	0x08000ce7
 8000c54:	08000ce7 	.word	0x08000ce7
 8000c58:	08000ce7 	.word	0x08000ce7
 8000c5c:	08000ce7 	.word	0x08000ce7
 8000c60:	08000ce7 	.word	0x08000ce7
 8000c64:	08000ce7 	.word	0x08000ce7
 8000c68:	08000ce7 	.word	0x08000ce7
 8000c6c:	08000ce7 	.word	0x08000ce7
 8000c70:	08000ce7 	.word	0x08000ce7
 8000c74:	08000ce7 	.word	0x08000ce7
 8000c78:	08000ce7 	.word	0x08000ce7
 8000c7c:	08000c95 	.word	0x08000c95
 8000c80:	08000ca9 	.word	0x08000ca9
 8000c84:	4a79      	ldr	r2, [pc, #484]	; (8000e6c <HAL_GPIO_Init+0x2b4>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d013      	beq.n	8000cb2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c8a:	e02c      	b.n	8000ce6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	68db      	ldr	r3, [r3, #12]
 8000c90:	623b      	str	r3, [r7, #32]
          break;
 8000c92:	e029      	b.n	8000ce8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	3304      	adds	r3, #4
 8000c9a:	623b      	str	r3, [r7, #32]
          break;
 8000c9c:	e024      	b.n	8000ce8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	68db      	ldr	r3, [r3, #12]
 8000ca2:	3308      	adds	r3, #8
 8000ca4:	623b      	str	r3, [r7, #32]
          break;
 8000ca6:	e01f      	b.n	8000ce8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	330c      	adds	r3, #12
 8000cae:	623b      	str	r3, [r7, #32]
          break;
 8000cb0:	e01a      	b.n	8000ce8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	689b      	ldr	r3, [r3, #8]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d102      	bne.n	8000cc0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cba:	2304      	movs	r3, #4
 8000cbc:	623b      	str	r3, [r7, #32]
          break;
 8000cbe:	e013      	b.n	8000ce8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	689b      	ldr	r3, [r3, #8]
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d105      	bne.n	8000cd4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cc8:	2308      	movs	r3, #8
 8000cca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	69fa      	ldr	r2, [r7, #28]
 8000cd0:	611a      	str	r2, [r3, #16]
          break;
 8000cd2:	e009      	b.n	8000ce8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cd4:	2308      	movs	r3, #8
 8000cd6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	69fa      	ldr	r2, [r7, #28]
 8000cdc:	615a      	str	r2, [r3, #20]
          break;
 8000cde:	e003      	b.n	8000ce8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	623b      	str	r3, [r7, #32]
          break;
 8000ce4:	e000      	b.n	8000ce8 <HAL_GPIO_Init+0x130>
          break;
 8000ce6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ce8:	69bb      	ldr	r3, [r7, #24]
 8000cea:	2bff      	cmp	r3, #255	; 0xff
 8000cec:	d801      	bhi.n	8000cf2 <HAL_GPIO_Init+0x13a>
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	e001      	b.n	8000cf6 <HAL_GPIO_Init+0x13e>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000cf8:	69bb      	ldr	r3, [r7, #24]
 8000cfa:	2bff      	cmp	r3, #255	; 0xff
 8000cfc:	d802      	bhi.n	8000d04 <HAL_GPIO_Init+0x14c>
 8000cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	e002      	b.n	8000d0a <HAL_GPIO_Init+0x152>
 8000d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d06:	3b08      	subs	r3, #8
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	210f      	movs	r1, #15
 8000d12:	693b      	ldr	r3, [r7, #16]
 8000d14:	fa01 f303 	lsl.w	r3, r1, r3
 8000d18:	43db      	mvns	r3, r3
 8000d1a:	401a      	ands	r2, r3
 8000d1c:	6a39      	ldr	r1, [r7, #32]
 8000d1e:	693b      	ldr	r3, [r7, #16]
 8000d20:	fa01 f303 	lsl.w	r3, r1, r3
 8000d24:	431a      	orrs	r2, r3
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d38:	4b4d      	ldr	r3, [pc, #308]	; (8000e70 <HAL_GPIO_Init+0x2b8>)
 8000d3a:	699b      	ldr	r3, [r3, #24]
 8000d3c:	4a4c      	ldr	r2, [pc, #304]	; (8000e70 <HAL_GPIO_Init+0x2b8>)
 8000d3e:	f043 0301 	orr.w	r3, r3, #1
 8000d42:	6193      	str	r3, [r2, #24]
 8000d44:	4b4a      	ldr	r3, [pc, #296]	; (8000e70 <HAL_GPIO_Init+0x2b8>)
 8000d46:	699b      	ldr	r3, [r3, #24]
 8000d48:	f003 0301 	and.w	r3, r3, #1
 8000d4c:	60bb      	str	r3, [r7, #8]
 8000d4e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d50:	4a48      	ldr	r2, [pc, #288]	; (8000e74 <HAL_GPIO_Init+0x2bc>)
 8000d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d54:	089b      	lsrs	r3, r3, #2
 8000d56:	3302      	adds	r3, #2
 8000d58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d5c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d60:	f003 0303 	and.w	r3, r3, #3
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	220f      	movs	r2, #15
 8000d68:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	68fa      	ldr	r2, [r7, #12]
 8000d70:	4013      	ands	r3, r2
 8000d72:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	4a40      	ldr	r2, [pc, #256]	; (8000e78 <HAL_GPIO_Init+0x2c0>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d013      	beq.n	8000da4 <HAL_GPIO_Init+0x1ec>
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	4a3f      	ldr	r2, [pc, #252]	; (8000e7c <HAL_GPIO_Init+0x2c4>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d00d      	beq.n	8000da0 <HAL_GPIO_Init+0x1e8>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	4a3e      	ldr	r2, [pc, #248]	; (8000e80 <HAL_GPIO_Init+0x2c8>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d007      	beq.n	8000d9c <HAL_GPIO_Init+0x1e4>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4a3d      	ldr	r2, [pc, #244]	; (8000e84 <HAL_GPIO_Init+0x2cc>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d101      	bne.n	8000d98 <HAL_GPIO_Init+0x1e0>
 8000d94:	2303      	movs	r3, #3
 8000d96:	e006      	b.n	8000da6 <HAL_GPIO_Init+0x1ee>
 8000d98:	2304      	movs	r3, #4
 8000d9a:	e004      	b.n	8000da6 <HAL_GPIO_Init+0x1ee>
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	e002      	b.n	8000da6 <HAL_GPIO_Init+0x1ee>
 8000da0:	2301      	movs	r3, #1
 8000da2:	e000      	b.n	8000da6 <HAL_GPIO_Init+0x1ee>
 8000da4:	2300      	movs	r3, #0
 8000da6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000da8:	f002 0203 	and.w	r2, r2, #3
 8000dac:	0092      	lsls	r2, r2, #2
 8000dae:	4093      	lsls	r3, r2
 8000db0:	68fa      	ldr	r2, [r7, #12]
 8000db2:	4313      	orrs	r3, r2
 8000db4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000db6:	492f      	ldr	r1, [pc, #188]	; (8000e74 <HAL_GPIO_Init+0x2bc>)
 8000db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dba:	089b      	lsrs	r3, r3, #2
 8000dbc:	3302      	adds	r3, #2
 8000dbe:	68fa      	ldr	r2, [r7, #12]
 8000dc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d006      	beq.n	8000dde <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000dd0:	4b2d      	ldr	r3, [pc, #180]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	492c      	ldr	r1, [pc, #176]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000dd6:	69bb      	ldr	r3, [r7, #24]
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	600b      	str	r3, [r1, #0]
 8000ddc:	e006      	b.n	8000dec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000dde:	4b2a      	ldr	r3, [pc, #168]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	69bb      	ldr	r3, [r7, #24]
 8000de4:	43db      	mvns	r3, r3
 8000de6:	4928      	ldr	r1, [pc, #160]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000de8:	4013      	ands	r3, r2
 8000dea:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d006      	beq.n	8000e06 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000df8:	4b23      	ldr	r3, [pc, #140]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000dfa:	685a      	ldr	r2, [r3, #4]
 8000dfc:	4922      	ldr	r1, [pc, #136]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000dfe:	69bb      	ldr	r3, [r7, #24]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	604b      	str	r3, [r1, #4]
 8000e04:	e006      	b.n	8000e14 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e06:	4b20      	ldr	r3, [pc, #128]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000e08:	685a      	ldr	r2, [r3, #4]
 8000e0a:	69bb      	ldr	r3, [r7, #24]
 8000e0c:	43db      	mvns	r3, r3
 8000e0e:	491e      	ldr	r1, [pc, #120]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000e10:	4013      	ands	r3, r2
 8000e12:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d006      	beq.n	8000e2e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e20:	4b19      	ldr	r3, [pc, #100]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000e22:	689a      	ldr	r2, [r3, #8]
 8000e24:	4918      	ldr	r1, [pc, #96]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000e26:	69bb      	ldr	r3, [r7, #24]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	608b      	str	r3, [r1, #8]
 8000e2c:	e006      	b.n	8000e3c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e2e:	4b16      	ldr	r3, [pc, #88]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000e30:	689a      	ldr	r2, [r3, #8]
 8000e32:	69bb      	ldr	r3, [r7, #24]
 8000e34:	43db      	mvns	r3, r3
 8000e36:	4914      	ldr	r1, [pc, #80]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000e38:	4013      	ands	r3, r2
 8000e3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d021      	beq.n	8000e8c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e48:	4b0f      	ldr	r3, [pc, #60]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000e4a:	68da      	ldr	r2, [r3, #12]
 8000e4c:	490e      	ldr	r1, [pc, #56]	; (8000e88 <HAL_GPIO_Init+0x2d0>)
 8000e4e:	69bb      	ldr	r3, [r7, #24]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	60cb      	str	r3, [r1, #12]
 8000e54:	e021      	b.n	8000e9a <HAL_GPIO_Init+0x2e2>
 8000e56:	bf00      	nop
 8000e58:	10320000 	.word	0x10320000
 8000e5c:	10310000 	.word	0x10310000
 8000e60:	10220000 	.word	0x10220000
 8000e64:	10210000 	.word	0x10210000
 8000e68:	10120000 	.word	0x10120000
 8000e6c:	10110000 	.word	0x10110000
 8000e70:	40021000 	.word	0x40021000
 8000e74:	40010000 	.word	0x40010000
 8000e78:	40010800 	.word	0x40010800
 8000e7c:	40010c00 	.word	0x40010c00
 8000e80:	40011000 	.word	0x40011000
 8000e84:	40011400 	.word	0x40011400
 8000e88:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e8c:	4b0b      	ldr	r3, [pc, #44]	; (8000ebc <HAL_GPIO_Init+0x304>)
 8000e8e:	68da      	ldr	r2, [r3, #12]
 8000e90:	69bb      	ldr	r3, [r7, #24]
 8000e92:	43db      	mvns	r3, r3
 8000e94:	4909      	ldr	r1, [pc, #36]	; (8000ebc <HAL_GPIO_Init+0x304>)
 8000e96:	4013      	ands	r3, r2
 8000e98:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	f47f ae8e 	bne.w	8000bcc <HAL_GPIO_Init+0x14>
  }
}
 8000eb0:	bf00      	nop
 8000eb2:	bf00      	nop
 8000eb4:	372c      	adds	r7, #44	; 0x2c
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bc80      	pop	{r7}
 8000eba:	4770      	bx	lr
 8000ebc:	40010400 	.word	0x40010400

08000ec0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b086      	sub	sp, #24
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d101      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	e26c      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 0301 	and.w	r3, r3, #1
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	f000 8087 	beq.w	8000fee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ee0:	4b92      	ldr	r3, [pc, #584]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f003 030c 	and.w	r3, r3, #12
 8000ee8:	2b04      	cmp	r3, #4
 8000eea:	d00c      	beq.n	8000f06 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000eec:	4b8f      	ldr	r3, [pc, #572]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f003 030c 	and.w	r3, r3, #12
 8000ef4:	2b08      	cmp	r3, #8
 8000ef6:	d112      	bne.n	8000f1e <HAL_RCC_OscConfig+0x5e>
 8000ef8:	4b8c      	ldr	r3, [pc, #560]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f04:	d10b      	bne.n	8000f1e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f06:	4b89      	ldr	r3, [pc, #548]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d06c      	beq.n	8000fec <HAL_RCC_OscConfig+0x12c>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d168      	bne.n	8000fec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e246      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f26:	d106      	bne.n	8000f36 <HAL_RCC_OscConfig+0x76>
 8000f28:	4b80      	ldr	r3, [pc, #512]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a7f      	ldr	r2, [pc, #508]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f32:	6013      	str	r3, [r2, #0]
 8000f34:	e02e      	b.n	8000f94 <HAL_RCC_OscConfig+0xd4>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d10c      	bne.n	8000f58 <HAL_RCC_OscConfig+0x98>
 8000f3e:	4b7b      	ldr	r3, [pc, #492]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4a7a      	ldr	r2, [pc, #488]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f48:	6013      	str	r3, [r2, #0]
 8000f4a:	4b78      	ldr	r3, [pc, #480]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a77      	ldr	r2, [pc, #476]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f54:	6013      	str	r3, [r2, #0]
 8000f56:	e01d      	b.n	8000f94 <HAL_RCC_OscConfig+0xd4>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f60:	d10c      	bne.n	8000f7c <HAL_RCC_OscConfig+0xbc>
 8000f62:	4b72      	ldr	r3, [pc, #456]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a71      	ldr	r2, [pc, #452]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f6c:	6013      	str	r3, [r2, #0]
 8000f6e:	4b6f      	ldr	r3, [pc, #444]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a6e      	ldr	r2, [pc, #440]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f78:	6013      	str	r3, [r2, #0]
 8000f7a:	e00b      	b.n	8000f94 <HAL_RCC_OscConfig+0xd4>
 8000f7c:	4b6b      	ldr	r3, [pc, #428]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a6a      	ldr	r2, [pc, #424]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f86:	6013      	str	r3, [r2, #0]
 8000f88:	4b68      	ldr	r3, [pc, #416]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a67      	ldr	r2, [pc, #412]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000f8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f92:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d013      	beq.n	8000fc4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f9c:	f7ff fc44 	bl	8000828 <HAL_GetTick>
 8000fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fa2:	e008      	b.n	8000fb6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fa4:	f7ff fc40 	bl	8000828 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	2b64      	cmp	r3, #100	; 0x64
 8000fb0:	d901      	bls.n	8000fb6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	e1fa      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fb6:	4b5d      	ldr	r3, [pc, #372]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d0f0      	beq.n	8000fa4 <HAL_RCC_OscConfig+0xe4>
 8000fc2:	e014      	b.n	8000fee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fc4:	f7ff fc30 	bl	8000828 <HAL_GetTick>
 8000fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fca:	e008      	b.n	8000fde <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fcc:	f7ff fc2c 	bl	8000828 <HAL_GetTick>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	2b64      	cmp	r3, #100	; 0x64
 8000fd8:	d901      	bls.n	8000fde <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	e1e6      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fde:	4b53      	ldr	r3, [pc, #332]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d1f0      	bne.n	8000fcc <HAL_RCC_OscConfig+0x10c>
 8000fea:	e000      	b.n	8000fee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f003 0302 	and.w	r3, r3, #2
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d063      	beq.n	80010c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ffa:	4b4c      	ldr	r3, [pc, #304]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f003 030c 	and.w	r3, r3, #12
 8001002:	2b00      	cmp	r3, #0
 8001004:	d00b      	beq.n	800101e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001006:	4b49      	ldr	r3, [pc, #292]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f003 030c 	and.w	r3, r3, #12
 800100e:	2b08      	cmp	r3, #8
 8001010:	d11c      	bne.n	800104c <HAL_RCC_OscConfig+0x18c>
 8001012:	4b46      	ldr	r3, [pc, #280]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d116      	bne.n	800104c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800101e:	4b43      	ldr	r3, [pc, #268]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 0302 	and.w	r3, r3, #2
 8001026:	2b00      	cmp	r3, #0
 8001028:	d005      	beq.n	8001036 <HAL_RCC_OscConfig+0x176>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	691b      	ldr	r3, [r3, #16]
 800102e:	2b01      	cmp	r3, #1
 8001030:	d001      	beq.n	8001036 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e1ba      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001036:	4b3d      	ldr	r3, [pc, #244]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	695b      	ldr	r3, [r3, #20]
 8001042:	00db      	lsls	r3, r3, #3
 8001044:	4939      	ldr	r1, [pc, #228]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8001046:	4313      	orrs	r3, r2
 8001048:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800104a:	e03a      	b.n	80010c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	691b      	ldr	r3, [r3, #16]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d020      	beq.n	8001096 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001054:	4b36      	ldr	r3, [pc, #216]	; (8001130 <HAL_RCC_OscConfig+0x270>)
 8001056:	2201      	movs	r2, #1
 8001058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800105a:	f7ff fbe5 	bl	8000828 <HAL_GetTick>
 800105e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001060:	e008      	b.n	8001074 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001062:	f7ff fbe1 	bl	8000828 <HAL_GetTick>
 8001066:	4602      	mov	r2, r0
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	2b02      	cmp	r3, #2
 800106e:	d901      	bls.n	8001074 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001070:	2303      	movs	r3, #3
 8001072:	e19b      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001074:	4b2d      	ldr	r3, [pc, #180]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f003 0302 	and.w	r3, r3, #2
 800107c:	2b00      	cmp	r3, #0
 800107e:	d0f0      	beq.n	8001062 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001080:	4b2a      	ldr	r3, [pc, #168]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	00db      	lsls	r3, r3, #3
 800108e:	4927      	ldr	r1, [pc, #156]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 8001090:	4313      	orrs	r3, r2
 8001092:	600b      	str	r3, [r1, #0]
 8001094:	e015      	b.n	80010c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001096:	4b26      	ldr	r3, [pc, #152]	; (8001130 <HAL_RCC_OscConfig+0x270>)
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800109c:	f7ff fbc4 	bl	8000828 <HAL_GetTick>
 80010a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010a2:	e008      	b.n	80010b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010a4:	f7ff fbc0 	bl	8000828 <HAL_GetTick>
 80010a8:	4602      	mov	r2, r0
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d901      	bls.n	80010b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80010b2:	2303      	movs	r3, #3
 80010b4:	e17a      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010b6:	4b1d      	ldr	r3, [pc, #116]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d1f0      	bne.n	80010a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f003 0308 	and.w	r3, r3, #8
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d03a      	beq.n	8001144 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	699b      	ldr	r3, [r3, #24]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d019      	beq.n	800110a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010d6:	4b17      	ldr	r3, [pc, #92]	; (8001134 <HAL_RCC_OscConfig+0x274>)
 80010d8:	2201      	movs	r2, #1
 80010da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010dc:	f7ff fba4 	bl	8000828 <HAL_GetTick>
 80010e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010e2:	e008      	b.n	80010f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010e4:	f7ff fba0 	bl	8000828 <HAL_GetTick>
 80010e8:	4602      	mov	r2, r0
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e15a      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010f6:	4b0d      	ldr	r3, [pc, #52]	; (800112c <HAL_RCC_OscConfig+0x26c>)
 80010f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d0f0      	beq.n	80010e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001102:	2001      	movs	r0, #1
 8001104:	f000 fad8 	bl	80016b8 <RCC_Delay>
 8001108:	e01c      	b.n	8001144 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800110a:	4b0a      	ldr	r3, [pc, #40]	; (8001134 <HAL_RCC_OscConfig+0x274>)
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001110:	f7ff fb8a 	bl	8000828 <HAL_GetTick>
 8001114:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001116:	e00f      	b.n	8001138 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001118:	f7ff fb86 	bl	8000828 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b02      	cmp	r3, #2
 8001124:	d908      	bls.n	8001138 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001126:	2303      	movs	r3, #3
 8001128:	e140      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
 800112a:	bf00      	nop
 800112c:	40021000 	.word	0x40021000
 8001130:	42420000 	.word	0x42420000
 8001134:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001138:	4b9e      	ldr	r3, [pc, #632]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 800113a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113c:	f003 0302 	and.w	r3, r3, #2
 8001140:	2b00      	cmp	r3, #0
 8001142:	d1e9      	bne.n	8001118 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f003 0304 	and.w	r3, r3, #4
 800114c:	2b00      	cmp	r3, #0
 800114e:	f000 80a6 	beq.w	800129e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001152:	2300      	movs	r3, #0
 8001154:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001156:	4b97      	ldr	r3, [pc, #604]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001158:	69db      	ldr	r3, [r3, #28]
 800115a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d10d      	bne.n	800117e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001162:	4b94      	ldr	r3, [pc, #592]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001164:	69db      	ldr	r3, [r3, #28]
 8001166:	4a93      	ldr	r2, [pc, #588]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800116c:	61d3      	str	r3, [r2, #28]
 800116e:	4b91      	ldr	r3, [pc, #580]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001170:	69db      	ldr	r3, [r3, #28]
 8001172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001176:	60bb      	str	r3, [r7, #8]
 8001178:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800117a:	2301      	movs	r3, #1
 800117c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800117e:	4b8e      	ldr	r3, [pc, #568]	; (80013b8 <HAL_RCC_OscConfig+0x4f8>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001186:	2b00      	cmp	r3, #0
 8001188:	d118      	bne.n	80011bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800118a:	4b8b      	ldr	r3, [pc, #556]	; (80013b8 <HAL_RCC_OscConfig+0x4f8>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a8a      	ldr	r2, [pc, #552]	; (80013b8 <HAL_RCC_OscConfig+0x4f8>)
 8001190:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001194:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001196:	f7ff fb47 	bl	8000828 <HAL_GetTick>
 800119a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800119c:	e008      	b.n	80011b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800119e:	f7ff fb43 	bl	8000828 <HAL_GetTick>
 80011a2:	4602      	mov	r2, r0
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	1ad3      	subs	r3, r2, r3
 80011a8:	2b64      	cmp	r3, #100	; 0x64
 80011aa:	d901      	bls.n	80011b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80011ac:	2303      	movs	r3, #3
 80011ae:	e0fd      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011b0:	4b81      	ldr	r3, [pc, #516]	; (80013b8 <HAL_RCC_OscConfig+0x4f8>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d0f0      	beq.n	800119e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d106      	bne.n	80011d2 <HAL_RCC_OscConfig+0x312>
 80011c4:	4b7b      	ldr	r3, [pc, #492]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 80011c6:	6a1b      	ldr	r3, [r3, #32]
 80011c8:	4a7a      	ldr	r2, [pc, #488]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	6213      	str	r3, [r2, #32]
 80011d0:	e02d      	b.n	800122e <HAL_RCC_OscConfig+0x36e>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d10c      	bne.n	80011f4 <HAL_RCC_OscConfig+0x334>
 80011da:	4b76      	ldr	r3, [pc, #472]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 80011dc:	6a1b      	ldr	r3, [r3, #32]
 80011de:	4a75      	ldr	r2, [pc, #468]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 80011e0:	f023 0301 	bic.w	r3, r3, #1
 80011e4:	6213      	str	r3, [r2, #32]
 80011e6:	4b73      	ldr	r3, [pc, #460]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 80011e8:	6a1b      	ldr	r3, [r3, #32]
 80011ea:	4a72      	ldr	r2, [pc, #456]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 80011ec:	f023 0304 	bic.w	r3, r3, #4
 80011f0:	6213      	str	r3, [r2, #32]
 80011f2:	e01c      	b.n	800122e <HAL_RCC_OscConfig+0x36e>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	2b05      	cmp	r3, #5
 80011fa:	d10c      	bne.n	8001216 <HAL_RCC_OscConfig+0x356>
 80011fc:	4b6d      	ldr	r3, [pc, #436]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 80011fe:	6a1b      	ldr	r3, [r3, #32]
 8001200:	4a6c      	ldr	r2, [pc, #432]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001202:	f043 0304 	orr.w	r3, r3, #4
 8001206:	6213      	str	r3, [r2, #32]
 8001208:	4b6a      	ldr	r3, [pc, #424]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 800120a:	6a1b      	ldr	r3, [r3, #32]
 800120c:	4a69      	ldr	r2, [pc, #420]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 800120e:	f043 0301 	orr.w	r3, r3, #1
 8001212:	6213      	str	r3, [r2, #32]
 8001214:	e00b      	b.n	800122e <HAL_RCC_OscConfig+0x36e>
 8001216:	4b67      	ldr	r3, [pc, #412]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001218:	6a1b      	ldr	r3, [r3, #32]
 800121a:	4a66      	ldr	r2, [pc, #408]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 800121c:	f023 0301 	bic.w	r3, r3, #1
 8001220:	6213      	str	r3, [r2, #32]
 8001222:	4b64      	ldr	r3, [pc, #400]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001224:	6a1b      	ldr	r3, [r3, #32]
 8001226:	4a63      	ldr	r2, [pc, #396]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001228:	f023 0304 	bic.w	r3, r3, #4
 800122c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	68db      	ldr	r3, [r3, #12]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d015      	beq.n	8001262 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001236:	f7ff faf7 	bl	8000828 <HAL_GetTick>
 800123a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800123c:	e00a      	b.n	8001254 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800123e:	f7ff faf3 	bl	8000828 <HAL_GetTick>
 8001242:	4602      	mov	r2, r0
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	f241 3288 	movw	r2, #5000	; 0x1388
 800124c:	4293      	cmp	r3, r2
 800124e:	d901      	bls.n	8001254 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001250:	2303      	movs	r3, #3
 8001252:	e0ab      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001254:	4b57      	ldr	r3, [pc, #348]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001256:	6a1b      	ldr	r3, [r3, #32]
 8001258:	f003 0302 	and.w	r3, r3, #2
 800125c:	2b00      	cmp	r3, #0
 800125e:	d0ee      	beq.n	800123e <HAL_RCC_OscConfig+0x37e>
 8001260:	e014      	b.n	800128c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001262:	f7ff fae1 	bl	8000828 <HAL_GetTick>
 8001266:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001268:	e00a      	b.n	8001280 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800126a:	f7ff fadd 	bl	8000828 <HAL_GetTick>
 800126e:	4602      	mov	r2, r0
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	1ad3      	subs	r3, r2, r3
 8001274:	f241 3288 	movw	r2, #5000	; 0x1388
 8001278:	4293      	cmp	r3, r2
 800127a:	d901      	bls.n	8001280 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800127c:	2303      	movs	r3, #3
 800127e:	e095      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001280:	4b4c      	ldr	r3, [pc, #304]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001282:	6a1b      	ldr	r3, [r3, #32]
 8001284:	f003 0302 	and.w	r3, r3, #2
 8001288:	2b00      	cmp	r3, #0
 800128a:	d1ee      	bne.n	800126a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800128c:	7dfb      	ldrb	r3, [r7, #23]
 800128e:	2b01      	cmp	r3, #1
 8001290:	d105      	bne.n	800129e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001292:	4b48      	ldr	r3, [pc, #288]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001294:	69db      	ldr	r3, [r3, #28]
 8001296:	4a47      	ldr	r2, [pc, #284]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001298:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800129c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	69db      	ldr	r3, [r3, #28]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	f000 8081 	beq.w	80013aa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012a8:	4b42      	ldr	r3, [pc, #264]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f003 030c 	and.w	r3, r3, #12
 80012b0:	2b08      	cmp	r3, #8
 80012b2:	d061      	beq.n	8001378 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	69db      	ldr	r3, [r3, #28]
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d146      	bne.n	800134a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012bc:	4b3f      	ldr	r3, [pc, #252]	; (80013bc <HAL_RCC_OscConfig+0x4fc>)
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c2:	f7ff fab1 	bl	8000828 <HAL_GetTick>
 80012c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012c8:	e008      	b.n	80012dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012ca:	f7ff faad 	bl	8000828 <HAL_GetTick>
 80012ce:	4602      	mov	r2, r0
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d901      	bls.n	80012dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80012d8:	2303      	movs	r3, #3
 80012da:	e067      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012dc:	4b35      	ldr	r3, [pc, #212]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d1f0      	bne.n	80012ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6a1b      	ldr	r3, [r3, #32]
 80012ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012f0:	d108      	bne.n	8001304 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80012f2:	4b30      	ldr	r3, [pc, #192]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	492d      	ldr	r1, [pc, #180]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001300:	4313      	orrs	r3, r2
 8001302:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001304:	4b2b      	ldr	r3, [pc, #172]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a19      	ldr	r1, [r3, #32]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001314:	430b      	orrs	r3, r1
 8001316:	4927      	ldr	r1, [pc, #156]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001318:	4313      	orrs	r3, r2
 800131a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800131c:	4b27      	ldr	r3, [pc, #156]	; (80013bc <HAL_RCC_OscConfig+0x4fc>)
 800131e:	2201      	movs	r2, #1
 8001320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001322:	f7ff fa81 	bl	8000828 <HAL_GetTick>
 8001326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001328:	e008      	b.n	800133c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800132a:	f7ff fa7d 	bl	8000828 <HAL_GetTick>
 800132e:	4602      	mov	r2, r0
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	2b02      	cmp	r3, #2
 8001336:	d901      	bls.n	800133c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001338:	2303      	movs	r3, #3
 800133a:	e037      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800133c:	4b1d      	ldr	r3, [pc, #116]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001344:	2b00      	cmp	r3, #0
 8001346:	d0f0      	beq.n	800132a <HAL_RCC_OscConfig+0x46a>
 8001348:	e02f      	b.n	80013aa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800134a:	4b1c      	ldr	r3, [pc, #112]	; (80013bc <HAL_RCC_OscConfig+0x4fc>)
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001350:	f7ff fa6a 	bl	8000828 <HAL_GetTick>
 8001354:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001356:	e008      	b.n	800136a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001358:	f7ff fa66 	bl	8000828 <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b02      	cmp	r3, #2
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e020      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800136a:	4b12      	ldr	r3, [pc, #72]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d1f0      	bne.n	8001358 <HAL_RCC_OscConfig+0x498>
 8001376:	e018      	b.n	80013aa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	69db      	ldr	r3, [r3, #28]
 800137c:	2b01      	cmp	r3, #1
 800137e:	d101      	bne.n	8001384 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	e013      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001384:	4b0b      	ldr	r3, [pc, #44]	; (80013b4 <HAL_RCC_OscConfig+0x4f4>)
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6a1b      	ldr	r3, [r3, #32]
 8001394:	429a      	cmp	r2, r3
 8001396:	d106      	bne.n	80013a6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013a2:	429a      	cmp	r2, r3
 80013a4:	d001      	beq.n	80013aa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e000      	b.n	80013ac <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80013aa:	2300      	movs	r3, #0
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40021000 	.word	0x40021000
 80013b8:	40007000 	.word	0x40007000
 80013bc:	42420060 	.word	0x42420060

080013c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d101      	bne.n	80013d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e0d0      	b.n	8001576 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013d4:	4b6a      	ldr	r3, [pc, #424]	; (8001580 <HAL_RCC_ClockConfig+0x1c0>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0307 	and.w	r3, r3, #7
 80013dc:	683a      	ldr	r2, [r7, #0]
 80013de:	429a      	cmp	r2, r3
 80013e0:	d910      	bls.n	8001404 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013e2:	4b67      	ldr	r3, [pc, #412]	; (8001580 <HAL_RCC_ClockConfig+0x1c0>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f023 0207 	bic.w	r2, r3, #7
 80013ea:	4965      	ldr	r1, [pc, #404]	; (8001580 <HAL_RCC_ClockConfig+0x1c0>)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013f2:	4b63      	ldr	r3, [pc, #396]	; (8001580 <HAL_RCC_ClockConfig+0x1c0>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f003 0307 	and.w	r3, r3, #7
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d001      	beq.n	8001404 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	e0b8      	b.n	8001576 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0302 	and.w	r3, r3, #2
 800140c:	2b00      	cmp	r3, #0
 800140e:	d020      	beq.n	8001452 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 0304 	and.w	r3, r3, #4
 8001418:	2b00      	cmp	r3, #0
 800141a:	d005      	beq.n	8001428 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800141c:	4b59      	ldr	r3, [pc, #356]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	4a58      	ldr	r2, [pc, #352]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 8001422:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001426:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 0308 	and.w	r3, r3, #8
 8001430:	2b00      	cmp	r3, #0
 8001432:	d005      	beq.n	8001440 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001434:	4b53      	ldr	r3, [pc, #332]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	4a52      	ldr	r2, [pc, #328]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 800143a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800143e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001440:	4b50      	ldr	r3, [pc, #320]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	494d      	ldr	r1, [pc, #308]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 800144e:	4313      	orrs	r3, r2
 8001450:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	2b00      	cmp	r3, #0
 800145c:	d040      	beq.n	80014e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d107      	bne.n	8001476 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001466:	4b47      	ldr	r3, [pc, #284]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d115      	bne.n	800149e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e07f      	b.n	8001576 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	2b02      	cmp	r3, #2
 800147c:	d107      	bne.n	800148e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800147e:	4b41      	ldr	r3, [pc, #260]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d109      	bne.n	800149e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e073      	b.n	8001576 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800148e:	4b3d      	ldr	r3, [pc, #244]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	2b00      	cmp	r3, #0
 8001498:	d101      	bne.n	800149e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e06b      	b.n	8001576 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800149e:	4b39      	ldr	r3, [pc, #228]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	f023 0203 	bic.w	r2, r3, #3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	4936      	ldr	r1, [pc, #216]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 80014ac:	4313      	orrs	r3, r2
 80014ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014b0:	f7ff f9ba 	bl	8000828 <HAL_GetTick>
 80014b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014b6:	e00a      	b.n	80014ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014b8:	f7ff f9b6 	bl	8000828 <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d901      	bls.n	80014ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014ca:	2303      	movs	r3, #3
 80014cc:	e053      	b.n	8001576 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ce:	4b2d      	ldr	r3, [pc, #180]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f003 020c 	and.w	r2, r3, #12
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	429a      	cmp	r2, r3
 80014de:	d1eb      	bne.n	80014b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014e0:	4b27      	ldr	r3, [pc, #156]	; (8001580 <HAL_RCC_ClockConfig+0x1c0>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 0307 	and.w	r3, r3, #7
 80014e8:	683a      	ldr	r2, [r7, #0]
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d210      	bcs.n	8001510 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ee:	4b24      	ldr	r3, [pc, #144]	; (8001580 <HAL_RCC_ClockConfig+0x1c0>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f023 0207 	bic.w	r2, r3, #7
 80014f6:	4922      	ldr	r1, [pc, #136]	; (8001580 <HAL_RCC_ClockConfig+0x1c0>)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	4313      	orrs	r3, r2
 80014fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014fe:	4b20      	ldr	r3, [pc, #128]	; (8001580 <HAL_RCC_ClockConfig+0x1c0>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0307 	and.w	r3, r3, #7
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	429a      	cmp	r2, r3
 800150a:	d001      	beq.n	8001510 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e032      	b.n	8001576 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	2b00      	cmp	r3, #0
 800151a:	d008      	beq.n	800152e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800151c:	4b19      	ldr	r3, [pc, #100]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	4916      	ldr	r1, [pc, #88]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 800152a:	4313      	orrs	r3, r2
 800152c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0308 	and.w	r3, r3, #8
 8001536:	2b00      	cmp	r3, #0
 8001538:	d009      	beq.n	800154e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800153a:	4b12      	ldr	r3, [pc, #72]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	691b      	ldr	r3, [r3, #16]
 8001546:	00db      	lsls	r3, r3, #3
 8001548:	490e      	ldr	r1, [pc, #56]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 800154a:	4313      	orrs	r3, r2
 800154c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800154e:	f000 f821 	bl	8001594 <HAL_RCC_GetSysClockFreq>
 8001552:	4602      	mov	r2, r0
 8001554:	4b0b      	ldr	r3, [pc, #44]	; (8001584 <HAL_RCC_ClockConfig+0x1c4>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	091b      	lsrs	r3, r3, #4
 800155a:	f003 030f 	and.w	r3, r3, #15
 800155e:	490a      	ldr	r1, [pc, #40]	; (8001588 <HAL_RCC_ClockConfig+0x1c8>)
 8001560:	5ccb      	ldrb	r3, [r1, r3]
 8001562:	fa22 f303 	lsr.w	r3, r2, r3
 8001566:	4a09      	ldr	r2, [pc, #36]	; (800158c <HAL_RCC_ClockConfig+0x1cc>)
 8001568:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800156a:	4b09      	ldr	r3, [pc, #36]	; (8001590 <HAL_RCC_ClockConfig+0x1d0>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff f918 	bl	80007a4 <HAL_InitTick>

  return HAL_OK;
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40022000 	.word	0x40022000
 8001584:	40021000 	.word	0x40021000
 8001588:	08003110 	.word	0x08003110
 800158c:	20000008 	.word	0x20000008
 8001590:	2000000c 	.word	0x2000000c

08001594 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001594:	b490      	push	{r4, r7}
 8001596:	b08a      	sub	sp, #40	; 0x28
 8001598:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800159a:	4b2a      	ldr	r3, [pc, #168]	; (8001644 <HAL_RCC_GetSysClockFreq+0xb0>)
 800159c:	1d3c      	adds	r4, r7, #4
 800159e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80015a4:	f240 2301 	movw	r3, #513	; 0x201
 80015a8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015aa:	2300      	movs	r3, #0
 80015ac:	61fb      	str	r3, [r7, #28]
 80015ae:	2300      	movs	r3, #0
 80015b0:	61bb      	str	r3, [r7, #24]
 80015b2:	2300      	movs	r3, #0
 80015b4:	627b      	str	r3, [r7, #36]	; 0x24
 80015b6:	2300      	movs	r3, #0
 80015b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015be:	4b22      	ldr	r3, [pc, #136]	; (8001648 <HAL_RCC_GetSysClockFreq+0xb4>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015c4:	69fb      	ldr	r3, [r7, #28]
 80015c6:	f003 030c 	and.w	r3, r3, #12
 80015ca:	2b04      	cmp	r3, #4
 80015cc:	d002      	beq.n	80015d4 <HAL_RCC_GetSysClockFreq+0x40>
 80015ce:	2b08      	cmp	r3, #8
 80015d0:	d003      	beq.n	80015da <HAL_RCC_GetSysClockFreq+0x46>
 80015d2:	e02d      	b.n	8001630 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015d4:	4b1d      	ldr	r3, [pc, #116]	; (800164c <HAL_RCC_GetSysClockFreq+0xb8>)
 80015d6:	623b      	str	r3, [r7, #32]
      break;
 80015d8:	e02d      	b.n	8001636 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	0c9b      	lsrs	r3, r3, #18
 80015de:	f003 030f 	and.w	r3, r3, #15
 80015e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015e6:	4413      	add	r3, r2
 80015e8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80015ec:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d013      	beq.n	8001620 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015f8:	4b13      	ldr	r3, [pc, #76]	; (8001648 <HAL_RCC_GetSysClockFreq+0xb4>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	0c5b      	lsrs	r3, r3, #17
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001606:	4413      	add	r3, r2
 8001608:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800160c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	4a0e      	ldr	r2, [pc, #56]	; (800164c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001612:	fb02 f203 	mul.w	r2, r2, r3
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	fbb2 f3f3 	udiv	r3, r2, r3
 800161c:	627b      	str	r3, [r7, #36]	; 0x24
 800161e:	e004      	b.n	800162a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	4a0b      	ldr	r2, [pc, #44]	; (8001650 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001624:	fb02 f303 	mul.w	r3, r2, r3
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800162a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800162c:	623b      	str	r3, [r7, #32]
      break;
 800162e:	e002      	b.n	8001636 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001630:	4b06      	ldr	r3, [pc, #24]	; (800164c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001632:	623b      	str	r3, [r7, #32]
      break;
 8001634:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001636:	6a3b      	ldr	r3, [r7, #32]
}
 8001638:	4618      	mov	r0, r3
 800163a:	3728      	adds	r7, #40	; 0x28
 800163c:	46bd      	mov	sp, r7
 800163e:	bc90      	pop	{r4, r7}
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	08003100 	.word	0x08003100
 8001648:	40021000 	.word	0x40021000
 800164c:	007a1200 	.word	0x007a1200
 8001650:	003d0900 	.word	0x003d0900

08001654 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001658:	4b02      	ldr	r3, [pc, #8]	; (8001664 <HAL_RCC_GetHCLKFreq+0x10>)
 800165a:	681b      	ldr	r3, [r3, #0]
}
 800165c:	4618      	mov	r0, r3
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr
 8001664:	20000008 	.word	0x20000008

08001668 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800166c:	f7ff fff2 	bl	8001654 <HAL_RCC_GetHCLKFreq>
 8001670:	4602      	mov	r2, r0
 8001672:	4b05      	ldr	r3, [pc, #20]	; (8001688 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	0a1b      	lsrs	r3, r3, #8
 8001678:	f003 0307 	and.w	r3, r3, #7
 800167c:	4903      	ldr	r1, [pc, #12]	; (800168c <HAL_RCC_GetPCLK1Freq+0x24>)
 800167e:	5ccb      	ldrb	r3, [r1, r3]
 8001680:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001684:	4618      	mov	r0, r3
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40021000 	.word	0x40021000
 800168c:	08003120 	.word	0x08003120

08001690 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001694:	f7ff ffde 	bl	8001654 <HAL_RCC_GetHCLKFreq>
 8001698:	4602      	mov	r2, r0
 800169a:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	0adb      	lsrs	r3, r3, #11
 80016a0:	f003 0307 	and.w	r3, r3, #7
 80016a4:	4903      	ldr	r1, [pc, #12]	; (80016b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80016a6:	5ccb      	ldrb	r3, [r1, r3]
 80016a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40021000 	.word	0x40021000
 80016b4:	08003120 	.word	0x08003120

080016b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016c0:	4b0a      	ldr	r3, [pc, #40]	; (80016ec <RCC_Delay+0x34>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a0a      	ldr	r2, [pc, #40]	; (80016f0 <RCC_Delay+0x38>)
 80016c6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ca:	0a5b      	lsrs	r3, r3, #9
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	fb02 f303 	mul.w	r3, r2, r3
 80016d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016d4:	bf00      	nop
  }
  while (Delay --);
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	1e5a      	subs	r2, r3, #1
 80016da:	60fa      	str	r2, [r7, #12]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d1f9      	bne.n	80016d4 <RCC_Delay+0x1c>
}
 80016e0:	bf00      	nop
 80016e2:	bf00      	nop
 80016e4:	3714      	adds	r7, #20
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr
 80016ec:	20000008 	.word	0x20000008
 80016f0:	10624dd3 	.word	0x10624dd3

080016f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e03f      	b.n	8001786 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	d106      	bne.n	8001720 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2200      	movs	r2, #0
 8001716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f7fe feb6 	bl	800048c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2224      	movs	r2, #36	; 0x24
 8001724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	68da      	ldr	r2, [r3, #12]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001736:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f000 fc87 	bl	800204c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	691a      	ldr	r2, [r3, #16]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800174c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	695a      	ldr	r2, [r3, #20]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800175c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	68da      	ldr	r2, [r3, #12]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800176c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2200      	movs	r2, #0
 8001772:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2220      	movs	r2, #32
 8001778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2220      	movs	r2, #32
 8001780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800178e:	b480      	push	{r7}
 8001790:	b085      	sub	sp, #20
 8001792:	af00      	add	r7, sp, #0
 8001794:	60f8      	str	r0, [r7, #12]
 8001796:	60b9      	str	r1, [r7, #8]
 8001798:	4613      	mov	r3, r2
 800179a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b20      	cmp	r3, #32
 80017a6:	d130      	bne.n	800180a <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d002      	beq.n	80017b4 <HAL_UART_Transmit_IT+0x26>
 80017ae:	88fb      	ldrh	r3, [r7, #6]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d101      	bne.n	80017b8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e029      	b.n	800180c <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d101      	bne.n	80017c6 <HAL_UART_Transmit_IT+0x38>
 80017c2:	2302      	movs	r3, #2
 80017c4:	e022      	b.n	800180c <HAL_UART_Transmit_IT+0x7e>
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	2201      	movs	r2, #1
 80017ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	68ba      	ldr	r2, [r7, #8]
 80017d2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	88fa      	ldrh	r2, [r7, #6]
 80017d8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	88fa      	ldrh	r2, [r7, #6]
 80017de:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	2200      	movs	r2, #0
 80017e4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	2221      	movs	r2, #33	; 0x21
 80017ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	68da      	ldr	r2, [r3, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001804:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001806:	2300      	movs	r3, #0
 8001808:	e000      	b.n	800180c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800180a:	2302      	movs	r3, #2
  }
}
 800180c:	4618      	mov	r0, r3
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	bc80      	pop	{r7}
 8001814:	4770      	bx	lr

08001816 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b084      	sub	sp, #16
 800181a:	af00      	add	r7, sp, #0
 800181c:	60f8      	str	r0, [r7, #12]
 800181e:	60b9      	str	r1, [r7, #8]
 8001820:	4613      	mov	r3, r2
 8001822:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800182a:	b2db      	uxtb	r3, r3
 800182c:	2b20      	cmp	r3, #32
 800182e:	d11d      	bne.n	800186c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d002      	beq.n	800183c <HAL_UART_Receive_IT+0x26>
 8001836:	88fb      	ldrh	r3, [r7, #6]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d101      	bne.n	8001840 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e016      	b.n	800186e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001846:	2b01      	cmp	r3, #1
 8001848:	d101      	bne.n	800184e <HAL_UART_Receive_IT+0x38>
 800184a:	2302      	movs	r3, #2
 800184c:	e00f      	b.n	800186e <HAL_UART_Receive_IT+0x58>
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	2201      	movs	r2, #1
 8001852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2200      	movs	r2, #0
 800185a:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800185c:	88fb      	ldrh	r3, [r7, #6]
 800185e:	461a      	mov	r2, r3
 8001860:	68b9      	ldr	r1, [r7, #8]
 8001862:	68f8      	ldr	r0, [r7, #12]
 8001864:	f000 fa50 	bl	8001d08 <UART_Start_Receive_IT>
 8001868:	4603      	mov	r3, r0
 800186a:	e000      	b.n	800186e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800186c:	2302      	movs	r3, #2
  }
}
 800186e:	4618      	mov	r0, r3
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
	...

08001878 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	68da      	ldr	r2, [r3, #12]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800188e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	695a      	ldr	r2, [r3, #20]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f022 0201 	bic.w	r2, r2, #1
 800189e:	615a      	str	r2, [r3, #20]

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d107      	bne.n	80018b8 <HAL_UART_AbortReceive_IT+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	68da      	ldr	r2, [r3, #12]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f022 0210 	bic.w	r2, r2, #16
 80018b6:	60da      	str	r2, [r3, #12]
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	695b      	ldr	r3, [r3, #20]
 80018be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d02d      	beq.n	8001922 <HAL_UART_AbortReceive_IT+0xaa>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	695a      	ldr	r2, [r3, #20]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80018d4:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d013      	beq.n	8001906 <HAL_UART_AbortReceive_IT+0x8e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018e2:	4a19      	ldr	r2, [pc, #100]	; (8001948 <HAL_UART_AbortReceive_IT+0xd0>)
 80018e4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff f8ee 	bl	8000acc <HAL_DMA_Abort_IT>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d022      	beq.n	800193c <HAL_UART_AbortReceive_IT+0xc4>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018fc:	687a      	ldr	r2, [r7, #4]
 80018fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001900:	4610      	mov	r0, r2
 8001902:	4798      	blx	r3
 8001904:	e01a      	b.n	800193c <HAL_UART_AbortReceive_IT+0xc4>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2200      	movs	r2, #0
 800190a:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2220      	movs	r2, #32
 8001910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f000 f9e0 	bl	8001ce0 <HAL_UART_AbortReceiveCpltCallback>
 8001920:	e00c      	b.n	800193c <HAL_UART_AbortReceive_IT+0xc4>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2220      	movs	r2, #32
 800192c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2200      	movs	r2, #0
 8001934:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8001936:	6878      	ldr	r0, [r7, #4]
 8001938:	f000 f9d2 	bl	8001ce0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800193c:	2300      	movs	r3, #0
}
 800193e:	4618      	mov	r0, r3
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	08001dfb 	.word	0x08001dfb

0800194c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08a      	sub	sp, #40	; 0x28
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	695b      	ldr	r3, [r3, #20]
 800196a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800196c:	2300      	movs	r3, #0
 800196e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001976:	f003 030f 	and.w	r3, r3, #15
 800197a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d10d      	bne.n	800199e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001984:	f003 0320 	and.w	r3, r3, #32
 8001988:	2b00      	cmp	r3, #0
 800198a:	d008      	beq.n	800199e <HAL_UART_IRQHandler+0x52>
 800198c:	6a3b      	ldr	r3, [r7, #32]
 800198e:	f003 0320 	and.w	r3, r3, #32
 8001992:	2b00      	cmp	r3, #0
 8001994:	d003      	beq.n	800199e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 faae 	bl	8001ef8 <UART_Receive_IT>
      return;
 800199c:	e189      	b.n	8001cb2 <HAL_UART_IRQHandler+0x366>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	f000 80b1 	beq.w	8001b08 <HAL_UART_IRQHandler+0x1bc>
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	f003 0301 	and.w	r3, r3, #1
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d105      	bne.n	80019bc <HAL_UART_IRQHandler+0x70>
 80019b0:	6a3b      	ldr	r3, [r7, #32]
 80019b2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f000 80a6 	beq.w	8001b08 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80019bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d00a      	beq.n	80019dc <HAL_UART_IRQHandler+0x90>
 80019c6:	6a3b      	ldr	r3, [r7, #32]
 80019c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d005      	beq.n	80019dc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d4:	f043 0201 	orr.w	r2, r3, #1
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80019dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019de:	f003 0304 	and.w	r3, r3, #4
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d00a      	beq.n	80019fc <HAL_UART_IRQHandler+0xb0>
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	f003 0301 	and.w	r3, r3, #1
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d005      	beq.n	80019fc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f4:	f043 0202 	orr.w	r2, r3, #2
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80019fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d00a      	beq.n	8001a1c <HAL_UART_IRQHandler+0xd0>
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	f003 0301 	and.w	r3, r3, #1
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d005      	beq.n	8001a1c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a14:	f043 0204 	orr.w	r2, r3, #4
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1e:	f003 0308 	and.w	r3, r3, #8
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d00f      	beq.n	8001a46 <HAL_UART_IRQHandler+0xfa>
 8001a26:	6a3b      	ldr	r3, [r7, #32]
 8001a28:	f003 0320 	and.w	r3, r3, #32
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d104      	bne.n	8001a3a <HAL_UART_IRQHandler+0xee>
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d005      	beq.n	8001a46 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3e:	f043 0208 	orr.w	r2, r3, #8
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	f000 812c 	beq.w	8001ca8 <HAL_UART_IRQHandler+0x35c>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a52:	f003 0320 	and.w	r3, r3, #32
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d007      	beq.n	8001a6a <HAL_UART_IRQHandler+0x11e>
 8001a5a:	6a3b      	ldr	r3, [r7, #32]
 8001a5c:	f003 0320 	and.w	r3, r3, #32
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d002      	beq.n	8001a6a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f000 fa47 	bl	8001ef8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	695b      	ldr	r3, [r3, #20]
 8001a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	bf14      	ite	ne
 8001a78:	2301      	movne	r3, #1
 8001a7a:	2300      	moveq	r3, #0
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a84:	f003 0308 	and.w	r3, r3, #8
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d102      	bne.n	8001a92 <HAL_UART_IRQHandler+0x146>
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d031      	beq.n	8001af6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f000 f971 	bl	8001d7a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	695b      	ldr	r3, [r3, #20]
 8001a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d023      	beq.n	8001aee <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	695a      	ldr	r2, [r3, #20]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ab4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d013      	beq.n	8001ae6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ac2:	4a7d      	ldr	r2, [pc, #500]	; (8001cb8 <HAL_UART_IRQHandler+0x36c>)
 8001ac4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7fe fffe 	bl	8000acc <HAL_DMA_Abort_IT>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d016      	beq.n	8001b04 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ada:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001ae0:	4610      	mov	r0, r2
 8001ae2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ae4:	e00e      	b.n	8001b04 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f000 f8f1 	bl	8001cce <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001aec:	e00a      	b.n	8001b04 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f000 f8ed 	bl	8001cce <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001af4:	e006      	b.n	8001b04 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f000 f8e9 	bl	8001cce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2200      	movs	r2, #0
 8001b00:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8001b02:	e0d1      	b.n	8001ca8 <HAL_UART_IRQHandler+0x35c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b04:	bf00      	nop
    return;
 8001b06:	e0cf      	b.n	8001ca8 <HAL_UART_IRQHandler+0x35c>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	f040 80a1 	bne.w	8001c54 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8001b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b14:	f003 0310 	and.w	r3, r3, #16
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	f000 809b 	beq.w	8001c54 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8001b1e:	6a3b      	ldr	r3, [r7, #32]
 8001b20:	f003 0310 	and.w	r3, r3, #16
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	f000 8095 	beq.w	8001c54 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	695b      	ldr	r3, [r3, #20]
 8001b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d04e      	beq.n	8001bec <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8001b58:	8a3b      	ldrh	r3, [r7, #16]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f000 80a6 	beq.w	8001cac <HAL_UART_IRQHandler+0x360>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001b64:	8a3a      	ldrh	r2, [r7, #16]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	f080 80a0 	bcs.w	8001cac <HAL_UART_IRQHandler+0x360>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	8a3a      	ldrh	r2, [r7, #16]
 8001b70:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	2b20      	cmp	r3, #32
 8001b7a:	d02b      	beq.n	8001bd4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	68da      	ldr	r2, [r3, #12]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b8a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	695a      	ldr	r2, [r3, #20]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f022 0201 	bic.w	r2, r2, #1
 8001b9a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	695a      	ldr	r2, [r3, #20]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001baa:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2220      	movs	r2, #32
 8001bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	68da      	ldr	r2, [r3, #12]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f022 0210 	bic.w	r2, r2, #16
 8001bc8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7fe ff41 	bl	8000a56 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001bdc:	b29b      	uxth	r3, r3
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	4619      	mov	r1, r3
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f000 f884 	bl	8001cf2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8001bea:	e05f      	b.n	8001cac <HAL_UART_IRQHandler+0x360>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001bf4:	b29b      	uxth	r3, r3
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d055      	beq.n	8001cb0 <HAL_UART_IRQHandler+0x364>
          &&(nb_rx_data > 0U) )
 8001c04:	8a7b      	ldrh	r3, [r7, #18]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d052      	beq.n	8001cb0 <HAL_UART_IRQHandler+0x364>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	68da      	ldr	r2, [r3, #12]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001c18:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	695a      	ldr	r2, [r3, #20]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f022 0201 	bic.w	r2, r2, #1
 8001c28:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2220      	movs	r2, #32
 8001c2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	68da      	ldr	r2, [r3, #12]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f022 0210 	bic.w	r2, r2, #16
 8001c46:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001c48:	8a7b      	ldrh	r3, [r7, #18]
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f000 f850 	bl	8001cf2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8001c52:	e02d      	b.n	8001cb0 <HAL_UART_IRQHandler+0x364>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d008      	beq.n	8001c70 <HAL_UART_IRQHandler+0x324>
 8001c5e:	6a3b      	ldr	r3, [r7, #32]
 8001c60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d003      	beq.n	8001c70 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f000 f8de 	bl	8001e2a <UART_Transmit_IT>
    return;
 8001c6e:	e020      	b.n	8001cb2 <HAL_UART_IRQHandler+0x366>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d008      	beq.n	8001c8c <HAL_UART_IRQHandler+0x340>
 8001c7a:	6a3b      	ldr	r3, [r7, #32]
 8001c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d003      	beq.n	8001c8c <HAL_UART_IRQHandler+0x340>
  {
    UART_EndTransmit_IT(huart);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f000 f91f 	bl	8001ec8 <UART_EndTransmit_IT>
    return;
 8001c8a:	e012      	b.n	8001cb2 <HAL_UART_IRQHandler+0x366>
  }
  /* UART IDLE interrupt end --------------------------------------------*/
    if (((isrflags & USART_SR_IDLE) != RESET) && ((cr1its & USART_CR1_IDLEIE) != RESET))
 8001c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8e:	f003 0310 	and.w	r3, r3, #16
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d00d      	beq.n	8001cb2 <HAL_UART_IRQHandler+0x366>
 8001c96:	6a3b      	ldr	r3, [r7, #32]
 8001c98:	f003 0310 	and.w	r3, r3, #16
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d008      	beq.n	8001cb2 <HAL_UART_IRQHandler+0x366>
    {
    	HAL_UART_IDLE_Callback(huart);
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7fe fa53 	bl	800014c <HAL_UART_IDLE_Callback>
      return;
 8001ca6:	e004      	b.n	8001cb2 <HAL_UART_IRQHandler+0x366>
    return;
 8001ca8:	bf00      	nop
 8001caa:	e002      	b.n	8001cb2 <HAL_UART_IRQHandler+0x366>
      return;
 8001cac:	bf00      	nop
 8001cae:	e000      	b.n	8001cb2 <HAL_UART_IRQHandler+0x366>
      return;
 8001cb0:	bf00      	nop
    }
}
 8001cb2:	3728      	adds	r7, #40	; 0x28
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	08001dd3 	.word	0x08001dd3

08001cbc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bc80      	pop	{r7}
 8001ccc:	4770      	bx	lr

08001cce <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	b083      	sub	sp, #12
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001cd6:	bf00      	nop
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr

08001ce0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bc80      	pop	{r7}
 8001cf0:	4770      	bx	lr

08001cf2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	b083      	sub	sp, #12
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001cfe:	bf00      	nop
 8001d00:	370c      	adds	r7, #12
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bc80      	pop	{r7}
 8001d06:	4770      	bx	lr

08001d08 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	4613      	mov	r3, r2
 8001d14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	68ba      	ldr	r2, [r7, #8]
 8001d1a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	88fa      	ldrh	r2, [r7, #6]
 8001d20:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	88fa      	ldrh	r2, [r7, #6]
 8001d26:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2222      	movs	r2, #34	; 0x22
 8001d32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	68da      	ldr	r2, [r3, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d4c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	695a      	ldr	r2, [r3, #20]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f042 0201 	orr.w	r2, r2, #1
 8001d5c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	68da      	ldr	r2, [r3, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f042 0220 	orr.w	r2, r2, #32
 8001d6c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8001d6e:	2300      	movs	r3, #0
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3714      	adds	r7, #20
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bc80      	pop	{r7}
 8001d78:	4770      	bx	lr

08001d7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	68da      	ldr	r2, [r3, #12]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001d90:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	695a      	ldr	r2, [r3, #20]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 0201 	bic.w	r2, r2, #1
 8001da0:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d107      	bne.n	8001dba <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68da      	ldr	r2, [r3, #12]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f022 0210 	bic.w	r2, r2, #16
 8001db8:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2220      	movs	r2, #32
 8001dbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bc80      	pop	{r7}
 8001dd0:	4770      	bx	lr

08001dd2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b084      	sub	sp, #16
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dde:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2200      	movs	r2, #0
 8001de4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2200      	movs	r2, #0
 8001dea:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001dec:	68f8      	ldr	r0, [r7, #12]
 8001dee:	f7ff ff6e 	bl	8001cce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001df2:	bf00      	nop
 8001df4:	3710      	adds	r7, #16
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b084      	sub	sp, #16
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e06:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2220      	movs	r2, #32
 8001e12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8001e1c:	68f8      	ldr	r0, [r7, #12]
 8001e1e:	f7ff ff5f 	bl	8001ce0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001e22:	bf00      	nop
 8001e24:	3710      	adds	r7, #16
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b085      	sub	sp, #20
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b21      	cmp	r3, #33	; 0x21
 8001e3c:	d13e      	bne.n	8001ebc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e46:	d114      	bne.n	8001e72 <UART_Transmit_IT+0x48>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	691b      	ldr	r3, [r3, #16]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d110      	bne.n	8001e72 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a1b      	ldr	r3, [r3, #32]
 8001e54:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	881b      	ldrh	r3, [r3, #0]
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e64:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a1b      	ldr	r3, [r3, #32]
 8001e6a:	1c9a      	adds	r2, r3, #2
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	621a      	str	r2, [r3, #32]
 8001e70:	e008      	b.n	8001e84 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	1c59      	adds	r1, r3, #1
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	6211      	str	r1, [r2, #32]
 8001e7c:	781a      	ldrb	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	4619      	mov	r1, r3
 8001e92:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d10f      	bne.n	8001eb8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	68da      	ldr	r2, [r3, #12]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ea6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	68da      	ldr	r2, [r3, #12]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001eb6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	e000      	b.n	8001ebe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8001ebc:	2302      	movs	r3, #2
  }
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr

08001ec8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	68da      	ldr	r2, [r3, #12]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ede:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2220      	movs	r2, #32
 8001ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff fee7 	bl	8001cbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001eee:	2300      	movs	r3, #0
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b086      	sub	sp, #24
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	2b22      	cmp	r3, #34	; 0x22
 8001f0a:	f040 8099 	bne.w	8002040 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f16:	d117      	bne.n	8001f48 <UART_Receive_IT+0x50>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	691b      	ldr	r3, [r3, #16]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d113      	bne.n	8001f48 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f28:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f36:	b29a      	uxth	r2, r3
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f40:	1c9a      	adds	r2, r3, #2
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	629a      	str	r2, [r3, #40]	; 0x28
 8001f46:	e026      	b.n	8001f96 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f4c:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f5a:	d007      	beq.n	8001f6c <UART_Receive_IT+0x74>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d10a      	bne.n	8001f7a <UART_Receive_IT+0x82>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	691b      	ldr	r3, [r3, #16]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d106      	bne.n	8001f7a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	b2da      	uxtb	r2, r3
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	701a      	strb	r2, [r3, #0]
 8001f78:	e008      	b.n	8001f8c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f86:	b2da      	uxtb	r2, r3
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f90:	1c5a      	adds	r2, r3, #1
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	3b01      	subs	r3, #1
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d148      	bne.n	800203c <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68da      	ldr	r2, [r3, #12]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f022 0220 	bic.w	r2, r2, #32
 8001fb8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	68da      	ldr	r2, [r3, #12]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fc8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	695a      	ldr	r2, [r3, #20]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f022 0201 	bic.w	r2, r2, #1
 8001fd8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2220      	movs	r2, #32
 8001fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d123      	bne.n	8002032 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	68da      	ldr	r2, [r3, #12]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f022 0210 	bic.w	r2, r2, #16
 8001ffe:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0310 	and.w	r3, r3, #16
 800200a:	2b10      	cmp	r3, #16
 800200c:	d10a      	bne.n	8002024 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	60fb      	str	r3, [r7, #12]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	60fb      	str	r3, [r7, #12]
 8002022:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002028:	4619      	mov	r1, r3
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff fe61 	bl	8001cf2 <HAL_UARTEx_RxEventCallback>
 8002030:	e002      	b.n	8002038 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f7fe f8f4 	bl	8000220 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002038:	2300      	movs	r3, #0
 800203a:	e002      	b.n	8002042 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800203c:	2300      	movs	r3, #0
 800203e:	e000      	b.n	8002042 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002040:	2302      	movs	r3, #2
  }
}
 8002042:	4618      	mov	r0, r3
 8002044:	3718      	adds	r7, #24
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
	...

0800204c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	68da      	ldr	r2, [r3, #12]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	430a      	orrs	r2, r1
 8002068:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	431a      	orrs	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	695b      	ldr	r3, [r3, #20]
 8002078:	4313      	orrs	r3, r2
 800207a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002086:	f023 030c 	bic.w	r3, r3, #12
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	6812      	ldr	r2, [r2, #0]
 800208e:	68b9      	ldr	r1, [r7, #8]
 8002090:	430b      	orrs	r3, r1
 8002092:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	699a      	ldr	r2, [r3, #24]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	430a      	orrs	r2, r1
 80020a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a2c      	ldr	r2, [pc, #176]	; (8002160 <UART_SetConfig+0x114>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d103      	bne.n	80020bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80020b4:	f7ff faec 	bl	8001690 <HAL_RCC_GetPCLK2Freq>
 80020b8:	60f8      	str	r0, [r7, #12]
 80020ba:	e002      	b.n	80020c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80020bc:	f7ff fad4 	bl	8001668 <HAL_RCC_GetPCLK1Freq>
 80020c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80020c2:	68fa      	ldr	r2, [r7, #12]
 80020c4:	4613      	mov	r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	4413      	add	r3, r2
 80020ca:	009a      	lsls	r2, r3, #2
 80020cc:	441a      	add	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d8:	4a22      	ldr	r2, [pc, #136]	; (8002164 <UART_SetConfig+0x118>)
 80020da:	fba2 2303 	umull	r2, r3, r2, r3
 80020de:	095b      	lsrs	r3, r3, #5
 80020e0:	0119      	lsls	r1, r3, #4
 80020e2:	68fa      	ldr	r2, [r7, #12]
 80020e4:	4613      	mov	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	4413      	add	r3, r2
 80020ea:	009a      	lsls	r2, r3, #2
 80020ec:	441a      	add	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80020f8:	4b1a      	ldr	r3, [pc, #104]	; (8002164 <UART_SetConfig+0x118>)
 80020fa:	fba3 0302 	umull	r0, r3, r3, r2
 80020fe:	095b      	lsrs	r3, r3, #5
 8002100:	2064      	movs	r0, #100	; 0x64
 8002102:	fb00 f303 	mul.w	r3, r0, r3
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	011b      	lsls	r3, r3, #4
 800210a:	3332      	adds	r3, #50	; 0x32
 800210c:	4a15      	ldr	r2, [pc, #84]	; (8002164 <UART_SetConfig+0x118>)
 800210e:	fba2 2303 	umull	r2, r3, r2, r3
 8002112:	095b      	lsrs	r3, r3, #5
 8002114:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002118:	4419      	add	r1, r3
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	4613      	mov	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4413      	add	r3, r2
 8002122:	009a      	lsls	r2, r3, #2
 8002124:	441a      	add	r2, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002130:	4b0c      	ldr	r3, [pc, #48]	; (8002164 <UART_SetConfig+0x118>)
 8002132:	fba3 0302 	umull	r0, r3, r3, r2
 8002136:	095b      	lsrs	r3, r3, #5
 8002138:	2064      	movs	r0, #100	; 0x64
 800213a:	fb00 f303 	mul.w	r3, r0, r3
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	011b      	lsls	r3, r3, #4
 8002142:	3332      	adds	r3, #50	; 0x32
 8002144:	4a07      	ldr	r2, [pc, #28]	; (8002164 <UART_SetConfig+0x118>)
 8002146:	fba2 2303 	umull	r2, r3, r2, r3
 800214a:	095b      	lsrs	r3, r3, #5
 800214c:	f003 020f 	and.w	r2, r3, #15
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	440a      	add	r2, r1
 8002156:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002158:	bf00      	nop
 800215a:	3710      	adds	r7, #16
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	40013800 	.word	0x40013800
 8002164:	51eb851f 	.word	0x51eb851f

08002168 <__errno>:
 8002168:	4b01      	ldr	r3, [pc, #4]	; (8002170 <__errno+0x8>)
 800216a:	6818      	ldr	r0, [r3, #0]
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	20000014 	.word	0x20000014

08002174 <__libc_init_array>:
 8002174:	b570      	push	{r4, r5, r6, lr}
 8002176:	2600      	movs	r6, #0
 8002178:	4d0c      	ldr	r5, [pc, #48]	; (80021ac <__libc_init_array+0x38>)
 800217a:	4c0d      	ldr	r4, [pc, #52]	; (80021b0 <__libc_init_array+0x3c>)
 800217c:	1b64      	subs	r4, r4, r5
 800217e:	10a4      	asrs	r4, r4, #2
 8002180:	42a6      	cmp	r6, r4
 8002182:	d109      	bne.n	8002198 <__libc_init_array+0x24>
 8002184:	f000 ff82 	bl	800308c <_init>
 8002188:	2600      	movs	r6, #0
 800218a:	4d0a      	ldr	r5, [pc, #40]	; (80021b4 <__libc_init_array+0x40>)
 800218c:	4c0a      	ldr	r4, [pc, #40]	; (80021b8 <__libc_init_array+0x44>)
 800218e:	1b64      	subs	r4, r4, r5
 8002190:	10a4      	asrs	r4, r4, #2
 8002192:	42a6      	cmp	r6, r4
 8002194:	d105      	bne.n	80021a2 <__libc_init_array+0x2e>
 8002196:	bd70      	pop	{r4, r5, r6, pc}
 8002198:	f855 3b04 	ldr.w	r3, [r5], #4
 800219c:	4798      	blx	r3
 800219e:	3601      	adds	r6, #1
 80021a0:	e7ee      	b.n	8002180 <__libc_init_array+0xc>
 80021a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80021a6:	4798      	blx	r3
 80021a8:	3601      	adds	r6, #1
 80021aa:	e7f2      	b.n	8002192 <__libc_init_array+0x1e>
 80021ac:	080031c0 	.word	0x080031c0
 80021b0:	080031c0 	.word	0x080031c0
 80021b4:	080031c0 	.word	0x080031c0
 80021b8:	080031c4 	.word	0x080031c4

080021bc <memset>:
 80021bc:	4603      	mov	r3, r0
 80021be:	4402      	add	r2, r0
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d100      	bne.n	80021c6 <memset+0xa>
 80021c4:	4770      	bx	lr
 80021c6:	f803 1b01 	strb.w	r1, [r3], #1
 80021ca:	e7f9      	b.n	80021c0 <memset+0x4>

080021cc <iprintf>:
 80021cc:	b40f      	push	{r0, r1, r2, r3}
 80021ce:	4b0a      	ldr	r3, [pc, #40]	; (80021f8 <iprintf+0x2c>)
 80021d0:	b513      	push	{r0, r1, r4, lr}
 80021d2:	681c      	ldr	r4, [r3, #0]
 80021d4:	b124      	cbz	r4, 80021e0 <iprintf+0x14>
 80021d6:	69a3      	ldr	r3, [r4, #24]
 80021d8:	b913      	cbnz	r3, 80021e0 <iprintf+0x14>
 80021da:	4620      	mov	r0, r4
 80021dc:	f000 f866 	bl	80022ac <__sinit>
 80021e0:	ab05      	add	r3, sp, #20
 80021e2:	4620      	mov	r0, r4
 80021e4:	9a04      	ldr	r2, [sp, #16]
 80021e6:	68a1      	ldr	r1, [r4, #8]
 80021e8:	9301      	str	r3, [sp, #4]
 80021ea:	f000 f981 	bl	80024f0 <_vfiprintf_r>
 80021ee:	b002      	add	sp, #8
 80021f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021f4:	b004      	add	sp, #16
 80021f6:	4770      	bx	lr
 80021f8:	20000014 	.word	0x20000014

080021fc <std>:
 80021fc:	2300      	movs	r3, #0
 80021fe:	b510      	push	{r4, lr}
 8002200:	4604      	mov	r4, r0
 8002202:	e9c0 3300 	strd	r3, r3, [r0]
 8002206:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800220a:	6083      	str	r3, [r0, #8]
 800220c:	8181      	strh	r1, [r0, #12]
 800220e:	6643      	str	r3, [r0, #100]	; 0x64
 8002210:	81c2      	strh	r2, [r0, #14]
 8002212:	6183      	str	r3, [r0, #24]
 8002214:	4619      	mov	r1, r3
 8002216:	2208      	movs	r2, #8
 8002218:	305c      	adds	r0, #92	; 0x5c
 800221a:	f7ff ffcf 	bl	80021bc <memset>
 800221e:	4b05      	ldr	r3, [pc, #20]	; (8002234 <std+0x38>)
 8002220:	6224      	str	r4, [r4, #32]
 8002222:	6263      	str	r3, [r4, #36]	; 0x24
 8002224:	4b04      	ldr	r3, [pc, #16]	; (8002238 <std+0x3c>)
 8002226:	62a3      	str	r3, [r4, #40]	; 0x28
 8002228:	4b04      	ldr	r3, [pc, #16]	; (800223c <std+0x40>)
 800222a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800222c:	4b04      	ldr	r3, [pc, #16]	; (8002240 <std+0x44>)
 800222e:	6323      	str	r3, [r4, #48]	; 0x30
 8002230:	bd10      	pop	{r4, pc}
 8002232:	bf00      	nop
 8002234:	08002a9d 	.word	0x08002a9d
 8002238:	08002abf 	.word	0x08002abf
 800223c:	08002af7 	.word	0x08002af7
 8002240:	08002b1b 	.word	0x08002b1b

08002244 <_cleanup_r>:
 8002244:	4901      	ldr	r1, [pc, #4]	; (800224c <_cleanup_r+0x8>)
 8002246:	f000 b8af 	b.w	80023a8 <_fwalk_reent>
 800224a:	bf00      	nop
 800224c:	08002df5 	.word	0x08002df5

08002250 <__sfmoreglue>:
 8002250:	b570      	push	{r4, r5, r6, lr}
 8002252:	2568      	movs	r5, #104	; 0x68
 8002254:	1e4a      	subs	r2, r1, #1
 8002256:	4355      	muls	r5, r2
 8002258:	460e      	mov	r6, r1
 800225a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800225e:	f000 f8c5 	bl	80023ec <_malloc_r>
 8002262:	4604      	mov	r4, r0
 8002264:	b140      	cbz	r0, 8002278 <__sfmoreglue+0x28>
 8002266:	2100      	movs	r1, #0
 8002268:	e9c0 1600 	strd	r1, r6, [r0]
 800226c:	300c      	adds	r0, #12
 800226e:	60a0      	str	r0, [r4, #8]
 8002270:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002274:	f7ff ffa2 	bl	80021bc <memset>
 8002278:	4620      	mov	r0, r4
 800227a:	bd70      	pop	{r4, r5, r6, pc}

0800227c <__sfp_lock_acquire>:
 800227c:	4801      	ldr	r0, [pc, #4]	; (8002284 <__sfp_lock_acquire+0x8>)
 800227e:	f000 b8b3 	b.w	80023e8 <__retarget_lock_acquire_recursive>
 8002282:	bf00      	nop
 8002284:	20000108 	.word	0x20000108

08002288 <__sfp_lock_release>:
 8002288:	4801      	ldr	r0, [pc, #4]	; (8002290 <__sfp_lock_release+0x8>)
 800228a:	f000 b8ae 	b.w	80023ea <__retarget_lock_release_recursive>
 800228e:	bf00      	nop
 8002290:	20000108 	.word	0x20000108

08002294 <__sinit_lock_acquire>:
 8002294:	4801      	ldr	r0, [pc, #4]	; (800229c <__sinit_lock_acquire+0x8>)
 8002296:	f000 b8a7 	b.w	80023e8 <__retarget_lock_acquire_recursive>
 800229a:	bf00      	nop
 800229c:	20000103 	.word	0x20000103

080022a0 <__sinit_lock_release>:
 80022a0:	4801      	ldr	r0, [pc, #4]	; (80022a8 <__sinit_lock_release+0x8>)
 80022a2:	f000 b8a2 	b.w	80023ea <__retarget_lock_release_recursive>
 80022a6:	bf00      	nop
 80022a8:	20000103 	.word	0x20000103

080022ac <__sinit>:
 80022ac:	b510      	push	{r4, lr}
 80022ae:	4604      	mov	r4, r0
 80022b0:	f7ff fff0 	bl	8002294 <__sinit_lock_acquire>
 80022b4:	69a3      	ldr	r3, [r4, #24]
 80022b6:	b11b      	cbz	r3, 80022c0 <__sinit+0x14>
 80022b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80022bc:	f7ff bff0 	b.w	80022a0 <__sinit_lock_release>
 80022c0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80022c4:	6523      	str	r3, [r4, #80]	; 0x50
 80022c6:	4b13      	ldr	r3, [pc, #76]	; (8002314 <__sinit+0x68>)
 80022c8:	4a13      	ldr	r2, [pc, #76]	; (8002318 <__sinit+0x6c>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	62a2      	str	r2, [r4, #40]	; 0x28
 80022ce:	42a3      	cmp	r3, r4
 80022d0:	bf08      	it	eq
 80022d2:	2301      	moveq	r3, #1
 80022d4:	4620      	mov	r0, r4
 80022d6:	bf08      	it	eq
 80022d8:	61a3      	streq	r3, [r4, #24]
 80022da:	f000 f81f 	bl	800231c <__sfp>
 80022de:	6060      	str	r0, [r4, #4]
 80022e0:	4620      	mov	r0, r4
 80022e2:	f000 f81b 	bl	800231c <__sfp>
 80022e6:	60a0      	str	r0, [r4, #8]
 80022e8:	4620      	mov	r0, r4
 80022ea:	f000 f817 	bl	800231c <__sfp>
 80022ee:	2200      	movs	r2, #0
 80022f0:	2104      	movs	r1, #4
 80022f2:	60e0      	str	r0, [r4, #12]
 80022f4:	6860      	ldr	r0, [r4, #4]
 80022f6:	f7ff ff81 	bl	80021fc <std>
 80022fa:	2201      	movs	r2, #1
 80022fc:	2109      	movs	r1, #9
 80022fe:	68a0      	ldr	r0, [r4, #8]
 8002300:	f7ff ff7c 	bl	80021fc <std>
 8002304:	2202      	movs	r2, #2
 8002306:	2112      	movs	r1, #18
 8002308:	68e0      	ldr	r0, [r4, #12]
 800230a:	f7ff ff77 	bl	80021fc <std>
 800230e:	2301      	movs	r3, #1
 8002310:	61a3      	str	r3, [r4, #24]
 8002312:	e7d1      	b.n	80022b8 <__sinit+0xc>
 8002314:	08003128 	.word	0x08003128
 8002318:	08002245 	.word	0x08002245

0800231c <__sfp>:
 800231c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800231e:	4607      	mov	r7, r0
 8002320:	f7ff ffac 	bl	800227c <__sfp_lock_acquire>
 8002324:	4b1e      	ldr	r3, [pc, #120]	; (80023a0 <__sfp+0x84>)
 8002326:	681e      	ldr	r6, [r3, #0]
 8002328:	69b3      	ldr	r3, [r6, #24]
 800232a:	b913      	cbnz	r3, 8002332 <__sfp+0x16>
 800232c:	4630      	mov	r0, r6
 800232e:	f7ff ffbd 	bl	80022ac <__sinit>
 8002332:	3648      	adds	r6, #72	; 0x48
 8002334:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002338:	3b01      	subs	r3, #1
 800233a:	d503      	bpl.n	8002344 <__sfp+0x28>
 800233c:	6833      	ldr	r3, [r6, #0]
 800233e:	b30b      	cbz	r3, 8002384 <__sfp+0x68>
 8002340:	6836      	ldr	r6, [r6, #0]
 8002342:	e7f7      	b.n	8002334 <__sfp+0x18>
 8002344:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002348:	b9d5      	cbnz	r5, 8002380 <__sfp+0x64>
 800234a:	4b16      	ldr	r3, [pc, #88]	; (80023a4 <__sfp+0x88>)
 800234c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002350:	60e3      	str	r3, [r4, #12]
 8002352:	6665      	str	r5, [r4, #100]	; 0x64
 8002354:	f000 f847 	bl	80023e6 <__retarget_lock_init_recursive>
 8002358:	f7ff ff96 	bl	8002288 <__sfp_lock_release>
 800235c:	2208      	movs	r2, #8
 800235e:	4629      	mov	r1, r5
 8002360:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002364:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002368:	6025      	str	r5, [r4, #0]
 800236a:	61a5      	str	r5, [r4, #24]
 800236c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002370:	f7ff ff24 	bl	80021bc <memset>
 8002374:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002378:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800237c:	4620      	mov	r0, r4
 800237e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002380:	3468      	adds	r4, #104	; 0x68
 8002382:	e7d9      	b.n	8002338 <__sfp+0x1c>
 8002384:	2104      	movs	r1, #4
 8002386:	4638      	mov	r0, r7
 8002388:	f7ff ff62 	bl	8002250 <__sfmoreglue>
 800238c:	4604      	mov	r4, r0
 800238e:	6030      	str	r0, [r6, #0]
 8002390:	2800      	cmp	r0, #0
 8002392:	d1d5      	bne.n	8002340 <__sfp+0x24>
 8002394:	f7ff ff78 	bl	8002288 <__sfp_lock_release>
 8002398:	230c      	movs	r3, #12
 800239a:	603b      	str	r3, [r7, #0]
 800239c:	e7ee      	b.n	800237c <__sfp+0x60>
 800239e:	bf00      	nop
 80023a0:	08003128 	.word	0x08003128
 80023a4:	ffff0001 	.word	0xffff0001

080023a8 <_fwalk_reent>:
 80023a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80023ac:	4606      	mov	r6, r0
 80023ae:	4688      	mov	r8, r1
 80023b0:	2700      	movs	r7, #0
 80023b2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80023b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80023ba:	f1b9 0901 	subs.w	r9, r9, #1
 80023be:	d505      	bpl.n	80023cc <_fwalk_reent+0x24>
 80023c0:	6824      	ldr	r4, [r4, #0]
 80023c2:	2c00      	cmp	r4, #0
 80023c4:	d1f7      	bne.n	80023b6 <_fwalk_reent+0xe>
 80023c6:	4638      	mov	r0, r7
 80023c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80023cc:	89ab      	ldrh	r3, [r5, #12]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d907      	bls.n	80023e2 <_fwalk_reent+0x3a>
 80023d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80023d6:	3301      	adds	r3, #1
 80023d8:	d003      	beq.n	80023e2 <_fwalk_reent+0x3a>
 80023da:	4629      	mov	r1, r5
 80023dc:	4630      	mov	r0, r6
 80023de:	47c0      	blx	r8
 80023e0:	4307      	orrs	r7, r0
 80023e2:	3568      	adds	r5, #104	; 0x68
 80023e4:	e7e9      	b.n	80023ba <_fwalk_reent+0x12>

080023e6 <__retarget_lock_init_recursive>:
 80023e6:	4770      	bx	lr

080023e8 <__retarget_lock_acquire_recursive>:
 80023e8:	4770      	bx	lr

080023ea <__retarget_lock_release_recursive>:
 80023ea:	4770      	bx	lr

080023ec <_malloc_r>:
 80023ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ee:	1ccd      	adds	r5, r1, #3
 80023f0:	f025 0503 	bic.w	r5, r5, #3
 80023f4:	3508      	adds	r5, #8
 80023f6:	2d0c      	cmp	r5, #12
 80023f8:	bf38      	it	cc
 80023fa:	250c      	movcc	r5, #12
 80023fc:	2d00      	cmp	r5, #0
 80023fe:	4606      	mov	r6, r0
 8002400:	db01      	blt.n	8002406 <_malloc_r+0x1a>
 8002402:	42a9      	cmp	r1, r5
 8002404:	d903      	bls.n	800240e <_malloc_r+0x22>
 8002406:	230c      	movs	r3, #12
 8002408:	6033      	str	r3, [r6, #0]
 800240a:	2000      	movs	r0, #0
 800240c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800240e:	f000 fdb1 	bl	8002f74 <__malloc_lock>
 8002412:	4921      	ldr	r1, [pc, #132]	; (8002498 <_malloc_r+0xac>)
 8002414:	680a      	ldr	r2, [r1, #0]
 8002416:	4614      	mov	r4, r2
 8002418:	b99c      	cbnz	r4, 8002442 <_malloc_r+0x56>
 800241a:	4f20      	ldr	r7, [pc, #128]	; (800249c <_malloc_r+0xb0>)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	b923      	cbnz	r3, 800242a <_malloc_r+0x3e>
 8002420:	4621      	mov	r1, r4
 8002422:	4630      	mov	r0, r6
 8002424:	f000 fb2a 	bl	8002a7c <_sbrk_r>
 8002428:	6038      	str	r0, [r7, #0]
 800242a:	4629      	mov	r1, r5
 800242c:	4630      	mov	r0, r6
 800242e:	f000 fb25 	bl	8002a7c <_sbrk_r>
 8002432:	1c43      	adds	r3, r0, #1
 8002434:	d123      	bne.n	800247e <_malloc_r+0x92>
 8002436:	230c      	movs	r3, #12
 8002438:	4630      	mov	r0, r6
 800243a:	6033      	str	r3, [r6, #0]
 800243c:	f000 fda0 	bl	8002f80 <__malloc_unlock>
 8002440:	e7e3      	b.n	800240a <_malloc_r+0x1e>
 8002442:	6823      	ldr	r3, [r4, #0]
 8002444:	1b5b      	subs	r3, r3, r5
 8002446:	d417      	bmi.n	8002478 <_malloc_r+0x8c>
 8002448:	2b0b      	cmp	r3, #11
 800244a:	d903      	bls.n	8002454 <_malloc_r+0x68>
 800244c:	6023      	str	r3, [r4, #0]
 800244e:	441c      	add	r4, r3
 8002450:	6025      	str	r5, [r4, #0]
 8002452:	e004      	b.n	800245e <_malloc_r+0x72>
 8002454:	6863      	ldr	r3, [r4, #4]
 8002456:	42a2      	cmp	r2, r4
 8002458:	bf0c      	ite	eq
 800245a:	600b      	streq	r3, [r1, #0]
 800245c:	6053      	strne	r3, [r2, #4]
 800245e:	4630      	mov	r0, r6
 8002460:	f000 fd8e 	bl	8002f80 <__malloc_unlock>
 8002464:	f104 000b 	add.w	r0, r4, #11
 8002468:	1d23      	adds	r3, r4, #4
 800246a:	f020 0007 	bic.w	r0, r0, #7
 800246e:	1ac2      	subs	r2, r0, r3
 8002470:	d0cc      	beq.n	800240c <_malloc_r+0x20>
 8002472:	1a1b      	subs	r3, r3, r0
 8002474:	50a3      	str	r3, [r4, r2]
 8002476:	e7c9      	b.n	800240c <_malloc_r+0x20>
 8002478:	4622      	mov	r2, r4
 800247a:	6864      	ldr	r4, [r4, #4]
 800247c:	e7cc      	b.n	8002418 <_malloc_r+0x2c>
 800247e:	1cc4      	adds	r4, r0, #3
 8002480:	f024 0403 	bic.w	r4, r4, #3
 8002484:	42a0      	cmp	r0, r4
 8002486:	d0e3      	beq.n	8002450 <_malloc_r+0x64>
 8002488:	1a21      	subs	r1, r4, r0
 800248a:	4630      	mov	r0, r6
 800248c:	f000 faf6 	bl	8002a7c <_sbrk_r>
 8002490:	3001      	adds	r0, #1
 8002492:	d1dd      	bne.n	8002450 <_malloc_r+0x64>
 8002494:	e7cf      	b.n	8002436 <_malloc_r+0x4a>
 8002496:	bf00      	nop
 8002498:	200000ac 	.word	0x200000ac
 800249c:	200000b0 	.word	0x200000b0

080024a0 <__sfputc_r>:
 80024a0:	6893      	ldr	r3, [r2, #8]
 80024a2:	b410      	push	{r4}
 80024a4:	3b01      	subs	r3, #1
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	6093      	str	r3, [r2, #8]
 80024aa:	da07      	bge.n	80024bc <__sfputc_r+0x1c>
 80024ac:	6994      	ldr	r4, [r2, #24]
 80024ae:	42a3      	cmp	r3, r4
 80024b0:	db01      	blt.n	80024b6 <__sfputc_r+0x16>
 80024b2:	290a      	cmp	r1, #10
 80024b4:	d102      	bne.n	80024bc <__sfputc_r+0x1c>
 80024b6:	bc10      	pop	{r4}
 80024b8:	f000 bb34 	b.w	8002b24 <__swbuf_r>
 80024bc:	6813      	ldr	r3, [r2, #0]
 80024be:	1c58      	adds	r0, r3, #1
 80024c0:	6010      	str	r0, [r2, #0]
 80024c2:	7019      	strb	r1, [r3, #0]
 80024c4:	4608      	mov	r0, r1
 80024c6:	bc10      	pop	{r4}
 80024c8:	4770      	bx	lr

080024ca <__sfputs_r>:
 80024ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024cc:	4606      	mov	r6, r0
 80024ce:	460f      	mov	r7, r1
 80024d0:	4614      	mov	r4, r2
 80024d2:	18d5      	adds	r5, r2, r3
 80024d4:	42ac      	cmp	r4, r5
 80024d6:	d101      	bne.n	80024dc <__sfputs_r+0x12>
 80024d8:	2000      	movs	r0, #0
 80024da:	e007      	b.n	80024ec <__sfputs_r+0x22>
 80024dc:	463a      	mov	r2, r7
 80024de:	4630      	mov	r0, r6
 80024e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80024e4:	f7ff ffdc 	bl	80024a0 <__sfputc_r>
 80024e8:	1c43      	adds	r3, r0, #1
 80024ea:	d1f3      	bne.n	80024d4 <__sfputs_r+0xa>
 80024ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080024f0 <_vfiprintf_r>:
 80024f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024f4:	460d      	mov	r5, r1
 80024f6:	4614      	mov	r4, r2
 80024f8:	4698      	mov	r8, r3
 80024fa:	4606      	mov	r6, r0
 80024fc:	b09d      	sub	sp, #116	; 0x74
 80024fe:	b118      	cbz	r0, 8002508 <_vfiprintf_r+0x18>
 8002500:	6983      	ldr	r3, [r0, #24]
 8002502:	b90b      	cbnz	r3, 8002508 <_vfiprintf_r+0x18>
 8002504:	f7ff fed2 	bl	80022ac <__sinit>
 8002508:	4b89      	ldr	r3, [pc, #548]	; (8002730 <_vfiprintf_r+0x240>)
 800250a:	429d      	cmp	r5, r3
 800250c:	d11b      	bne.n	8002546 <_vfiprintf_r+0x56>
 800250e:	6875      	ldr	r5, [r6, #4]
 8002510:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002512:	07d9      	lsls	r1, r3, #31
 8002514:	d405      	bmi.n	8002522 <_vfiprintf_r+0x32>
 8002516:	89ab      	ldrh	r3, [r5, #12]
 8002518:	059a      	lsls	r2, r3, #22
 800251a:	d402      	bmi.n	8002522 <_vfiprintf_r+0x32>
 800251c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800251e:	f7ff ff63 	bl	80023e8 <__retarget_lock_acquire_recursive>
 8002522:	89ab      	ldrh	r3, [r5, #12]
 8002524:	071b      	lsls	r3, r3, #28
 8002526:	d501      	bpl.n	800252c <_vfiprintf_r+0x3c>
 8002528:	692b      	ldr	r3, [r5, #16]
 800252a:	b9eb      	cbnz	r3, 8002568 <_vfiprintf_r+0x78>
 800252c:	4629      	mov	r1, r5
 800252e:	4630      	mov	r0, r6
 8002530:	f000 fb5c 	bl	8002bec <__swsetup_r>
 8002534:	b1c0      	cbz	r0, 8002568 <_vfiprintf_r+0x78>
 8002536:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002538:	07dc      	lsls	r4, r3, #31
 800253a:	d50e      	bpl.n	800255a <_vfiprintf_r+0x6a>
 800253c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002540:	b01d      	add	sp, #116	; 0x74
 8002542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002546:	4b7b      	ldr	r3, [pc, #492]	; (8002734 <_vfiprintf_r+0x244>)
 8002548:	429d      	cmp	r5, r3
 800254a:	d101      	bne.n	8002550 <_vfiprintf_r+0x60>
 800254c:	68b5      	ldr	r5, [r6, #8]
 800254e:	e7df      	b.n	8002510 <_vfiprintf_r+0x20>
 8002550:	4b79      	ldr	r3, [pc, #484]	; (8002738 <_vfiprintf_r+0x248>)
 8002552:	429d      	cmp	r5, r3
 8002554:	bf08      	it	eq
 8002556:	68f5      	ldreq	r5, [r6, #12]
 8002558:	e7da      	b.n	8002510 <_vfiprintf_r+0x20>
 800255a:	89ab      	ldrh	r3, [r5, #12]
 800255c:	0598      	lsls	r0, r3, #22
 800255e:	d4ed      	bmi.n	800253c <_vfiprintf_r+0x4c>
 8002560:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002562:	f7ff ff42 	bl	80023ea <__retarget_lock_release_recursive>
 8002566:	e7e9      	b.n	800253c <_vfiprintf_r+0x4c>
 8002568:	2300      	movs	r3, #0
 800256a:	9309      	str	r3, [sp, #36]	; 0x24
 800256c:	2320      	movs	r3, #32
 800256e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002572:	2330      	movs	r3, #48	; 0x30
 8002574:	f04f 0901 	mov.w	r9, #1
 8002578:	f8cd 800c 	str.w	r8, [sp, #12]
 800257c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800273c <_vfiprintf_r+0x24c>
 8002580:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002584:	4623      	mov	r3, r4
 8002586:	469a      	mov	sl, r3
 8002588:	f813 2b01 	ldrb.w	r2, [r3], #1
 800258c:	b10a      	cbz	r2, 8002592 <_vfiprintf_r+0xa2>
 800258e:	2a25      	cmp	r2, #37	; 0x25
 8002590:	d1f9      	bne.n	8002586 <_vfiprintf_r+0x96>
 8002592:	ebba 0b04 	subs.w	fp, sl, r4
 8002596:	d00b      	beq.n	80025b0 <_vfiprintf_r+0xc0>
 8002598:	465b      	mov	r3, fp
 800259a:	4622      	mov	r2, r4
 800259c:	4629      	mov	r1, r5
 800259e:	4630      	mov	r0, r6
 80025a0:	f7ff ff93 	bl	80024ca <__sfputs_r>
 80025a4:	3001      	adds	r0, #1
 80025a6:	f000 80aa 	beq.w	80026fe <_vfiprintf_r+0x20e>
 80025aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80025ac:	445a      	add	r2, fp
 80025ae:	9209      	str	r2, [sp, #36]	; 0x24
 80025b0:	f89a 3000 	ldrb.w	r3, [sl]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	f000 80a2 	beq.w	80026fe <_vfiprintf_r+0x20e>
 80025ba:	2300      	movs	r3, #0
 80025bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80025c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80025c4:	f10a 0a01 	add.w	sl, sl, #1
 80025c8:	9304      	str	r3, [sp, #16]
 80025ca:	9307      	str	r3, [sp, #28]
 80025cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80025d0:	931a      	str	r3, [sp, #104]	; 0x68
 80025d2:	4654      	mov	r4, sl
 80025d4:	2205      	movs	r2, #5
 80025d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025da:	4858      	ldr	r0, [pc, #352]	; (800273c <_vfiprintf_r+0x24c>)
 80025dc:	f000 fcbc 	bl	8002f58 <memchr>
 80025e0:	9a04      	ldr	r2, [sp, #16]
 80025e2:	b9d8      	cbnz	r0, 800261c <_vfiprintf_r+0x12c>
 80025e4:	06d1      	lsls	r1, r2, #27
 80025e6:	bf44      	itt	mi
 80025e8:	2320      	movmi	r3, #32
 80025ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80025ee:	0713      	lsls	r3, r2, #28
 80025f0:	bf44      	itt	mi
 80025f2:	232b      	movmi	r3, #43	; 0x2b
 80025f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80025f8:	f89a 3000 	ldrb.w	r3, [sl]
 80025fc:	2b2a      	cmp	r3, #42	; 0x2a
 80025fe:	d015      	beq.n	800262c <_vfiprintf_r+0x13c>
 8002600:	4654      	mov	r4, sl
 8002602:	2000      	movs	r0, #0
 8002604:	f04f 0c0a 	mov.w	ip, #10
 8002608:	9a07      	ldr	r2, [sp, #28]
 800260a:	4621      	mov	r1, r4
 800260c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002610:	3b30      	subs	r3, #48	; 0x30
 8002612:	2b09      	cmp	r3, #9
 8002614:	d94e      	bls.n	80026b4 <_vfiprintf_r+0x1c4>
 8002616:	b1b0      	cbz	r0, 8002646 <_vfiprintf_r+0x156>
 8002618:	9207      	str	r2, [sp, #28]
 800261a:	e014      	b.n	8002646 <_vfiprintf_r+0x156>
 800261c:	eba0 0308 	sub.w	r3, r0, r8
 8002620:	fa09 f303 	lsl.w	r3, r9, r3
 8002624:	4313      	orrs	r3, r2
 8002626:	46a2      	mov	sl, r4
 8002628:	9304      	str	r3, [sp, #16]
 800262a:	e7d2      	b.n	80025d2 <_vfiprintf_r+0xe2>
 800262c:	9b03      	ldr	r3, [sp, #12]
 800262e:	1d19      	adds	r1, r3, #4
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	9103      	str	r1, [sp, #12]
 8002634:	2b00      	cmp	r3, #0
 8002636:	bfbb      	ittet	lt
 8002638:	425b      	neglt	r3, r3
 800263a:	f042 0202 	orrlt.w	r2, r2, #2
 800263e:	9307      	strge	r3, [sp, #28]
 8002640:	9307      	strlt	r3, [sp, #28]
 8002642:	bfb8      	it	lt
 8002644:	9204      	strlt	r2, [sp, #16]
 8002646:	7823      	ldrb	r3, [r4, #0]
 8002648:	2b2e      	cmp	r3, #46	; 0x2e
 800264a:	d10c      	bne.n	8002666 <_vfiprintf_r+0x176>
 800264c:	7863      	ldrb	r3, [r4, #1]
 800264e:	2b2a      	cmp	r3, #42	; 0x2a
 8002650:	d135      	bne.n	80026be <_vfiprintf_r+0x1ce>
 8002652:	9b03      	ldr	r3, [sp, #12]
 8002654:	3402      	adds	r4, #2
 8002656:	1d1a      	adds	r2, r3, #4
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	9203      	str	r2, [sp, #12]
 800265c:	2b00      	cmp	r3, #0
 800265e:	bfb8      	it	lt
 8002660:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002664:	9305      	str	r3, [sp, #20]
 8002666:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800274c <_vfiprintf_r+0x25c>
 800266a:	2203      	movs	r2, #3
 800266c:	4650      	mov	r0, sl
 800266e:	7821      	ldrb	r1, [r4, #0]
 8002670:	f000 fc72 	bl	8002f58 <memchr>
 8002674:	b140      	cbz	r0, 8002688 <_vfiprintf_r+0x198>
 8002676:	2340      	movs	r3, #64	; 0x40
 8002678:	eba0 000a 	sub.w	r0, r0, sl
 800267c:	fa03 f000 	lsl.w	r0, r3, r0
 8002680:	9b04      	ldr	r3, [sp, #16]
 8002682:	3401      	adds	r4, #1
 8002684:	4303      	orrs	r3, r0
 8002686:	9304      	str	r3, [sp, #16]
 8002688:	f814 1b01 	ldrb.w	r1, [r4], #1
 800268c:	2206      	movs	r2, #6
 800268e:	482c      	ldr	r0, [pc, #176]	; (8002740 <_vfiprintf_r+0x250>)
 8002690:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002694:	f000 fc60 	bl	8002f58 <memchr>
 8002698:	2800      	cmp	r0, #0
 800269a:	d03f      	beq.n	800271c <_vfiprintf_r+0x22c>
 800269c:	4b29      	ldr	r3, [pc, #164]	; (8002744 <_vfiprintf_r+0x254>)
 800269e:	bb1b      	cbnz	r3, 80026e8 <_vfiprintf_r+0x1f8>
 80026a0:	9b03      	ldr	r3, [sp, #12]
 80026a2:	3307      	adds	r3, #7
 80026a4:	f023 0307 	bic.w	r3, r3, #7
 80026a8:	3308      	adds	r3, #8
 80026aa:	9303      	str	r3, [sp, #12]
 80026ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80026ae:	443b      	add	r3, r7
 80026b0:	9309      	str	r3, [sp, #36]	; 0x24
 80026b2:	e767      	b.n	8002584 <_vfiprintf_r+0x94>
 80026b4:	460c      	mov	r4, r1
 80026b6:	2001      	movs	r0, #1
 80026b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80026bc:	e7a5      	b.n	800260a <_vfiprintf_r+0x11a>
 80026be:	2300      	movs	r3, #0
 80026c0:	f04f 0c0a 	mov.w	ip, #10
 80026c4:	4619      	mov	r1, r3
 80026c6:	3401      	adds	r4, #1
 80026c8:	9305      	str	r3, [sp, #20]
 80026ca:	4620      	mov	r0, r4
 80026cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80026d0:	3a30      	subs	r2, #48	; 0x30
 80026d2:	2a09      	cmp	r2, #9
 80026d4:	d903      	bls.n	80026de <_vfiprintf_r+0x1ee>
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d0c5      	beq.n	8002666 <_vfiprintf_r+0x176>
 80026da:	9105      	str	r1, [sp, #20]
 80026dc:	e7c3      	b.n	8002666 <_vfiprintf_r+0x176>
 80026de:	4604      	mov	r4, r0
 80026e0:	2301      	movs	r3, #1
 80026e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80026e6:	e7f0      	b.n	80026ca <_vfiprintf_r+0x1da>
 80026e8:	ab03      	add	r3, sp, #12
 80026ea:	9300      	str	r3, [sp, #0]
 80026ec:	462a      	mov	r2, r5
 80026ee:	4630      	mov	r0, r6
 80026f0:	4b15      	ldr	r3, [pc, #84]	; (8002748 <_vfiprintf_r+0x258>)
 80026f2:	a904      	add	r1, sp, #16
 80026f4:	f3af 8000 	nop.w
 80026f8:	4607      	mov	r7, r0
 80026fa:	1c78      	adds	r0, r7, #1
 80026fc:	d1d6      	bne.n	80026ac <_vfiprintf_r+0x1bc>
 80026fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002700:	07d9      	lsls	r1, r3, #31
 8002702:	d405      	bmi.n	8002710 <_vfiprintf_r+0x220>
 8002704:	89ab      	ldrh	r3, [r5, #12]
 8002706:	059a      	lsls	r2, r3, #22
 8002708:	d402      	bmi.n	8002710 <_vfiprintf_r+0x220>
 800270a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800270c:	f7ff fe6d 	bl	80023ea <__retarget_lock_release_recursive>
 8002710:	89ab      	ldrh	r3, [r5, #12]
 8002712:	065b      	lsls	r3, r3, #25
 8002714:	f53f af12 	bmi.w	800253c <_vfiprintf_r+0x4c>
 8002718:	9809      	ldr	r0, [sp, #36]	; 0x24
 800271a:	e711      	b.n	8002540 <_vfiprintf_r+0x50>
 800271c:	ab03      	add	r3, sp, #12
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	462a      	mov	r2, r5
 8002722:	4630      	mov	r0, r6
 8002724:	4b08      	ldr	r3, [pc, #32]	; (8002748 <_vfiprintf_r+0x258>)
 8002726:	a904      	add	r1, sp, #16
 8002728:	f000 f882 	bl	8002830 <_printf_i>
 800272c:	e7e4      	b.n	80026f8 <_vfiprintf_r+0x208>
 800272e:	bf00      	nop
 8002730:	0800314c 	.word	0x0800314c
 8002734:	0800316c 	.word	0x0800316c
 8002738:	0800312c 	.word	0x0800312c
 800273c:	0800318c 	.word	0x0800318c
 8002740:	08003196 	.word	0x08003196
 8002744:	00000000 	.word	0x00000000
 8002748:	080024cb 	.word	0x080024cb
 800274c:	08003192 	.word	0x08003192

08002750 <_printf_common>:
 8002750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002754:	4616      	mov	r6, r2
 8002756:	4699      	mov	r9, r3
 8002758:	688a      	ldr	r2, [r1, #8]
 800275a:	690b      	ldr	r3, [r1, #16]
 800275c:	4607      	mov	r7, r0
 800275e:	4293      	cmp	r3, r2
 8002760:	bfb8      	it	lt
 8002762:	4613      	movlt	r3, r2
 8002764:	6033      	str	r3, [r6, #0]
 8002766:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800276a:	460c      	mov	r4, r1
 800276c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002770:	b10a      	cbz	r2, 8002776 <_printf_common+0x26>
 8002772:	3301      	adds	r3, #1
 8002774:	6033      	str	r3, [r6, #0]
 8002776:	6823      	ldr	r3, [r4, #0]
 8002778:	0699      	lsls	r1, r3, #26
 800277a:	bf42      	ittt	mi
 800277c:	6833      	ldrmi	r3, [r6, #0]
 800277e:	3302      	addmi	r3, #2
 8002780:	6033      	strmi	r3, [r6, #0]
 8002782:	6825      	ldr	r5, [r4, #0]
 8002784:	f015 0506 	ands.w	r5, r5, #6
 8002788:	d106      	bne.n	8002798 <_printf_common+0x48>
 800278a:	f104 0a19 	add.w	sl, r4, #25
 800278e:	68e3      	ldr	r3, [r4, #12]
 8002790:	6832      	ldr	r2, [r6, #0]
 8002792:	1a9b      	subs	r3, r3, r2
 8002794:	42ab      	cmp	r3, r5
 8002796:	dc28      	bgt.n	80027ea <_printf_common+0x9a>
 8002798:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800279c:	1e13      	subs	r3, r2, #0
 800279e:	6822      	ldr	r2, [r4, #0]
 80027a0:	bf18      	it	ne
 80027a2:	2301      	movne	r3, #1
 80027a4:	0692      	lsls	r2, r2, #26
 80027a6:	d42d      	bmi.n	8002804 <_printf_common+0xb4>
 80027a8:	4649      	mov	r1, r9
 80027aa:	4638      	mov	r0, r7
 80027ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80027b0:	47c0      	blx	r8
 80027b2:	3001      	adds	r0, #1
 80027b4:	d020      	beq.n	80027f8 <_printf_common+0xa8>
 80027b6:	6823      	ldr	r3, [r4, #0]
 80027b8:	68e5      	ldr	r5, [r4, #12]
 80027ba:	f003 0306 	and.w	r3, r3, #6
 80027be:	2b04      	cmp	r3, #4
 80027c0:	bf18      	it	ne
 80027c2:	2500      	movne	r5, #0
 80027c4:	6832      	ldr	r2, [r6, #0]
 80027c6:	f04f 0600 	mov.w	r6, #0
 80027ca:	68a3      	ldr	r3, [r4, #8]
 80027cc:	bf08      	it	eq
 80027ce:	1aad      	subeq	r5, r5, r2
 80027d0:	6922      	ldr	r2, [r4, #16]
 80027d2:	bf08      	it	eq
 80027d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80027d8:	4293      	cmp	r3, r2
 80027da:	bfc4      	itt	gt
 80027dc:	1a9b      	subgt	r3, r3, r2
 80027de:	18ed      	addgt	r5, r5, r3
 80027e0:	341a      	adds	r4, #26
 80027e2:	42b5      	cmp	r5, r6
 80027e4:	d11a      	bne.n	800281c <_printf_common+0xcc>
 80027e6:	2000      	movs	r0, #0
 80027e8:	e008      	b.n	80027fc <_printf_common+0xac>
 80027ea:	2301      	movs	r3, #1
 80027ec:	4652      	mov	r2, sl
 80027ee:	4649      	mov	r1, r9
 80027f0:	4638      	mov	r0, r7
 80027f2:	47c0      	blx	r8
 80027f4:	3001      	adds	r0, #1
 80027f6:	d103      	bne.n	8002800 <_printf_common+0xb0>
 80027f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002800:	3501      	adds	r5, #1
 8002802:	e7c4      	b.n	800278e <_printf_common+0x3e>
 8002804:	2030      	movs	r0, #48	; 0x30
 8002806:	18e1      	adds	r1, r4, r3
 8002808:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800280c:	1c5a      	adds	r2, r3, #1
 800280e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002812:	4422      	add	r2, r4
 8002814:	3302      	adds	r3, #2
 8002816:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800281a:	e7c5      	b.n	80027a8 <_printf_common+0x58>
 800281c:	2301      	movs	r3, #1
 800281e:	4622      	mov	r2, r4
 8002820:	4649      	mov	r1, r9
 8002822:	4638      	mov	r0, r7
 8002824:	47c0      	blx	r8
 8002826:	3001      	adds	r0, #1
 8002828:	d0e6      	beq.n	80027f8 <_printf_common+0xa8>
 800282a:	3601      	adds	r6, #1
 800282c:	e7d9      	b.n	80027e2 <_printf_common+0x92>
	...

08002830 <_printf_i>:
 8002830:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002834:	460c      	mov	r4, r1
 8002836:	7e27      	ldrb	r7, [r4, #24]
 8002838:	4691      	mov	r9, r2
 800283a:	2f78      	cmp	r7, #120	; 0x78
 800283c:	4680      	mov	r8, r0
 800283e:	469a      	mov	sl, r3
 8002840:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002842:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002846:	d807      	bhi.n	8002858 <_printf_i+0x28>
 8002848:	2f62      	cmp	r7, #98	; 0x62
 800284a:	d80a      	bhi.n	8002862 <_printf_i+0x32>
 800284c:	2f00      	cmp	r7, #0
 800284e:	f000 80d9 	beq.w	8002a04 <_printf_i+0x1d4>
 8002852:	2f58      	cmp	r7, #88	; 0x58
 8002854:	f000 80a4 	beq.w	80029a0 <_printf_i+0x170>
 8002858:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800285c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002860:	e03a      	b.n	80028d8 <_printf_i+0xa8>
 8002862:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002866:	2b15      	cmp	r3, #21
 8002868:	d8f6      	bhi.n	8002858 <_printf_i+0x28>
 800286a:	a001      	add	r0, pc, #4	; (adr r0, 8002870 <_printf_i+0x40>)
 800286c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002870:	080028c9 	.word	0x080028c9
 8002874:	080028dd 	.word	0x080028dd
 8002878:	08002859 	.word	0x08002859
 800287c:	08002859 	.word	0x08002859
 8002880:	08002859 	.word	0x08002859
 8002884:	08002859 	.word	0x08002859
 8002888:	080028dd 	.word	0x080028dd
 800288c:	08002859 	.word	0x08002859
 8002890:	08002859 	.word	0x08002859
 8002894:	08002859 	.word	0x08002859
 8002898:	08002859 	.word	0x08002859
 800289c:	080029eb 	.word	0x080029eb
 80028a0:	0800290d 	.word	0x0800290d
 80028a4:	080029cd 	.word	0x080029cd
 80028a8:	08002859 	.word	0x08002859
 80028ac:	08002859 	.word	0x08002859
 80028b0:	08002a0d 	.word	0x08002a0d
 80028b4:	08002859 	.word	0x08002859
 80028b8:	0800290d 	.word	0x0800290d
 80028bc:	08002859 	.word	0x08002859
 80028c0:	08002859 	.word	0x08002859
 80028c4:	080029d5 	.word	0x080029d5
 80028c8:	680b      	ldr	r3, [r1, #0]
 80028ca:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80028ce:	1d1a      	adds	r2, r3, #4
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	600a      	str	r2, [r1, #0]
 80028d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80028d8:	2301      	movs	r3, #1
 80028da:	e0a4      	b.n	8002a26 <_printf_i+0x1f6>
 80028dc:	6825      	ldr	r5, [r4, #0]
 80028de:	6808      	ldr	r0, [r1, #0]
 80028e0:	062e      	lsls	r6, r5, #24
 80028e2:	f100 0304 	add.w	r3, r0, #4
 80028e6:	d50a      	bpl.n	80028fe <_printf_i+0xce>
 80028e8:	6805      	ldr	r5, [r0, #0]
 80028ea:	600b      	str	r3, [r1, #0]
 80028ec:	2d00      	cmp	r5, #0
 80028ee:	da03      	bge.n	80028f8 <_printf_i+0xc8>
 80028f0:	232d      	movs	r3, #45	; 0x2d
 80028f2:	426d      	negs	r5, r5
 80028f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80028f8:	230a      	movs	r3, #10
 80028fa:	485e      	ldr	r0, [pc, #376]	; (8002a74 <_printf_i+0x244>)
 80028fc:	e019      	b.n	8002932 <_printf_i+0x102>
 80028fe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002902:	6805      	ldr	r5, [r0, #0]
 8002904:	600b      	str	r3, [r1, #0]
 8002906:	bf18      	it	ne
 8002908:	b22d      	sxthne	r5, r5
 800290a:	e7ef      	b.n	80028ec <_printf_i+0xbc>
 800290c:	680b      	ldr	r3, [r1, #0]
 800290e:	6825      	ldr	r5, [r4, #0]
 8002910:	1d18      	adds	r0, r3, #4
 8002912:	6008      	str	r0, [r1, #0]
 8002914:	0628      	lsls	r0, r5, #24
 8002916:	d501      	bpl.n	800291c <_printf_i+0xec>
 8002918:	681d      	ldr	r5, [r3, #0]
 800291a:	e002      	b.n	8002922 <_printf_i+0xf2>
 800291c:	0669      	lsls	r1, r5, #25
 800291e:	d5fb      	bpl.n	8002918 <_printf_i+0xe8>
 8002920:	881d      	ldrh	r5, [r3, #0]
 8002922:	2f6f      	cmp	r7, #111	; 0x6f
 8002924:	bf0c      	ite	eq
 8002926:	2308      	moveq	r3, #8
 8002928:	230a      	movne	r3, #10
 800292a:	4852      	ldr	r0, [pc, #328]	; (8002a74 <_printf_i+0x244>)
 800292c:	2100      	movs	r1, #0
 800292e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002932:	6866      	ldr	r6, [r4, #4]
 8002934:	2e00      	cmp	r6, #0
 8002936:	bfa8      	it	ge
 8002938:	6821      	ldrge	r1, [r4, #0]
 800293a:	60a6      	str	r6, [r4, #8]
 800293c:	bfa4      	itt	ge
 800293e:	f021 0104 	bicge.w	r1, r1, #4
 8002942:	6021      	strge	r1, [r4, #0]
 8002944:	b90d      	cbnz	r5, 800294a <_printf_i+0x11a>
 8002946:	2e00      	cmp	r6, #0
 8002948:	d04d      	beq.n	80029e6 <_printf_i+0x1b6>
 800294a:	4616      	mov	r6, r2
 800294c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002950:	fb03 5711 	mls	r7, r3, r1, r5
 8002954:	5dc7      	ldrb	r7, [r0, r7]
 8002956:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800295a:	462f      	mov	r7, r5
 800295c:	42bb      	cmp	r3, r7
 800295e:	460d      	mov	r5, r1
 8002960:	d9f4      	bls.n	800294c <_printf_i+0x11c>
 8002962:	2b08      	cmp	r3, #8
 8002964:	d10b      	bne.n	800297e <_printf_i+0x14e>
 8002966:	6823      	ldr	r3, [r4, #0]
 8002968:	07df      	lsls	r7, r3, #31
 800296a:	d508      	bpl.n	800297e <_printf_i+0x14e>
 800296c:	6923      	ldr	r3, [r4, #16]
 800296e:	6861      	ldr	r1, [r4, #4]
 8002970:	4299      	cmp	r1, r3
 8002972:	bfde      	ittt	le
 8002974:	2330      	movle	r3, #48	; 0x30
 8002976:	f806 3c01 	strble.w	r3, [r6, #-1]
 800297a:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800297e:	1b92      	subs	r2, r2, r6
 8002980:	6122      	str	r2, [r4, #16]
 8002982:	464b      	mov	r3, r9
 8002984:	4621      	mov	r1, r4
 8002986:	4640      	mov	r0, r8
 8002988:	f8cd a000 	str.w	sl, [sp]
 800298c:	aa03      	add	r2, sp, #12
 800298e:	f7ff fedf 	bl	8002750 <_printf_common>
 8002992:	3001      	adds	r0, #1
 8002994:	d14c      	bne.n	8002a30 <_printf_i+0x200>
 8002996:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800299a:	b004      	add	sp, #16
 800299c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029a0:	4834      	ldr	r0, [pc, #208]	; (8002a74 <_printf_i+0x244>)
 80029a2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80029a6:	680e      	ldr	r6, [r1, #0]
 80029a8:	6823      	ldr	r3, [r4, #0]
 80029aa:	f856 5b04 	ldr.w	r5, [r6], #4
 80029ae:	061f      	lsls	r7, r3, #24
 80029b0:	600e      	str	r6, [r1, #0]
 80029b2:	d514      	bpl.n	80029de <_printf_i+0x1ae>
 80029b4:	07d9      	lsls	r1, r3, #31
 80029b6:	bf44      	itt	mi
 80029b8:	f043 0320 	orrmi.w	r3, r3, #32
 80029bc:	6023      	strmi	r3, [r4, #0]
 80029be:	b91d      	cbnz	r5, 80029c8 <_printf_i+0x198>
 80029c0:	6823      	ldr	r3, [r4, #0]
 80029c2:	f023 0320 	bic.w	r3, r3, #32
 80029c6:	6023      	str	r3, [r4, #0]
 80029c8:	2310      	movs	r3, #16
 80029ca:	e7af      	b.n	800292c <_printf_i+0xfc>
 80029cc:	6823      	ldr	r3, [r4, #0]
 80029ce:	f043 0320 	orr.w	r3, r3, #32
 80029d2:	6023      	str	r3, [r4, #0]
 80029d4:	2378      	movs	r3, #120	; 0x78
 80029d6:	4828      	ldr	r0, [pc, #160]	; (8002a78 <_printf_i+0x248>)
 80029d8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80029dc:	e7e3      	b.n	80029a6 <_printf_i+0x176>
 80029de:	065e      	lsls	r6, r3, #25
 80029e0:	bf48      	it	mi
 80029e2:	b2ad      	uxthmi	r5, r5
 80029e4:	e7e6      	b.n	80029b4 <_printf_i+0x184>
 80029e6:	4616      	mov	r6, r2
 80029e8:	e7bb      	b.n	8002962 <_printf_i+0x132>
 80029ea:	680b      	ldr	r3, [r1, #0]
 80029ec:	6826      	ldr	r6, [r4, #0]
 80029ee:	1d1d      	adds	r5, r3, #4
 80029f0:	6960      	ldr	r0, [r4, #20]
 80029f2:	600d      	str	r5, [r1, #0]
 80029f4:	0635      	lsls	r5, r6, #24
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	d501      	bpl.n	80029fe <_printf_i+0x1ce>
 80029fa:	6018      	str	r0, [r3, #0]
 80029fc:	e002      	b.n	8002a04 <_printf_i+0x1d4>
 80029fe:	0671      	lsls	r1, r6, #25
 8002a00:	d5fb      	bpl.n	80029fa <_printf_i+0x1ca>
 8002a02:	8018      	strh	r0, [r3, #0]
 8002a04:	2300      	movs	r3, #0
 8002a06:	4616      	mov	r6, r2
 8002a08:	6123      	str	r3, [r4, #16]
 8002a0a:	e7ba      	b.n	8002982 <_printf_i+0x152>
 8002a0c:	680b      	ldr	r3, [r1, #0]
 8002a0e:	1d1a      	adds	r2, r3, #4
 8002a10:	600a      	str	r2, [r1, #0]
 8002a12:	681e      	ldr	r6, [r3, #0]
 8002a14:	2100      	movs	r1, #0
 8002a16:	4630      	mov	r0, r6
 8002a18:	6862      	ldr	r2, [r4, #4]
 8002a1a:	f000 fa9d 	bl	8002f58 <memchr>
 8002a1e:	b108      	cbz	r0, 8002a24 <_printf_i+0x1f4>
 8002a20:	1b80      	subs	r0, r0, r6
 8002a22:	6060      	str	r0, [r4, #4]
 8002a24:	6863      	ldr	r3, [r4, #4]
 8002a26:	6123      	str	r3, [r4, #16]
 8002a28:	2300      	movs	r3, #0
 8002a2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a2e:	e7a8      	b.n	8002982 <_printf_i+0x152>
 8002a30:	4632      	mov	r2, r6
 8002a32:	4649      	mov	r1, r9
 8002a34:	4640      	mov	r0, r8
 8002a36:	6923      	ldr	r3, [r4, #16]
 8002a38:	47d0      	blx	sl
 8002a3a:	3001      	adds	r0, #1
 8002a3c:	d0ab      	beq.n	8002996 <_printf_i+0x166>
 8002a3e:	6823      	ldr	r3, [r4, #0]
 8002a40:	079b      	lsls	r3, r3, #30
 8002a42:	d413      	bmi.n	8002a6c <_printf_i+0x23c>
 8002a44:	68e0      	ldr	r0, [r4, #12]
 8002a46:	9b03      	ldr	r3, [sp, #12]
 8002a48:	4298      	cmp	r0, r3
 8002a4a:	bfb8      	it	lt
 8002a4c:	4618      	movlt	r0, r3
 8002a4e:	e7a4      	b.n	800299a <_printf_i+0x16a>
 8002a50:	2301      	movs	r3, #1
 8002a52:	4632      	mov	r2, r6
 8002a54:	4649      	mov	r1, r9
 8002a56:	4640      	mov	r0, r8
 8002a58:	47d0      	blx	sl
 8002a5a:	3001      	adds	r0, #1
 8002a5c:	d09b      	beq.n	8002996 <_printf_i+0x166>
 8002a5e:	3501      	adds	r5, #1
 8002a60:	68e3      	ldr	r3, [r4, #12]
 8002a62:	9903      	ldr	r1, [sp, #12]
 8002a64:	1a5b      	subs	r3, r3, r1
 8002a66:	42ab      	cmp	r3, r5
 8002a68:	dcf2      	bgt.n	8002a50 <_printf_i+0x220>
 8002a6a:	e7eb      	b.n	8002a44 <_printf_i+0x214>
 8002a6c:	2500      	movs	r5, #0
 8002a6e:	f104 0619 	add.w	r6, r4, #25
 8002a72:	e7f5      	b.n	8002a60 <_printf_i+0x230>
 8002a74:	0800319d 	.word	0x0800319d
 8002a78:	080031ae 	.word	0x080031ae

08002a7c <_sbrk_r>:
 8002a7c:	b538      	push	{r3, r4, r5, lr}
 8002a7e:	2300      	movs	r3, #0
 8002a80:	4d05      	ldr	r5, [pc, #20]	; (8002a98 <_sbrk_r+0x1c>)
 8002a82:	4604      	mov	r4, r0
 8002a84:	4608      	mov	r0, r1
 8002a86:	602b      	str	r3, [r5, #0]
 8002a88:	f7fd fe14 	bl	80006b4 <_sbrk>
 8002a8c:	1c43      	adds	r3, r0, #1
 8002a8e:	d102      	bne.n	8002a96 <_sbrk_r+0x1a>
 8002a90:	682b      	ldr	r3, [r5, #0]
 8002a92:	b103      	cbz	r3, 8002a96 <_sbrk_r+0x1a>
 8002a94:	6023      	str	r3, [r4, #0]
 8002a96:	bd38      	pop	{r3, r4, r5, pc}
 8002a98:	2000010c 	.word	0x2000010c

08002a9c <__sread>:
 8002a9c:	b510      	push	{r4, lr}
 8002a9e:	460c      	mov	r4, r1
 8002aa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002aa4:	f000 fabe 	bl	8003024 <_read_r>
 8002aa8:	2800      	cmp	r0, #0
 8002aaa:	bfab      	itete	ge
 8002aac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002aae:	89a3      	ldrhlt	r3, [r4, #12]
 8002ab0:	181b      	addge	r3, r3, r0
 8002ab2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002ab6:	bfac      	ite	ge
 8002ab8:	6563      	strge	r3, [r4, #84]	; 0x54
 8002aba:	81a3      	strhlt	r3, [r4, #12]
 8002abc:	bd10      	pop	{r4, pc}

08002abe <__swrite>:
 8002abe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ac2:	461f      	mov	r7, r3
 8002ac4:	898b      	ldrh	r3, [r1, #12]
 8002ac6:	4605      	mov	r5, r0
 8002ac8:	05db      	lsls	r3, r3, #23
 8002aca:	460c      	mov	r4, r1
 8002acc:	4616      	mov	r6, r2
 8002ace:	d505      	bpl.n	8002adc <__swrite+0x1e>
 8002ad0:	2302      	movs	r3, #2
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ad8:	f000 f9c8 	bl	8002e6c <_lseek_r>
 8002adc:	89a3      	ldrh	r3, [r4, #12]
 8002ade:	4632      	mov	r2, r6
 8002ae0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ae4:	81a3      	strh	r3, [r4, #12]
 8002ae6:	4628      	mov	r0, r5
 8002ae8:	463b      	mov	r3, r7
 8002aea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002aee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002af2:	f000 b869 	b.w	8002bc8 <_write_r>

08002af6 <__sseek>:
 8002af6:	b510      	push	{r4, lr}
 8002af8:	460c      	mov	r4, r1
 8002afa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002afe:	f000 f9b5 	bl	8002e6c <_lseek_r>
 8002b02:	1c43      	adds	r3, r0, #1
 8002b04:	89a3      	ldrh	r3, [r4, #12]
 8002b06:	bf15      	itete	ne
 8002b08:	6560      	strne	r0, [r4, #84]	; 0x54
 8002b0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002b0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002b12:	81a3      	strheq	r3, [r4, #12]
 8002b14:	bf18      	it	ne
 8002b16:	81a3      	strhne	r3, [r4, #12]
 8002b18:	bd10      	pop	{r4, pc}

08002b1a <__sclose>:
 8002b1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b1e:	f000 b8d3 	b.w	8002cc8 <_close_r>
	...

08002b24 <__swbuf_r>:
 8002b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b26:	460e      	mov	r6, r1
 8002b28:	4614      	mov	r4, r2
 8002b2a:	4605      	mov	r5, r0
 8002b2c:	b118      	cbz	r0, 8002b36 <__swbuf_r+0x12>
 8002b2e:	6983      	ldr	r3, [r0, #24]
 8002b30:	b90b      	cbnz	r3, 8002b36 <__swbuf_r+0x12>
 8002b32:	f7ff fbbb 	bl	80022ac <__sinit>
 8002b36:	4b21      	ldr	r3, [pc, #132]	; (8002bbc <__swbuf_r+0x98>)
 8002b38:	429c      	cmp	r4, r3
 8002b3a:	d12b      	bne.n	8002b94 <__swbuf_r+0x70>
 8002b3c:	686c      	ldr	r4, [r5, #4]
 8002b3e:	69a3      	ldr	r3, [r4, #24]
 8002b40:	60a3      	str	r3, [r4, #8]
 8002b42:	89a3      	ldrh	r3, [r4, #12]
 8002b44:	071a      	lsls	r2, r3, #28
 8002b46:	d52f      	bpl.n	8002ba8 <__swbuf_r+0x84>
 8002b48:	6923      	ldr	r3, [r4, #16]
 8002b4a:	b36b      	cbz	r3, 8002ba8 <__swbuf_r+0x84>
 8002b4c:	6923      	ldr	r3, [r4, #16]
 8002b4e:	6820      	ldr	r0, [r4, #0]
 8002b50:	b2f6      	uxtb	r6, r6
 8002b52:	1ac0      	subs	r0, r0, r3
 8002b54:	6963      	ldr	r3, [r4, #20]
 8002b56:	4637      	mov	r7, r6
 8002b58:	4283      	cmp	r3, r0
 8002b5a:	dc04      	bgt.n	8002b66 <__swbuf_r+0x42>
 8002b5c:	4621      	mov	r1, r4
 8002b5e:	4628      	mov	r0, r5
 8002b60:	f000 f948 	bl	8002df4 <_fflush_r>
 8002b64:	bb30      	cbnz	r0, 8002bb4 <__swbuf_r+0x90>
 8002b66:	68a3      	ldr	r3, [r4, #8]
 8002b68:	3001      	adds	r0, #1
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	60a3      	str	r3, [r4, #8]
 8002b6e:	6823      	ldr	r3, [r4, #0]
 8002b70:	1c5a      	adds	r2, r3, #1
 8002b72:	6022      	str	r2, [r4, #0]
 8002b74:	701e      	strb	r6, [r3, #0]
 8002b76:	6963      	ldr	r3, [r4, #20]
 8002b78:	4283      	cmp	r3, r0
 8002b7a:	d004      	beq.n	8002b86 <__swbuf_r+0x62>
 8002b7c:	89a3      	ldrh	r3, [r4, #12]
 8002b7e:	07db      	lsls	r3, r3, #31
 8002b80:	d506      	bpl.n	8002b90 <__swbuf_r+0x6c>
 8002b82:	2e0a      	cmp	r6, #10
 8002b84:	d104      	bne.n	8002b90 <__swbuf_r+0x6c>
 8002b86:	4621      	mov	r1, r4
 8002b88:	4628      	mov	r0, r5
 8002b8a:	f000 f933 	bl	8002df4 <_fflush_r>
 8002b8e:	b988      	cbnz	r0, 8002bb4 <__swbuf_r+0x90>
 8002b90:	4638      	mov	r0, r7
 8002b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b94:	4b0a      	ldr	r3, [pc, #40]	; (8002bc0 <__swbuf_r+0x9c>)
 8002b96:	429c      	cmp	r4, r3
 8002b98:	d101      	bne.n	8002b9e <__swbuf_r+0x7a>
 8002b9a:	68ac      	ldr	r4, [r5, #8]
 8002b9c:	e7cf      	b.n	8002b3e <__swbuf_r+0x1a>
 8002b9e:	4b09      	ldr	r3, [pc, #36]	; (8002bc4 <__swbuf_r+0xa0>)
 8002ba0:	429c      	cmp	r4, r3
 8002ba2:	bf08      	it	eq
 8002ba4:	68ec      	ldreq	r4, [r5, #12]
 8002ba6:	e7ca      	b.n	8002b3e <__swbuf_r+0x1a>
 8002ba8:	4621      	mov	r1, r4
 8002baa:	4628      	mov	r0, r5
 8002bac:	f000 f81e 	bl	8002bec <__swsetup_r>
 8002bb0:	2800      	cmp	r0, #0
 8002bb2:	d0cb      	beq.n	8002b4c <__swbuf_r+0x28>
 8002bb4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002bb8:	e7ea      	b.n	8002b90 <__swbuf_r+0x6c>
 8002bba:	bf00      	nop
 8002bbc:	0800314c 	.word	0x0800314c
 8002bc0:	0800316c 	.word	0x0800316c
 8002bc4:	0800312c 	.word	0x0800312c

08002bc8 <_write_r>:
 8002bc8:	b538      	push	{r3, r4, r5, lr}
 8002bca:	4604      	mov	r4, r0
 8002bcc:	4608      	mov	r0, r1
 8002bce:	4611      	mov	r1, r2
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	4d05      	ldr	r5, [pc, #20]	; (8002be8 <_write_r+0x20>)
 8002bd4:	602a      	str	r2, [r5, #0]
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	f7fd fd1f 	bl	800061a <_write>
 8002bdc:	1c43      	adds	r3, r0, #1
 8002bde:	d102      	bne.n	8002be6 <_write_r+0x1e>
 8002be0:	682b      	ldr	r3, [r5, #0]
 8002be2:	b103      	cbz	r3, 8002be6 <_write_r+0x1e>
 8002be4:	6023      	str	r3, [r4, #0]
 8002be6:	bd38      	pop	{r3, r4, r5, pc}
 8002be8:	2000010c 	.word	0x2000010c

08002bec <__swsetup_r>:
 8002bec:	4b32      	ldr	r3, [pc, #200]	; (8002cb8 <__swsetup_r+0xcc>)
 8002bee:	b570      	push	{r4, r5, r6, lr}
 8002bf0:	681d      	ldr	r5, [r3, #0]
 8002bf2:	4606      	mov	r6, r0
 8002bf4:	460c      	mov	r4, r1
 8002bf6:	b125      	cbz	r5, 8002c02 <__swsetup_r+0x16>
 8002bf8:	69ab      	ldr	r3, [r5, #24]
 8002bfa:	b913      	cbnz	r3, 8002c02 <__swsetup_r+0x16>
 8002bfc:	4628      	mov	r0, r5
 8002bfe:	f7ff fb55 	bl	80022ac <__sinit>
 8002c02:	4b2e      	ldr	r3, [pc, #184]	; (8002cbc <__swsetup_r+0xd0>)
 8002c04:	429c      	cmp	r4, r3
 8002c06:	d10f      	bne.n	8002c28 <__swsetup_r+0x3c>
 8002c08:	686c      	ldr	r4, [r5, #4]
 8002c0a:	89a3      	ldrh	r3, [r4, #12]
 8002c0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002c10:	0719      	lsls	r1, r3, #28
 8002c12:	d42c      	bmi.n	8002c6e <__swsetup_r+0x82>
 8002c14:	06dd      	lsls	r5, r3, #27
 8002c16:	d411      	bmi.n	8002c3c <__swsetup_r+0x50>
 8002c18:	2309      	movs	r3, #9
 8002c1a:	6033      	str	r3, [r6, #0]
 8002c1c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002c20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c24:	81a3      	strh	r3, [r4, #12]
 8002c26:	e03e      	b.n	8002ca6 <__swsetup_r+0xba>
 8002c28:	4b25      	ldr	r3, [pc, #148]	; (8002cc0 <__swsetup_r+0xd4>)
 8002c2a:	429c      	cmp	r4, r3
 8002c2c:	d101      	bne.n	8002c32 <__swsetup_r+0x46>
 8002c2e:	68ac      	ldr	r4, [r5, #8]
 8002c30:	e7eb      	b.n	8002c0a <__swsetup_r+0x1e>
 8002c32:	4b24      	ldr	r3, [pc, #144]	; (8002cc4 <__swsetup_r+0xd8>)
 8002c34:	429c      	cmp	r4, r3
 8002c36:	bf08      	it	eq
 8002c38:	68ec      	ldreq	r4, [r5, #12]
 8002c3a:	e7e6      	b.n	8002c0a <__swsetup_r+0x1e>
 8002c3c:	0758      	lsls	r0, r3, #29
 8002c3e:	d512      	bpl.n	8002c66 <__swsetup_r+0x7a>
 8002c40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002c42:	b141      	cbz	r1, 8002c56 <__swsetup_r+0x6a>
 8002c44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002c48:	4299      	cmp	r1, r3
 8002c4a:	d002      	beq.n	8002c52 <__swsetup_r+0x66>
 8002c4c:	4630      	mov	r0, r6
 8002c4e:	f000 f99d 	bl	8002f8c <_free_r>
 8002c52:	2300      	movs	r3, #0
 8002c54:	6363      	str	r3, [r4, #52]	; 0x34
 8002c56:	89a3      	ldrh	r3, [r4, #12]
 8002c58:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002c5c:	81a3      	strh	r3, [r4, #12]
 8002c5e:	2300      	movs	r3, #0
 8002c60:	6063      	str	r3, [r4, #4]
 8002c62:	6923      	ldr	r3, [r4, #16]
 8002c64:	6023      	str	r3, [r4, #0]
 8002c66:	89a3      	ldrh	r3, [r4, #12]
 8002c68:	f043 0308 	orr.w	r3, r3, #8
 8002c6c:	81a3      	strh	r3, [r4, #12]
 8002c6e:	6923      	ldr	r3, [r4, #16]
 8002c70:	b94b      	cbnz	r3, 8002c86 <__swsetup_r+0x9a>
 8002c72:	89a3      	ldrh	r3, [r4, #12]
 8002c74:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002c78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c7c:	d003      	beq.n	8002c86 <__swsetup_r+0x9a>
 8002c7e:	4621      	mov	r1, r4
 8002c80:	4630      	mov	r0, r6
 8002c82:	f000 f929 	bl	8002ed8 <__smakebuf_r>
 8002c86:	89a0      	ldrh	r0, [r4, #12]
 8002c88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002c8c:	f010 0301 	ands.w	r3, r0, #1
 8002c90:	d00a      	beq.n	8002ca8 <__swsetup_r+0xbc>
 8002c92:	2300      	movs	r3, #0
 8002c94:	60a3      	str	r3, [r4, #8]
 8002c96:	6963      	ldr	r3, [r4, #20]
 8002c98:	425b      	negs	r3, r3
 8002c9a:	61a3      	str	r3, [r4, #24]
 8002c9c:	6923      	ldr	r3, [r4, #16]
 8002c9e:	b943      	cbnz	r3, 8002cb2 <__swsetup_r+0xc6>
 8002ca0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002ca4:	d1ba      	bne.n	8002c1c <__swsetup_r+0x30>
 8002ca6:	bd70      	pop	{r4, r5, r6, pc}
 8002ca8:	0781      	lsls	r1, r0, #30
 8002caa:	bf58      	it	pl
 8002cac:	6963      	ldrpl	r3, [r4, #20]
 8002cae:	60a3      	str	r3, [r4, #8]
 8002cb0:	e7f4      	b.n	8002c9c <__swsetup_r+0xb0>
 8002cb2:	2000      	movs	r0, #0
 8002cb4:	e7f7      	b.n	8002ca6 <__swsetup_r+0xba>
 8002cb6:	bf00      	nop
 8002cb8:	20000014 	.word	0x20000014
 8002cbc:	0800314c 	.word	0x0800314c
 8002cc0:	0800316c 	.word	0x0800316c
 8002cc4:	0800312c 	.word	0x0800312c

08002cc8 <_close_r>:
 8002cc8:	b538      	push	{r3, r4, r5, lr}
 8002cca:	2300      	movs	r3, #0
 8002ccc:	4d05      	ldr	r5, [pc, #20]	; (8002ce4 <_close_r+0x1c>)
 8002cce:	4604      	mov	r4, r0
 8002cd0:	4608      	mov	r0, r1
 8002cd2:	602b      	str	r3, [r5, #0]
 8002cd4:	f7fd fcbd 	bl	8000652 <_close>
 8002cd8:	1c43      	adds	r3, r0, #1
 8002cda:	d102      	bne.n	8002ce2 <_close_r+0x1a>
 8002cdc:	682b      	ldr	r3, [r5, #0]
 8002cde:	b103      	cbz	r3, 8002ce2 <_close_r+0x1a>
 8002ce0:	6023      	str	r3, [r4, #0]
 8002ce2:	bd38      	pop	{r3, r4, r5, pc}
 8002ce4:	2000010c 	.word	0x2000010c

08002ce8 <__sflush_r>:
 8002ce8:	898a      	ldrh	r2, [r1, #12]
 8002cea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cee:	4605      	mov	r5, r0
 8002cf0:	0710      	lsls	r0, r2, #28
 8002cf2:	460c      	mov	r4, r1
 8002cf4:	d458      	bmi.n	8002da8 <__sflush_r+0xc0>
 8002cf6:	684b      	ldr	r3, [r1, #4]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	dc05      	bgt.n	8002d08 <__sflush_r+0x20>
 8002cfc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	dc02      	bgt.n	8002d08 <__sflush_r+0x20>
 8002d02:	2000      	movs	r0, #0
 8002d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002d0a:	2e00      	cmp	r6, #0
 8002d0c:	d0f9      	beq.n	8002d02 <__sflush_r+0x1a>
 8002d0e:	2300      	movs	r3, #0
 8002d10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002d14:	682f      	ldr	r7, [r5, #0]
 8002d16:	602b      	str	r3, [r5, #0]
 8002d18:	d032      	beq.n	8002d80 <__sflush_r+0x98>
 8002d1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002d1c:	89a3      	ldrh	r3, [r4, #12]
 8002d1e:	075a      	lsls	r2, r3, #29
 8002d20:	d505      	bpl.n	8002d2e <__sflush_r+0x46>
 8002d22:	6863      	ldr	r3, [r4, #4]
 8002d24:	1ac0      	subs	r0, r0, r3
 8002d26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002d28:	b10b      	cbz	r3, 8002d2e <__sflush_r+0x46>
 8002d2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002d2c:	1ac0      	subs	r0, r0, r3
 8002d2e:	2300      	movs	r3, #0
 8002d30:	4602      	mov	r2, r0
 8002d32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002d34:	4628      	mov	r0, r5
 8002d36:	6a21      	ldr	r1, [r4, #32]
 8002d38:	47b0      	blx	r6
 8002d3a:	1c43      	adds	r3, r0, #1
 8002d3c:	89a3      	ldrh	r3, [r4, #12]
 8002d3e:	d106      	bne.n	8002d4e <__sflush_r+0x66>
 8002d40:	6829      	ldr	r1, [r5, #0]
 8002d42:	291d      	cmp	r1, #29
 8002d44:	d82c      	bhi.n	8002da0 <__sflush_r+0xb8>
 8002d46:	4a2a      	ldr	r2, [pc, #168]	; (8002df0 <__sflush_r+0x108>)
 8002d48:	40ca      	lsrs	r2, r1
 8002d4a:	07d6      	lsls	r6, r2, #31
 8002d4c:	d528      	bpl.n	8002da0 <__sflush_r+0xb8>
 8002d4e:	2200      	movs	r2, #0
 8002d50:	6062      	str	r2, [r4, #4]
 8002d52:	6922      	ldr	r2, [r4, #16]
 8002d54:	04d9      	lsls	r1, r3, #19
 8002d56:	6022      	str	r2, [r4, #0]
 8002d58:	d504      	bpl.n	8002d64 <__sflush_r+0x7c>
 8002d5a:	1c42      	adds	r2, r0, #1
 8002d5c:	d101      	bne.n	8002d62 <__sflush_r+0x7a>
 8002d5e:	682b      	ldr	r3, [r5, #0]
 8002d60:	b903      	cbnz	r3, 8002d64 <__sflush_r+0x7c>
 8002d62:	6560      	str	r0, [r4, #84]	; 0x54
 8002d64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002d66:	602f      	str	r7, [r5, #0]
 8002d68:	2900      	cmp	r1, #0
 8002d6a:	d0ca      	beq.n	8002d02 <__sflush_r+0x1a>
 8002d6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002d70:	4299      	cmp	r1, r3
 8002d72:	d002      	beq.n	8002d7a <__sflush_r+0x92>
 8002d74:	4628      	mov	r0, r5
 8002d76:	f000 f909 	bl	8002f8c <_free_r>
 8002d7a:	2000      	movs	r0, #0
 8002d7c:	6360      	str	r0, [r4, #52]	; 0x34
 8002d7e:	e7c1      	b.n	8002d04 <__sflush_r+0x1c>
 8002d80:	6a21      	ldr	r1, [r4, #32]
 8002d82:	2301      	movs	r3, #1
 8002d84:	4628      	mov	r0, r5
 8002d86:	47b0      	blx	r6
 8002d88:	1c41      	adds	r1, r0, #1
 8002d8a:	d1c7      	bne.n	8002d1c <__sflush_r+0x34>
 8002d8c:	682b      	ldr	r3, [r5, #0]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d0c4      	beq.n	8002d1c <__sflush_r+0x34>
 8002d92:	2b1d      	cmp	r3, #29
 8002d94:	d001      	beq.n	8002d9a <__sflush_r+0xb2>
 8002d96:	2b16      	cmp	r3, #22
 8002d98:	d101      	bne.n	8002d9e <__sflush_r+0xb6>
 8002d9a:	602f      	str	r7, [r5, #0]
 8002d9c:	e7b1      	b.n	8002d02 <__sflush_r+0x1a>
 8002d9e:	89a3      	ldrh	r3, [r4, #12]
 8002da0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002da4:	81a3      	strh	r3, [r4, #12]
 8002da6:	e7ad      	b.n	8002d04 <__sflush_r+0x1c>
 8002da8:	690f      	ldr	r7, [r1, #16]
 8002daa:	2f00      	cmp	r7, #0
 8002dac:	d0a9      	beq.n	8002d02 <__sflush_r+0x1a>
 8002dae:	0793      	lsls	r3, r2, #30
 8002db0:	bf18      	it	ne
 8002db2:	2300      	movne	r3, #0
 8002db4:	680e      	ldr	r6, [r1, #0]
 8002db6:	bf08      	it	eq
 8002db8:	694b      	ldreq	r3, [r1, #20]
 8002dba:	eba6 0807 	sub.w	r8, r6, r7
 8002dbe:	600f      	str	r7, [r1, #0]
 8002dc0:	608b      	str	r3, [r1, #8]
 8002dc2:	f1b8 0f00 	cmp.w	r8, #0
 8002dc6:	dd9c      	ble.n	8002d02 <__sflush_r+0x1a>
 8002dc8:	4643      	mov	r3, r8
 8002dca:	463a      	mov	r2, r7
 8002dcc:	4628      	mov	r0, r5
 8002dce:	6a21      	ldr	r1, [r4, #32]
 8002dd0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002dd2:	47b0      	blx	r6
 8002dd4:	2800      	cmp	r0, #0
 8002dd6:	dc06      	bgt.n	8002de6 <__sflush_r+0xfe>
 8002dd8:	89a3      	ldrh	r3, [r4, #12]
 8002dda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002dde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002de2:	81a3      	strh	r3, [r4, #12]
 8002de4:	e78e      	b.n	8002d04 <__sflush_r+0x1c>
 8002de6:	4407      	add	r7, r0
 8002de8:	eba8 0800 	sub.w	r8, r8, r0
 8002dec:	e7e9      	b.n	8002dc2 <__sflush_r+0xda>
 8002dee:	bf00      	nop
 8002df0:	20400001 	.word	0x20400001

08002df4 <_fflush_r>:
 8002df4:	b538      	push	{r3, r4, r5, lr}
 8002df6:	690b      	ldr	r3, [r1, #16]
 8002df8:	4605      	mov	r5, r0
 8002dfa:	460c      	mov	r4, r1
 8002dfc:	b913      	cbnz	r3, 8002e04 <_fflush_r+0x10>
 8002dfe:	2500      	movs	r5, #0
 8002e00:	4628      	mov	r0, r5
 8002e02:	bd38      	pop	{r3, r4, r5, pc}
 8002e04:	b118      	cbz	r0, 8002e0e <_fflush_r+0x1a>
 8002e06:	6983      	ldr	r3, [r0, #24]
 8002e08:	b90b      	cbnz	r3, 8002e0e <_fflush_r+0x1a>
 8002e0a:	f7ff fa4f 	bl	80022ac <__sinit>
 8002e0e:	4b14      	ldr	r3, [pc, #80]	; (8002e60 <_fflush_r+0x6c>)
 8002e10:	429c      	cmp	r4, r3
 8002e12:	d11b      	bne.n	8002e4c <_fflush_r+0x58>
 8002e14:	686c      	ldr	r4, [r5, #4]
 8002e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d0ef      	beq.n	8002dfe <_fflush_r+0xa>
 8002e1e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002e20:	07d0      	lsls	r0, r2, #31
 8002e22:	d404      	bmi.n	8002e2e <_fflush_r+0x3a>
 8002e24:	0599      	lsls	r1, r3, #22
 8002e26:	d402      	bmi.n	8002e2e <_fflush_r+0x3a>
 8002e28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e2a:	f7ff fadd 	bl	80023e8 <__retarget_lock_acquire_recursive>
 8002e2e:	4628      	mov	r0, r5
 8002e30:	4621      	mov	r1, r4
 8002e32:	f7ff ff59 	bl	8002ce8 <__sflush_r>
 8002e36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e38:	4605      	mov	r5, r0
 8002e3a:	07da      	lsls	r2, r3, #31
 8002e3c:	d4e0      	bmi.n	8002e00 <_fflush_r+0xc>
 8002e3e:	89a3      	ldrh	r3, [r4, #12]
 8002e40:	059b      	lsls	r3, r3, #22
 8002e42:	d4dd      	bmi.n	8002e00 <_fflush_r+0xc>
 8002e44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e46:	f7ff fad0 	bl	80023ea <__retarget_lock_release_recursive>
 8002e4a:	e7d9      	b.n	8002e00 <_fflush_r+0xc>
 8002e4c:	4b05      	ldr	r3, [pc, #20]	; (8002e64 <_fflush_r+0x70>)
 8002e4e:	429c      	cmp	r4, r3
 8002e50:	d101      	bne.n	8002e56 <_fflush_r+0x62>
 8002e52:	68ac      	ldr	r4, [r5, #8]
 8002e54:	e7df      	b.n	8002e16 <_fflush_r+0x22>
 8002e56:	4b04      	ldr	r3, [pc, #16]	; (8002e68 <_fflush_r+0x74>)
 8002e58:	429c      	cmp	r4, r3
 8002e5a:	bf08      	it	eq
 8002e5c:	68ec      	ldreq	r4, [r5, #12]
 8002e5e:	e7da      	b.n	8002e16 <_fflush_r+0x22>
 8002e60:	0800314c 	.word	0x0800314c
 8002e64:	0800316c 	.word	0x0800316c
 8002e68:	0800312c 	.word	0x0800312c

08002e6c <_lseek_r>:
 8002e6c:	b538      	push	{r3, r4, r5, lr}
 8002e6e:	4604      	mov	r4, r0
 8002e70:	4608      	mov	r0, r1
 8002e72:	4611      	mov	r1, r2
 8002e74:	2200      	movs	r2, #0
 8002e76:	4d05      	ldr	r5, [pc, #20]	; (8002e8c <_lseek_r+0x20>)
 8002e78:	602a      	str	r2, [r5, #0]
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	f7fd fc0d 	bl	800069a <_lseek>
 8002e80:	1c43      	adds	r3, r0, #1
 8002e82:	d102      	bne.n	8002e8a <_lseek_r+0x1e>
 8002e84:	682b      	ldr	r3, [r5, #0]
 8002e86:	b103      	cbz	r3, 8002e8a <_lseek_r+0x1e>
 8002e88:	6023      	str	r3, [r4, #0]
 8002e8a:	bd38      	pop	{r3, r4, r5, pc}
 8002e8c:	2000010c 	.word	0x2000010c

08002e90 <__swhatbuf_r>:
 8002e90:	b570      	push	{r4, r5, r6, lr}
 8002e92:	460e      	mov	r6, r1
 8002e94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e98:	4614      	mov	r4, r2
 8002e9a:	2900      	cmp	r1, #0
 8002e9c:	461d      	mov	r5, r3
 8002e9e:	b096      	sub	sp, #88	; 0x58
 8002ea0:	da07      	bge.n	8002eb2 <__swhatbuf_r+0x22>
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	602b      	str	r3, [r5, #0]
 8002ea6:	89b3      	ldrh	r3, [r6, #12]
 8002ea8:	061a      	lsls	r2, r3, #24
 8002eaa:	d410      	bmi.n	8002ece <__swhatbuf_r+0x3e>
 8002eac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002eb0:	e00e      	b.n	8002ed0 <__swhatbuf_r+0x40>
 8002eb2:	466a      	mov	r2, sp
 8002eb4:	f000 f8c8 	bl	8003048 <_fstat_r>
 8002eb8:	2800      	cmp	r0, #0
 8002eba:	dbf2      	blt.n	8002ea2 <__swhatbuf_r+0x12>
 8002ebc:	9a01      	ldr	r2, [sp, #4]
 8002ebe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002ec2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002ec6:	425a      	negs	r2, r3
 8002ec8:	415a      	adcs	r2, r3
 8002eca:	602a      	str	r2, [r5, #0]
 8002ecc:	e7ee      	b.n	8002eac <__swhatbuf_r+0x1c>
 8002ece:	2340      	movs	r3, #64	; 0x40
 8002ed0:	2000      	movs	r0, #0
 8002ed2:	6023      	str	r3, [r4, #0]
 8002ed4:	b016      	add	sp, #88	; 0x58
 8002ed6:	bd70      	pop	{r4, r5, r6, pc}

08002ed8 <__smakebuf_r>:
 8002ed8:	898b      	ldrh	r3, [r1, #12]
 8002eda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002edc:	079d      	lsls	r5, r3, #30
 8002ede:	4606      	mov	r6, r0
 8002ee0:	460c      	mov	r4, r1
 8002ee2:	d507      	bpl.n	8002ef4 <__smakebuf_r+0x1c>
 8002ee4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002ee8:	6023      	str	r3, [r4, #0]
 8002eea:	6123      	str	r3, [r4, #16]
 8002eec:	2301      	movs	r3, #1
 8002eee:	6163      	str	r3, [r4, #20]
 8002ef0:	b002      	add	sp, #8
 8002ef2:	bd70      	pop	{r4, r5, r6, pc}
 8002ef4:	466a      	mov	r2, sp
 8002ef6:	ab01      	add	r3, sp, #4
 8002ef8:	f7ff ffca 	bl	8002e90 <__swhatbuf_r>
 8002efc:	9900      	ldr	r1, [sp, #0]
 8002efe:	4605      	mov	r5, r0
 8002f00:	4630      	mov	r0, r6
 8002f02:	f7ff fa73 	bl	80023ec <_malloc_r>
 8002f06:	b948      	cbnz	r0, 8002f1c <__smakebuf_r+0x44>
 8002f08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f0c:	059a      	lsls	r2, r3, #22
 8002f0e:	d4ef      	bmi.n	8002ef0 <__smakebuf_r+0x18>
 8002f10:	f023 0303 	bic.w	r3, r3, #3
 8002f14:	f043 0302 	orr.w	r3, r3, #2
 8002f18:	81a3      	strh	r3, [r4, #12]
 8002f1a:	e7e3      	b.n	8002ee4 <__smakebuf_r+0xc>
 8002f1c:	4b0d      	ldr	r3, [pc, #52]	; (8002f54 <__smakebuf_r+0x7c>)
 8002f1e:	62b3      	str	r3, [r6, #40]	; 0x28
 8002f20:	89a3      	ldrh	r3, [r4, #12]
 8002f22:	6020      	str	r0, [r4, #0]
 8002f24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f28:	81a3      	strh	r3, [r4, #12]
 8002f2a:	9b00      	ldr	r3, [sp, #0]
 8002f2c:	6120      	str	r0, [r4, #16]
 8002f2e:	6163      	str	r3, [r4, #20]
 8002f30:	9b01      	ldr	r3, [sp, #4]
 8002f32:	b15b      	cbz	r3, 8002f4c <__smakebuf_r+0x74>
 8002f34:	4630      	mov	r0, r6
 8002f36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f3a:	f000 f897 	bl	800306c <_isatty_r>
 8002f3e:	b128      	cbz	r0, 8002f4c <__smakebuf_r+0x74>
 8002f40:	89a3      	ldrh	r3, [r4, #12]
 8002f42:	f023 0303 	bic.w	r3, r3, #3
 8002f46:	f043 0301 	orr.w	r3, r3, #1
 8002f4a:	81a3      	strh	r3, [r4, #12]
 8002f4c:	89a0      	ldrh	r0, [r4, #12]
 8002f4e:	4305      	orrs	r5, r0
 8002f50:	81a5      	strh	r5, [r4, #12]
 8002f52:	e7cd      	b.n	8002ef0 <__smakebuf_r+0x18>
 8002f54:	08002245 	.word	0x08002245

08002f58 <memchr>:
 8002f58:	4603      	mov	r3, r0
 8002f5a:	b510      	push	{r4, lr}
 8002f5c:	b2c9      	uxtb	r1, r1
 8002f5e:	4402      	add	r2, r0
 8002f60:	4293      	cmp	r3, r2
 8002f62:	4618      	mov	r0, r3
 8002f64:	d101      	bne.n	8002f6a <memchr+0x12>
 8002f66:	2000      	movs	r0, #0
 8002f68:	e003      	b.n	8002f72 <memchr+0x1a>
 8002f6a:	7804      	ldrb	r4, [r0, #0]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	428c      	cmp	r4, r1
 8002f70:	d1f6      	bne.n	8002f60 <memchr+0x8>
 8002f72:	bd10      	pop	{r4, pc}

08002f74 <__malloc_lock>:
 8002f74:	4801      	ldr	r0, [pc, #4]	; (8002f7c <__malloc_lock+0x8>)
 8002f76:	f7ff ba37 	b.w	80023e8 <__retarget_lock_acquire_recursive>
 8002f7a:	bf00      	nop
 8002f7c:	20000104 	.word	0x20000104

08002f80 <__malloc_unlock>:
 8002f80:	4801      	ldr	r0, [pc, #4]	; (8002f88 <__malloc_unlock+0x8>)
 8002f82:	f7ff ba32 	b.w	80023ea <__retarget_lock_release_recursive>
 8002f86:	bf00      	nop
 8002f88:	20000104 	.word	0x20000104

08002f8c <_free_r>:
 8002f8c:	b538      	push	{r3, r4, r5, lr}
 8002f8e:	4605      	mov	r5, r0
 8002f90:	2900      	cmp	r1, #0
 8002f92:	d043      	beq.n	800301c <_free_r+0x90>
 8002f94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f98:	1f0c      	subs	r4, r1, #4
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	bfb8      	it	lt
 8002f9e:	18e4      	addlt	r4, r4, r3
 8002fa0:	f7ff ffe8 	bl	8002f74 <__malloc_lock>
 8002fa4:	4a1e      	ldr	r2, [pc, #120]	; (8003020 <_free_r+0x94>)
 8002fa6:	6813      	ldr	r3, [r2, #0]
 8002fa8:	4610      	mov	r0, r2
 8002faa:	b933      	cbnz	r3, 8002fba <_free_r+0x2e>
 8002fac:	6063      	str	r3, [r4, #4]
 8002fae:	6014      	str	r4, [r2, #0]
 8002fb0:	4628      	mov	r0, r5
 8002fb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002fb6:	f7ff bfe3 	b.w	8002f80 <__malloc_unlock>
 8002fba:	42a3      	cmp	r3, r4
 8002fbc:	d90a      	bls.n	8002fd4 <_free_r+0x48>
 8002fbe:	6821      	ldr	r1, [r4, #0]
 8002fc0:	1862      	adds	r2, r4, r1
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	bf01      	itttt	eq
 8002fc6:	681a      	ldreq	r2, [r3, #0]
 8002fc8:	685b      	ldreq	r3, [r3, #4]
 8002fca:	1852      	addeq	r2, r2, r1
 8002fcc:	6022      	streq	r2, [r4, #0]
 8002fce:	6063      	str	r3, [r4, #4]
 8002fd0:	6004      	str	r4, [r0, #0]
 8002fd2:	e7ed      	b.n	8002fb0 <_free_r+0x24>
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	b10b      	cbz	r3, 8002fde <_free_r+0x52>
 8002fda:	42a3      	cmp	r3, r4
 8002fdc:	d9fa      	bls.n	8002fd4 <_free_r+0x48>
 8002fde:	6811      	ldr	r1, [r2, #0]
 8002fe0:	1850      	adds	r0, r2, r1
 8002fe2:	42a0      	cmp	r0, r4
 8002fe4:	d10b      	bne.n	8002ffe <_free_r+0x72>
 8002fe6:	6820      	ldr	r0, [r4, #0]
 8002fe8:	4401      	add	r1, r0
 8002fea:	1850      	adds	r0, r2, r1
 8002fec:	4283      	cmp	r3, r0
 8002fee:	6011      	str	r1, [r2, #0]
 8002ff0:	d1de      	bne.n	8002fb0 <_free_r+0x24>
 8002ff2:	6818      	ldr	r0, [r3, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	4401      	add	r1, r0
 8002ff8:	6011      	str	r1, [r2, #0]
 8002ffa:	6053      	str	r3, [r2, #4]
 8002ffc:	e7d8      	b.n	8002fb0 <_free_r+0x24>
 8002ffe:	d902      	bls.n	8003006 <_free_r+0x7a>
 8003000:	230c      	movs	r3, #12
 8003002:	602b      	str	r3, [r5, #0]
 8003004:	e7d4      	b.n	8002fb0 <_free_r+0x24>
 8003006:	6820      	ldr	r0, [r4, #0]
 8003008:	1821      	adds	r1, r4, r0
 800300a:	428b      	cmp	r3, r1
 800300c:	bf01      	itttt	eq
 800300e:	6819      	ldreq	r1, [r3, #0]
 8003010:	685b      	ldreq	r3, [r3, #4]
 8003012:	1809      	addeq	r1, r1, r0
 8003014:	6021      	streq	r1, [r4, #0]
 8003016:	6063      	str	r3, [r4, #4]
 8003018:	6054      	str	r4, [r2, #4]
 800301a:	e7c9      	b.n	8002fb0 <_free_r+0x24>
 800301c:	bd38      	pop	{r3, r4, r5, pc}
 800301e:	bf00      	nop
 8003020:	200000ac 	.word	0x200000ac

08003024 <_read_r>:
 8003024:	b538      	push	{r3, r4, r5, lr}
 8003026:	4604      	mov	r4, r0
 8003028:	4608      	mov	r0, r1
 800302a:	4611      	mov	r1, r2
 800302c:	2200      	movs	r2, #0
 800302e:	4d05      	ldr	r5, [pc, #20]	; (8003044 <_read_r+0x20>)
 8003030:	602a      	str	r2, [r5, #0]
 8003032:	461a      	mov	r2, r3
 8003034:	f7fd fad4 	bl	80005e0 <_read>
 8003038:	1c43      	adds	r3, r0, #1
 800303a:	d102      	bne.n	8003042 <_read_r+0x1e>
 800303c:	682b      	ldr	r3, [r5, #0]
 800303e:	b103      	cbz	r3, 8003042 <_read_r+0x1e>
 8003040:	6023      	str	r3, [r4, #0]
 8003042:	bd38      	pop	{r3, r4, r5, pc}
 8003044:	2000010c 	.word	0x2000010c

08003048 <_fstat_r>:
 8003048:	b538      	push	{r3, r4, r5, lr}
 800304a:	2300      	movs	r3, #0
 800304c:	4d06      	ldr	r5, [pc, #24]	; (8003068 <_fstat_r+0x20>)
 800304e:	4604      	mov	r4, r0
 8003050:	4608      	mov	r0, r1
 8003052:	4611      	mov	r1, r2
 8003054:	602b      	str	r3, [r5, #0]
 8003056:	f7fd fb07 	bl	8000668 <_fstat>
 800305a:	1c43      	adds	r3, r0, #1
 800305c:	d102      	bne.n	8003064 <_fstat_r+0x1c>
 800305e:	682b      	ldr	r3, [r5, #0]
 8003060:	b103      	cbz	r3, 8003064 <_fstat_r+0x1c>
 8003062:	6023      	str	r3, [r4, #0]
 8003064:	bd38      	pop	{r3, r4, r5, pc}
 8003066:	bf00      	nop
 8003068:	2000010c 	.word	0x2000010c

0800306c <_isatty_r>:
 800306c:	b538      	push	{r3, r4, r5, lr}
 800306e:	2300      	movs	r3, #0
 8003070:	4d05      	ldr	r5, [pc, #20]	; (8003088 <_isatty_r+0x1c>)
 8003072:	4604      	mov	r4, r0
 8003074:	4608      	mov	r0, r1
 8003076:	602b      	str	r3, [r5, #0]
 8003078:	f7fd fb05 	bl	8000686 <_isatty>
 800307c:	1c43      	adds	r3, r0, #1
 800307e:	d102      	bne.n	8003086 <_isatty_r+0x1a>
 8003080:	682b      	ldr	r3, [r5, #0]
 8003082:	b103      	cbz	r3, 8003086 <_isatty_r+0x1a>
 8003084:	6023      	str	r3, [r4, #0]
 8003086:	bd38      	pop	{r3, r4, r5, pc}
 8003088:	2000010c 	.word	0x2000010c

0800308c <_init>:
 800308c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800308e:	bf00      	nop
 8003090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003092:	bc08      	pop	{r3}
 8003094:	469e      	mov	lr, r3
 8003096:	4770      	bx	lr

08003098 <_fini>:
 8003098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800309a:	bf00      	nop
 800309c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800309e:	bc08      	pop	{r3}
 80030a0:	469e      	mov	lr, r3
 80030a2:	4770      	bx	lr
