<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1492pt" height="685pt"
 viewBox="0.00 0.00 1492.00 685.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 681)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-681 1488,-681 1488,4 -4,4"/>
<!-- chisel -->
<g id="node1" class="node">
<title>chisel</title>
<polygon fill="#ffffff" stroke="#000000" points="439,-676 337,-676 337,-640 439,-640 439,-676"/>
<text text-anchor="middle" x="388" y="-654.3" font-family="Times,serif" font-size="14.00" fill="#000000">Our chisel code</text>
</g>
<!-- FIRRTL -->
<g id="node3" class="node">
<title>FIRRTL</title>
<polygon fill="#ffffff" stroke="#000000" points="336.5,-573 193.5,-573 193.5,-535 336.5,-535 336.5,-573"/>
<text text-anchor="middle" x="265" y="-557.8" font-family="Times,serif" font-size="14.00" fill="#000000">FIRRTL representation</text>
<text text-anchor="middle" x="265" y="-542.8" font-family="Times,serif" font-size="14.00" fill="#000000">( FPGATopLevel.fir )</text>
</g>
<!-- chisel&#45;&gt;FIRRTL -->
<g id="edge3" class="edge">
<title>chisel&#45;&gt;FIRRTL</title>
<path fill="none" stroke="#000000" d="M336.7058,-648.7251C307.4396,-642.2836 274.8562,-632.756 266,-621 258.0706,-610.4742 256.963,-596.1446 258.1925,-583.4385"/>
<polygon fill="#000000" stroke="#000000" points="261.6961,-583.6671 259.6765,-573.2665 254.7694,-582.6565 261.6961,-583.6671"/>
<text text-anchor="start" x="266" y="-609.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ cd FPGA</text>
<text text-anchor="start" x="266" y="-594.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ sbt run</text>
</g>
<!-- test -->
<g id="node9" class="node">
<title>test</title>
<ellipse fill="#ffffff" stroke="#000000" cx="511" cy="-554" rx="85.2851" ry="18"/>
<text text-anchor="middle" x="511" y="-550.3" font-family="Times,serif" font-size="14.00" fill="#000000">specific test in chisel</text>
</g>
<!-- chisel&#45;&gt;test -->
<g id="edge4" class="edge">
<title>chisel&#45;&gt;test</title>
<path fill="none" stroke="#000000" d="M439.042,-648.8887C456.8545,-643.4355 475.6964,-634.7622 489,-621 499.0714,-610.5814 504.5327,-595.4748 507.4938,-582.2422"/>
<polygon fill="#000000" stroke="#000000" points="510.9819,-582.629 509.373,-572.1571 504.1004,-581.3467 510.9819,-582.629"/>
<text text-anchor="start" x="506" y="-609.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ cd FPGA</text>
<text text-anchor="start" x="506" y="-594.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ sbt testOnly mytest</text>
</g>
<!-- reference -->
<g id="node2" class="node">
<title>reference</title>
<polygon fill="#ffffff" stroke="#000000" points="930,-677 832,-677 832,-639 930,-639 930,-677"/>
<text text-anchor="middle" x="881" y="-661.8" font-family="Times,serif" font-size="14.00" fill="#000000">Our reference</text>
<text text-anchor="middle" x="881" y="-646.8" font-family="Times,serif" font-size="14.00" fill="#000000">implenentation</text>
</g>
<!-- test_data -->
<g id="node7" class="node">
<title>test_data</title>
<polygon fill="#ffffff" stroke="#000000" points="912,-573 850,-573 850,-535 912,-535 912,-573"/>
<text text-anchor="middle" x="881" y="-557.8" font-family="Times,serif" font-size="14.00" fill="#000000">FPGA</text>
<text text-anchor="middle" x="881" y="-542.8" font-family="Times,serif" font-size="14.00" fill="#000000">test data</text>
</g>
<!-- reference&#45;&gt;test_data -->
<g id="edge2" class="edge">
<title>reference&#45;&gt;test_data</title>
<path fill="none" stroke="#000000" d="M881,-638.9248C881,-623.4094 881,-601.2505 881,-583.4579"/>
<polygon fill="#000000" stroke="#000000" points="884.5001,-583.3064 881,-573.3065 877.5001,-583.3065 884.5001,-583.3064"/>
<text text-anchor="start" x="881" y="-609.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ cd planning/simulator</text>
<text text-anchor="start" x="881" y="-594.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ ./simulator.py my_midi_file.mid &#45;s &#45;o &#45;n &gt; events.txt</text>
</g>
<!-- Verilog -->
<g id="node4" class="node">
<title>Verilog</title>
<polygon fill="#ffffff" stroke="#000000" points="350,-469 180,-469 180,-431 350,-431 350,-469"/>
<text text-anchor="middle" x="265" y="-453.8" font-family="Times,serif" font-size="14.00" fill="#000000">Verilog HDL representation</text>
<text text-anchor="middle" x="265" y="-438.8" font-family="Times,serif" font-size="14.00" fill="#000000">( FPGATopLevel.v )</text>
</g>
<!-- FIRRTL&#45;&gt;Verilog -->
<g id="edge5" class="edge">
<title>FIRRTL&#45;&gt;Verilog</title>
<path fill="none" stroke="#000000" d="M265,-534.9248C265,-519.4094 265,-497.2505 265,-479.4579"/>
<polygon fill="#000000" stroke="#000000" points="268.5001,-479.3064 265,-469.3065 261.5001,-479.3065 268.5001,-479.3064"/>
<text text-anchor="start" x="265" y="-505.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ cd FPGA</text>
<text text-anchor="start" x="265" y="-490.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ firrtl &#45;i FPGATopLevel.fir &#45;o FPGATopLevel.v</text>
</g>
<!-- simulator -->
<g id="node5" class="node">
<title>simulator</title>
<polygon fill="#ffffff" stroke="#000000" points="136,-230 0,-230 0,-192 136,-192 136,-230"/>
<text text-anchor="middle" x="68" y="-214.8" font-family="Times,serif" font-size="14.00" fill="#000000">Cycle&#45;accurate</text>
<text text-anchor="middle" x="68" y="-199.8" font-family="Times,serif" font-size="14.00" fill="#000000">FGPA C++ simulator</text>
</g>
<!-- Verilog&#45;&gt;simulator -->
<g id="edge6" class="edge">
<title>Verilog&#45;&gt;simulator</title>
<path fill="none" stroke="#000000" d="M179.7669,-444.5018C133.7251,-439.565 83.407,-430.2939 69,-413 28.1653,-363.9829 44.8607,-282.6267 57.9434,-239.6444"/>
<polygon fill="#000000" stroke="#000000" points="61.2887,-240.6737 60.9888,-230.0832 54.6189,-238.5493 61.2887,-240.6737"/>
<text text-anchor="start" x="69" y="-334.3" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ cd FPGA</text>
<text text-anchor="start" x="69" y="-319.3" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;$ verilator FPGATopLevel.v </text>
</g>
<!-- FPGABIT -->
<g id="node6" class="node">
<title>FPGABIT</title>
<polygon fill="#ffffff" stroke="#000000" points="506.5,-229 419.5,-229 419.5,-193 506.5,-193 506.5,-229"/>
<text text-anchor="middle" x="463" y="-207.3" font-family="Times,serif" font-size="14.00" fill="#000000">FPGA bitfile</text>
</g>
<!-- Verilog&#45;&gt;FPGABIT -->
<g id="edge7" class="edge">
<title>Verilog&#45;&gt;FPGABIT</title>
<path fill="none" stroke="#000000" d="M350.1108,-441.594C388.6356,-435.9571 428.3704,-426.9424 441,-413 484.4303,-365.0554 476.9287,-282.1476 469.1779,-238.9684"/>
<polygon fill="#000000" stroke="#000000" points="472.613,-238.2969 467.284,-229.1398 465.7394,-239.6215 472.613,-238.2969"/>
<text text-anchor="start" x="476" y="-401.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;open vivado:</text>
<text text-anchor="start" x="476" y="-386.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;1. Click the green play button at the top of the Vivado screen.</text>
<text text-anchor="start" x="476" y="-371.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;2. Select &quot;Run Synthesis&quot;.</text>
<text text-anchor="start" x="476" y="-356.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;&#160;&#160;&#160;&#45; If a &quot;Launch Runs&quot; dialog appears then select &quot;Don&#39;t show this dialog again&quot; and click &quot;OK&quot;.</text>
<text text-anchor="start" x="476" y="-341.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;&#160;&#160;&#160;&#45; In the top right of your Vivado window, you&#39;ll see a message &quot;Running synth_design&quot;.</text>
<text text-anchor="start" x="476" y="-326.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;3. A dialog will appear prompting you to &quot;Run Implementation&quot;.</text>
<text text-anchor="start" x="476" y="-311.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;&#160;&#160;&#160;&#45; Click &quot;OK&quot; to start implementation.</text>
<text text-anchor="start" x="476" y="-296.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;4. A dialog will appear saying &quot;Implementation successfully completed&quot;.</text>
<text text-anchor="start" x="476" y="-281.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;&#160;&#160;&#160;&#45; Select &quot;Generate Bitstream&quot; and click &quot;OK&quot;.</text>
<text text-anchor="start" x="476" y="-266.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;5. A dialog will appear saying &quot;Bitstream Generation successfully completed&quot;.</text>
<text text-anchor="start" x="476" y="-251.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;&#160;&#160;&#160;&#45; Select &quot;Open Hardware Manager&quot; and click &quot;OK&quot;.</text>
</g>
<!-- FPGA -->
<g id="node8" class="node">
<title>FPGA</title>
<ellipse fill="#ffffff" stroke="#000000" cx="463" cy="-18" rx="77.1866" ry="18"/>
<text text-anchor="middle" x="463" y="-14.3" font-family="Times,serif" font-size="14.00" fill="#000000">FPGA doing stuff!</text>
</g>
<!-- FPGABIT&#45;&gt;FPGA -->
<g id="edge8" class="edge">
<title>FPGABIT&#45;&gt;FPGA</title>
<path fill="none" stroke="#000000" d="M463,-192.843C463,-159.1481 463,-86.7177 463,-46.4572"/>
<polygon fill="#000000" stroke="#000000" points="466.5001,-46.2493 463,-36.2493 459.5001,-46.2494 466.5001,-46.2493"/>
<text text-anchor="start" x="463" y="-162.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;still in vivado:</text>
<text text-anchor="start" x="463" y="-147.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;6. Connect your Arty board to your PC using a micro USB cable.</text>
<text text-anchor="start" x="463" y="-132.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;7. At the bottom left of Vivado select &quot;Open Target&quot; under &quot;Open Hardware Manager&quot;.</text>
<text text-anchor="start" x="463" y="-117.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;8. Choose &quot;Auto Connect&quot; from the menu.</text>
<text text-anchor="start" x="463" y="-102.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;&#160;9. Select &quot;Program Device&quot; under &quot;Open Hardware Manager&quot;.</text>
<text text-anchor="start" x="463" y="-87.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;10. There should be one option &quot;xc7a35t_0&quot;; this is your Arty board.</text>
<text text-anchor="start" x="463" y="-72.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;11. Browse to your bitstream file FPGATopLevel.bit.</text>
<text text-anchor="start" x="463" y="-57.8" font-family="monospace" font-size="14.00" fill="#000000">		 &#160;12. Click &quot;Program&quot;.</text>
</g>
<!-- test_data&#45;&gt;chisel -->
<g id="edge1" class="edge">
<title>test_data&#45;&gt;chisel</title>
<path fill="none" stroke="#000000" d="M872.6103,-573.1948C864.6157,-588.9562 850.9779,-610.3536 832,-621 799.4545,-639.2577 563.6808,-651.0142 449.5635,-655.6963"/>
<polygon fill="#000000" stroke="#000000" points="449.0916,-652.2125 439.2414,-656.1141 449.3748,-659.2067 449.0916,-652.2125"/>
</g>
</g>
</svg>
