i2s_receiver_0.sv,systemverilog,xil_defaultlib,../../../../ANC_LMS_NexysA7.gen/sources_1/ip/i2s_receiver_0/sim/i2s_receiver_0.sv,
glbl.v,Verilog,xil_defaultlib,glbl.v
