`timescale 1ns / 1ps
module lab5_tb;

  wire clk_50M, clk_11M0592;

  reg push_btn;   // BTN5 æŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º 1
  reg reset_btn;  // BTN6 å¤ä½æŒ‰é’®ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸? 1

  reg [3:0] touch_btn; // BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º 1
  reg [31:0] dip_sw;   // 32 ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ä¸? 1

  wire [15:0] leds;  // 16 ä½? LEDï¼Œè¾“å‡ºæ—¶ 1 ç‚¹äº®
  wire [7:0] dpy0;   // æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º 1 ç‚¹äº®
  wire [7:0] dpy1;   // æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º 1 ç‚¹äº®

  wire [31:0] base_ram_data;  // BaseRAM æ•°æ®ï¼Œä½ 8 ä½ä¸ CPLD ä¸²å£æ§åˆ¶å™¨å…±äº?
  wire [19:0] base_ram_addr;  // BaseRAM åœ°å€
  wire[3:0] base_ram_be_n;    // BaseRAM å­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸? 0
  wire base_ram_ce_n;  // BaseRAM ç‰‡é?‰ï¼Œä½æœ‰æ•?
  wire base_ram_oe_n;  // BaseRAM è¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
  wire base_ram_we_n;  // BaseRAM å†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

  wire [31:0] ext_ram_data;  // ExtRAM æ•°æ®
  wire [19:0] ext_ram_addr;  // ExtRAM åœ°å€
  wire[3:0] ext_ram_be_n;    // ExtRAM å­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸? 0
  wire ext_ram_ce_n;  // ExtRAM ç‰‡é?‰ï¼Œä½æœ‰æ•?
  wire ext_ram_oe_n;  // ExtRAM è¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
  wire ext_ram_we_n;  // ExtRAM å†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

  wire txd;  // ç›´è¿ä¸²å£å‘é?ç«¯
  wire rxd;  // ç›´è¿ä¸²å£æ¥æ”¶ç«?

  // CPLD ä¸²å£
  wire uart_rdn;  // è¯»ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
  wire uart_wrn;  // å†™ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
  wire uart_dataready;  // ä¸²å£æ•°æ®å‡†å¤‡å¥?
  wire uart_tbre;  // å‘é?æ•°æ®æ ‡å¿?
  wire uart_tsre;  // æ•°æ®å‘é?å®Œæ¯•æ ‡å¿?

  // Windows éœ?è¦æ³¨æ„è·¯å¾„åˆ†éš”ç¬¦çš„è½¬ä¹‰ï¼Œä¾‹å¦‚ "D:\\foo\\bar.bin"
  parameter BASE_RAM_INIT_FILE = "/tmp/main.bin"; // BaseRAM åˆå§‹åŒ–æ–‡ä»¶ï¼Œè¯·ä¿®æ”¹ä¸ºå®é™…çš„ç»å¯¹è·¯å¾?
  parameter EXT_RAM_INIT_FILE = "/tmp/eram.bin";  // ExtRAM åˆå§‹åŒ–æ–‡ä»¶ï¼Œè¯·ä¿®æ”¹ä¸ºå®é™…çš„ç»å¯¹è·¯å¾?

  initial begin
    // åœ¨è¿™é‡Œå¯ä»¥è‡ªå®šä¹‰æµ‹è¯•è¾“å…¥åºåˆ—ï¼Œä¾‹å¦‚ï¼š
    dip_sw = 32'h2;
    touch_btn = 0;
    reset_btn = 0;
    push_btn = 0;

    #100;
    reset_btn = 1;
    #100;
    reset_btn = 0;

    // TODO: æ ¹æ®å®éªŒçš„æ“ä½œè¦æ±‚ï¼Œè‡ªå®šä¹‰ä¸‹é¢çš„è¾“å…¥åºåˆ—
//    for (integer i = 0; i < 20; i = i + 1) begin
//      #100;  // ç­‰å¾… 100ns
//      push_btn = 1;  // æŒ‰ä¸‹ push_btn æŒ‰é’®
//      #100;  // ç­‰å¾… 100ns
//      push_btn = 0;  // æ¾å¼€ push_btn æŒ‰é’®
//    end

    // æ¨¡æ‹Ÿ PC é€šè¿‡ä¸²å£ï¼Œå‘ FPGA å‘é?å­—ç¬?
    uart.pc_send_byte(8'h32); // ASCII '2'
    #10000;
    uart.pc_send_byte(8'h33); // ASCII '3'

    // PC æ¥æ”¶åˆ°æ•°æ®åï¼Œä¼šåœ¨ä»¿çœŸçª—å£ä¸­æ‰“å°å‡ºæ•°æ?

    // ç­‰å¾…ä¸?æ®µæ—¶é—´ï¼Œç»“æŸä»¿çœŸ
    #10000 $finish;
  end

  // å¾…æµ‹è¯•ç”¨æˆ·è®¾è®?
  lab5_top dut (
      .clk_50M(clk_50M),
      .clk_11M0592(clk_11M0592),
      .push_btn(push_btn),
      .reset_btn(reset_btn),
      .touch_btn(touch_btn),
      .dip_sw(dip_sw),
      .leds(leds),
      .dpy1(dpy1),
      .dpy0(dpy0),
      .txd(txd),
      .rxd(rxd),
      .uart_rdn(uart_rdn),
      .uart_wrn(uart_wrn),
      .uart_dataready(uart_dataready),
      .uart_tbre(uart_tbre),
      .uart_tsre(uart_tsre),
      .base_ram_data(base_ram_data),
      .base_ram_addr(base_ram_addr),
      .base_ram_ce_n(base_ram_ce_n),
      .base_ram_oe_n(base_ram_oe_n),
      .base_ram_we_n(base_ram_we_n),
      .base_ram_be_n(base_ram_be_n),
      .ext_ram_data(ext_ram_data),
      .ext_ram_addr(ext_ram_addr),
      .ext_ram_ce_n(ext_ram_ce_n),
      .ext_ram_oe_n(ext_ram_oe_n),
      .ext_ram_we_n(ext_ram_we_n),
      .ext_ram_be_n(ext_ram_be_n),
      .flash_d(),
      .flash_a(),
      .flash_rp_n(),
      .flash_vpen(),
      .flash_oe_n(),
      .flash_ce_n(),
      .flash_byte_n(),
      .flash_we_n()
  );

  // æ—¶é’Ÿæº?
  clock osc (
      .clk_11M0592(clk_11M0592),
      .clk_50M    (clk_50M)
  );

  // CPLD ä¸²å£ä»¿çœŸæ¨¡å‹
  cpld_model cpld (
      .clk_uart(clk_11M0592),
      .uart_rdn(uart_rdn),
      .uart_wrn(uart_wrn),
      .uart_dataready(uart_dataready),
      .uart_tbre(uart_tbre),
      .uart_tsre(uart_tsre),
      .data(base_ram_data[7:0])
  );
  // ç›´è¿ä¸²å£ä»¿çœŸæ¨¡å‹
  uart_model uart (
    .rxd (txd),
    .txd (rxd)
  );
  // BaseRAM ä»¿çœŸæ¨¡å‹
  sram_model base1 (
      .DataIO(base_ram_data[15:0]),
      .Address(base_ram_addr[19:0]),
      .OE_n(base_ram_oe_n),
      .CE_n(base_ram_ce_n),
      .WE_n(base_ram_we_n),
      .LB_n(base_ram_be_n[0]),
      .UB_n(base_ram_be_n[1])
  );
  sram_model base2 (
      .DataIO(base_ram_data[31:16]),
      .Address(base_ram_addr[19:0]),
      .OE_n(base_ram_oe_n),
      .CE_n(base_ram_ce_n),
      .WE_n(base_ram_we_n),
      .LB_n(base_ram_be_n[2]),
      .UB_n(base_ram_be_n[3])
  );
  // ExtRAM ä»¿çœŸæ¨¡å‹
  sram_model ext1 (
      .DataIO(ext_ram_data[15:0]),
      .Address(ext_ram_addr[19:0]),
      .OE_n(ext_ram_oe_n),
      .CE_n(ext_ram_ce_n),
      .WE_n(ext_ram_we_n),
      .LB_n(ext_ram_be_n[0]),
      .UB_n(ext_ram_be_n[1])
  );
  sram_model ext2 (
      .DataIO(ext_ram_data[31:16]),
      .Address(ext_ram_addr[19:0]),
      .OE_n(ext_ram_oe_n),
      .CE_n(ext_ram_ce_n),
      .WE_n(ext_ram_we_n),
      .LB_n(ext_ram_be_n[2]),
      .UB_n(ext_ram_be_n[3])
  );

  // ä»æ–‡ä»¶åŠ è½? BaseRAM
  initial begin
    reg [31:0] tmp_array[0:1048575];
    integer n_File_ID, n_Init_Size;
    n_File_ID = $fopen(BASE_RAM_INIT_FILE, "rb");
    if (!n_File_ID) begin
      n_Init_Size = 0;
      $display("Failed to open BaseRAM init file");
    end else begin
      n_Init_Size = $fread(tmp_array, n_File_ID);
      n_Init_Size /= 4;
      $fclose(n_File_ID);
    end
    $display("BaseRAM Init Size(words): %d", n_Init_Size);
    for (integer i = 0; i < n_Init_Size; i++) begin
      base1.mem_array0[i] = tmp_array[i][24+:8];
      base1.mem_array1[i] = tmp_array[i][16+:8];
      base2.mem_array0[i] = tmp_array[i][8+:8];
      base2.mem_array1[i] = tmp_array[i][0+:8];
    end
  end

  // ä»æ–‡ä»¶åŠ è½? ExtRAM
  initial begin
    reg [31:0] tmp_array[0:1048575];
    integer n_File_ID, n_Init_Size;
    n_File_ID = $fopen(EXT_RAM_INIT_FILE, "rb");
    if (!n_File_ID) begin
      n_Init_Size = 0;
      $display("Failed to open ExtRAM init file");
    end else begin
      n_Init_Size = $fread(tmp_array, n_File_ID);
      n_Init_Size /= 4;
      $fclose(n_File_ID);
    end
    $display("ExtRAM Init Size(words): %d", n_Init_Size);
    for (integer i = 0; i < n_Init_Size; i++) begin
      ext1.mem_array0[i] = tmp_array[i][24+:8];
      ext1.mem_array1[i] = tmp_array[i][16+:8];
      ext2.mem_array0[i] = tmp_array[i][8+:8];
      ext2.mem_array1[i] = tmp_array[i][0+:8];
    end
  end
endmodule
