--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\vector\Desktop\mojo1\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd
mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1985 paths analyzed, 267 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.399ns.
--------------------------------------------------------------------------------
Slack:                  12.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns (0.777 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y61.SR      net (fanout=29)       6.334   M_reset_cond_out
    SLICE_X11Y61.CLK     Tsrck                 0.468   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.320ns (0.986ns logic, 6.334ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  12.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.292ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns (0.777 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y61.SR      net (fanout=29)       6.334   M_reset_cond_out
    SLICE_X11Y61.CLK     Tsrck                 0.440   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.292ns (0.958ns logic, 6.334ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  14.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.272ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.601 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y31.SR      net (fanout=29)       4.286   M_reset_cond_out
    SLICE_X19Y31.CLK     Tsrck                 0.468   M_clock_2_q[0]
                                                       M_clock_2_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (0.986ns logic, 4.286ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  14.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_2_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.242ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.601 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_2_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y31.SR      net (fanout=29)       4.286   M_reset_cond_out
    SLICE_X19Y31.CLK     Tsrck                 0.438   M_clock_2_q[0]
                                                       M_clock_2_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.242ns (0.956ns logic, 4.286ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  15.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_7 (FF)
  Destination:          sab/M_storevalueA_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.801ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_7 to sab/M_storevalueA_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.DQ      Tcko                  0.525   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_7
    SLICE_X17Y49.A6      net (fanout=2)        0.809   sab/button_condA/M_ctr_q[7]
    SLICE_X17Y49.A       Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X17Y50.D4      net (fanout=3)        0.692   sab/out
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.408   M_sab_geta[7]
                                                       sab/M_storevalueA_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.801ns (1.451ns logic, 3.350ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_7 (FF)
  Destination:          sab/M_storevalueA_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.783ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_7 to sab/M_storevalueA_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.DQ      Tcko                  0.525   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_7
    SLICE_X17Y49.A6      net (fanout=2)        0.809   sab/button_condA/M_ctr_q[7]
    SLICE_X17Y49.A       Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X17Y50.D4      net (fanout=3)        0.692   sab/out
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.390   M_sab_geta[7]
                                                       sab/M_storevalueA_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.783ns (1.433ns logic, 3.350ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  15.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_7 (FF)
  Destination:          sab/M_storevalueA_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_7 to sab/M_storevalueA_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.DQ      Tcko                  0.525   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_7
    SLICE_X17Y49.A6      net (fanout=2)        0.809   sab/button_condA/M_ctr_q[7]
    SLICE_X17Y49.A       Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X17Y50.D4      net (fanout=3)        0.692   sab/out
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.382   M_sab_geta[7]
                                                       sab/M_storevalueA_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (1.425ns logic, 3.350ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  15.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_7 (FF)
  Destination:          sab/M_storevalueA_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.758ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_7 to sab/M_storevalueA_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.DQ      Tcko                  0.525   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_7
    SLICE_X17Y49.A6      net (fanout=2)        0.809   sab/button_condA/M_ctr_q[7]
    SLICE_X17Y49.A       Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X17Y50.D4      net (fanout=3)        0.692   sab/out
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.365   M_sab_geta[7]
                                                       sab/M_storevalueA_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.758ns (1.408ns logic, 3.350ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  15.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_6 (FF)
  Destination:          sab/M_storevalueA_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_6 to sab/M_storevalueA_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.CQ      Tcko                  0.525   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_6
    SLICE_X17Y49.A1      net (fanout=2)        0.755   sab/button_condA/M_ctr_q[6]
    SLICE_X17Y49.A       Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X17Y50.D4      net (fanout=3)        0.692   sab/out
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.408   M_sab_geta[7]
                                                       sab/M_storevalueA_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (1.451ns logic, 3.296ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_4 (FF)
  Destination:          sab/M_storevalueA_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_4 to sab/M_storevalueA_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.AQ      Tcko                  0.525   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_4
    SLICE_X17Y49.A2      net (fanout=2)        0.751   sab/button_condA/M_ctr_q[4]
    SLICE_X17Y49.A       Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X17Y50.D4      net (fanout=3)        0.692   sab/out
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.408   M_sab_geta[7]
                                                       sab/M_storevalueA_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (1.451ns logic, 3.292ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_6 (FF)
  Destination:          sab/M_storevalueA_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_6 to sab/M_storevalueA_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.CQ      Tcko                  0.525   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_6
    SLICE_X17Y49.A1      net (fanout=2)        0.755   sab/button_condA/M_ctr_q[6]
    SLICE_X17Y49.A       Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X17Y50.D4      net (fanout=3)        0.692   sab/out
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.390   M_sab_geta[7]
                                                       sab/M_storevalueA_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (1.433ns logic, 3.296ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_4 (FF)
  Destination:          sab/M_storevalueA_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_4 to sab/M_storevalueA_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.AQ      Tcko                  0.525   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_4
    SLICE_X17Y49.A2      net (fanout=2)        0.751   sab/button_condA/M_ctr_q[4]
    SLICE_X17Y49.A       Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X17Y50.D4      net (fanout=3)        0.692   sab/out
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.390   M_sab_geta[7]
                                                       sab/M_storevalueA_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (1.433ns logic, 3.292ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_6 (FF)
  Destination:          sab/M_storevalueA_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_6 to sab/M_storevalueA_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.CQ      Tcko                  0.525   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_6
    SLICE_X17Y49.A1      net (fanout=2)        0.755   sab/button_condA/M_ctr_q[6]
    SLICE_X17Y49.A       Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X17Y50.D4      net (fanout=3)        0.692   sab/out
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.382   M_sab_geta[7]
                                                       sab/M_storevalueA_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (1.425ns logic, 3.296ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storevalueA_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.301 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storevalueA_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.DQ      Tcko                  0.525   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X17Y52.A6      net (fanout=2)        0.809   sab/button_condA/M_ctr_q[19]
    SLICE_X17Y52.A       Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X17Y50.D5      net (fanout=3)        0.616   sab/out1
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.408   M_sab_geta[7]
                                                       sab/M_storevalueA_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (1.451ns logic, 3.274ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_4 (FF)
  Destination:          sab/M_storevalueA_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.717ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_4 to sab/M_storevalueA_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.AQ      Tcko                  0.525   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_4
    SLICE_X17Y49.A2      net (fanout=2)        0.751   sab/button_condA/M_ctr_q[4]
    SLICE_X17Y49.A       Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X17Y50.D4      net (fanout=3)        0.692   sab/out
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.382   M_sab_geta[7]
                                                       sab/M_storevalueA_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.717ns (1.425ns logic, 3.292ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_6 (FF)
  Destination:          sab/M_storevalueA_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_6 to sab/M_storevalueA_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.CQ      Tcko                  0.525   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_6
    SLICE_X17Y49.A1      net (fanout=2)        0.755   sab/button_condA/M_ctr_q[6]
    SLICE_X17Y49.A       Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X17Y50.D4      net (fanout=3)        0.692   sab/out
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.365   M_sab_geta[7]
                                                       sab/M_storevalueA_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (1.408ns logic, 3.296ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storevalueA_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.301 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storevalueA_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.DQ      Tcko                  0.525   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X17Y52.A6      net (fanout=2)        0.809   sab/button_condA/M_ctr_q[19]
    SLICE_X17Y52.A       Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X17Y50.D5      net (fanout=3)        0.616   sab/out1
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.390   M_sab_geta[7]
                                                       sab/M_storevalueA_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (1.433ns logic, 3.274ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  15.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_4 (FF)
  Destination:          sab/M_storevalueA_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_4 to sab/M_storevalueA_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.AQ      Tcko                  0.525   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_4
    SLICE_X17Y49.A2      net (fanout=2)        0.751   sab/button_condA/M_ctr_q[4]
    SLICE_X17Y49.A       Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X17Y50.D4      net (fanout=3)        0.692   sab/out
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.365   M_sab_geta[7]
                                                       sab/M_storevalueA_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (1.408ns logic, 3.292ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  15.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storevalueA_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.699ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.301 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storevalueA_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.DQ      Tcko                  0.525   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X17Y52.A6      net (fanout=2)        0.809   sab/button_condA/M_ctr_q[19]
    SLICE_X17Y52.A       Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X17Y50.D5      net (fanout=3)        0.616   sab/out1
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.382   M_sab_geta[7]
                                                       sab/M_storevalueA_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.699ns (1.425ns logic, 3.274ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storevalueA_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.682ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.301 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storevalueA_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.DQ      Tcko                  0.525   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X17Y52.A6      net (fanout=2)        0.809   sab/button_condA/M_ctr_q[19]
    SLICE_X17Y52.A       Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X17Y50.D5      net (fanout=3)        0.616   sab/out1
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.365   M_sab_geta[7]
                                                       sab/M_storevalueA_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.682ns (1.408ns logic, 3.274ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  15.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_18 (FF)
  Destination:          sab/M_storevalueA_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.301 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_18 to sab/M_storevalueA_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.CQ      Tcko                  0.525   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_18
    SLICE_X17Y52.A1      net (fanout=2)        0.755   sab/button_condA/M_ctr_q[18]
    SLICE_X17Y52.A       Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X17Y50.D5      net (fanout=3)        0.616   sab/out1
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.408   M_sab_geta[7]
                                                       sab/M_storevalueA_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (1.451ns logic, 3.220ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_16 (FF)
  Destination:          sab/M_storevalueA_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.667ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.301 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_16 to sab/M_storevalueA_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.AQ      Tcko                  0.525   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_16
    SLICE_X17Y52.A2      net (fanout=2)        0.751   sab/button_condA/M_ctr_q[16]
    SLICE_X17Y52.A       Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X17Y50.D5      net (fanout=3)        0.616   sab/out1
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.408   M_sab_geta[7]
                                                       sab/M_storevalueA_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.667ns (1.451ns logic, 3.216ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_18 (FF)
  Destination:          sab/M_storevalueA_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.653ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.301 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_18 to sab/M_storevalueA_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.CQ      Tcko                  0.525   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_18
    SLICE_X17Y52.A1      net (fanout=2)        0.755   sab/button_condA/M_ctr_q[18]
    SLICE_X17Y52.A       Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X17Y50.D5      net (fanout=3)        0.616   sab/out1
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.390   M_sab_geta[7]
                                                       sab/M_storevalueA_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.653ns (1.433ns logic, 3.220ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_16 (FF)
  Destination:          sab/M_storevalueA_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.649ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.301 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_16 to sab/M_storevalueA_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.AQ      Tcko                  0.525   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_16
    SLICE_X17Y52.A2      net (fanout=2)        0.751   sab/button_condA/M_ctr_q[16]
    SLICE_X17Y52.A       Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X17Y50.D5      net (fanout=3)        0.616   sab/out1
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.390   M_sab_geta[7]
                                                       sab/M_storevalueA_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.649ns (1.433ns logic, 3.216ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_18 (FF)
  Destination:          sab/M_storevalueA_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.645ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.301 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_18 to sab/M_storevalueA_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.CQ      Tcko                  0.525   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_18
    SLICE_X17Y52.A1      net (fanout=2)        0.755   sab/button_condA/M_ctr_q[18]
    SLICE_X17Y52.A       Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X17Y50.D5      net (fanout=3)        0.616   sab/out1
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.382   M_sab_geta[7]
                                                       sab/M_storevalueA_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (1.425ns logic, 3.220ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_16 (FF)
  Destination:          sab/M_storevalueA_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.641ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.301 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_16 to sab/M_storevalueA_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.AQ      Tcko                  0.525   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_16
    SLICE_X17Y52.A2      net (fanout=2)        0.751   sab/button_condA/M_ctr_q[16]
    SLICE_X17Y52.A       Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X17Y50.D5      net (fanout=3)        0.616   sab/out1
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.382   M_sab_geta[7]
                                                       sab/M_storevalueA_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (1.425ns logic, 3.216ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_18 (FF)
  Destination:          sab/M_storevalueB_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.139ns (Levels of Logic = 2)
  Clock Path Skew:      0.495ns (0.799 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_18 to sab/M_storevalueB_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.CQ      Tcko                  0.476   sab/button_condB/M_ctr_q[19]
                                                       sab/button_condB/M_ctr_q_18
    SLICE_X19Y54.D2      net (fanout=2)        1.230   sab/button_condB/M_ctr_q[18]
    SLICE_X19Y54.D       Tilo                  0.259   sab/edb/M_last_q
                                                       sab/button_condB/out2
    SLICE_X19Y54.C6      net (fanout=3)        0.156   sab/out1_0
    SLICE_X19Y54.C       Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X12Y59.CE0    net (fanout=16)       1.977   sab/M_edb_out
    ILOGIC_X12Y59.CLK0   Tice0ck               0.782   io_dip_10_IBUF
                                                       sab/M_storevalueB_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (1.776ns logic, 3.363ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  15.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_18 (FF)
  Destination:          sab/M_storevalueB_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.139ns (Levels of Logic = 2)
  Clock Path Skew:      0.495ns (0.799 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_18 to sab/M_storevalueB_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.CQ      Tcko                  0.476   sab/button_condB/M_ctr_q[19]
                                                       sab/button_condB/M_ctr_q_18
    SLICE_X19Y54.D2      net (fanout=2)        1.230   sab/button_condB/M_ctr_q[18]
    SLICE_X19Y54.D       Tilo                  0.259   sab/edb/M_last_q
                                                       sab/button_condB/out2
    SLICE_X19Y54.C6      net (fanout=3)        0.156   sab/out1_0
    SLICE_X19Y54.C       Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X12Y58.CE0    net (fanout=16)       1.977   sab/M_edb_out
    ILOGIC_X12Y58.CLK0   Tice0ck               0.782   io_dip_11_IBUF
                                                       sab/M_storevalueB_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (1.776ns logic, 3.363ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  15.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_18 (FF)
  Destination:          sab/M_storevalueA_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.301 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_18 to sab/M_storevalueA_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.CQ      Tcko                  0.525   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_18
    SLICE_X17Y52.A1      net (fanout=2)        0.755   sab/button_condA/M_ctr_q[18]
    SLICE_X17Y52.A       Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X17Y50.D5      net (fanout=3)        0.616   sab/out1
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.365   M_sab_geta[7]
                                                       sab/M_storevalueA_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (1.408ns logic, 3.220ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  15.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_16 (FF)
  Destination:          sab/M_storevalueA_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.624ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.301 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_16 to sab/M_storevalueA_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.AQ      Tcko                  0.525   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_16
    SLICE_X17Y52.A2      net (fanout=2)        0.751   sab/button_condA/M_ctr_q[16]
    SLICE_X17Y52.A       Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X17Y50.D5      net (fanout=3)        0.616   sab/out1
    SLICE_X17Y50.D       Tilo                  0.259   sab/eda/M_last_q
                                                       sab/eda/out1
    SLICE_X21Y61.CE      net (fanout=4)        1.849   sab/M_eda_out
    SLICE_X21Y61.CLK     Tceck                 0.365   M_sab_geta[7]
                                                       sab/M_storevalueA_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (1.408ns logic, 3.216ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: sab/M_storevalueB_q_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sab/button_condB/M_sync_out/CLK
  Logical resource: sab/button_condA/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sab/button_condB/M_sync_out/CLK
  Logical resource: sab/button_condB/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condA/M_ctr_q[3]/CLK
  Logical resource: sab/button_condA/M_ctr_q_0/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condA/M_ctr_q[3]/CLK
  Logical resource: sab/button_condA/M_ctr_q_1/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condA/M_ctr_q[3]/CLK
  Logical resource: sab/button_condA/M_ctr_q_2/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condA/M_ctr_q[3]/CLK
  Logical resource: sab/button_condA/M_ctr_q_3/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condA/M_ctr_q[7]/CLK
  Logical resource: sab/button_condA/M_ctr_q_4/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condA/M_ctr_q[7]/CLK
  Logical resource: sab/button_condA/M_ctr_q_5/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condA/M_ctr_q[7]/CLK
  Logical resource: sab/button_condA/M_ctr_q_6/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condA/M_ctr_q[7]/CLK
  Logical resource: sab/button_condA/M_ctr_q_7/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condA/M_ctr_q[11]/CLK
  Logical resource: sab/button_condA/M_ctr_q_8/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condA/M_ctr_q[11]/CLK
  Logical resource: sab/button_condA/M_ctr_q_9/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condA/M_ctr_q[11]/CLK
  Logical resource: sab/button_condA/M_ctr_q_10/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.399|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1985 paths, 0 nets, and 205 connections

Design statistics:
   Minimum period:   7.399ns{1}   (Maximum frequency: 135.153MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 05 17:13:18 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4552 MB



