<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> LP-PHY Fatal DMA error 0x00000800 on non-ULV Core 2 Duo?!?!!??!
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/bcm43xx-dev/2010-March/index.html" >
   <LINK REL="made" HREF="mailto:bcm43xx-dev%40lists.berlios.de?Subject=Re%3A%20LP-PHY%20Fatal%20DMA%20error%200x00000800%20on%20non-ULV%20Core%202%20Duo%3F%21%3F%21%21%3F%3F%21&In-Reply-To=%3C4B8EFF26.6040005%40lwfinger.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="007076.html">
   <LINK REL="Next"  HREF="007075.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>LP-PHY Fatal DMA error 0x00000800 on non-ULV Core 2 Duo?!?!!??!</H1>
    <B>Larry Finger</B> 
    <A HREF="mailto:bcm43xx-dev%40lists.berlios.de?Subject=Re%3A%20LP-PHY%20Fatal%20DMA%20error%200x00000800%20on%20non-ULV%20Core%202%20Duo%3F%21%3F%21%21%3F%3F%21&In-Reply-To=%3C4B8EFF26.6040005%40lwfinger.net%3E"
       TITLE="LP-PHY Fatal DMA error 0x00000800 on non-ULV Core 2 Duo?!?!!??!">Larry.Finger at lwfinger.net
       </A><BR>
    <I>Thu Mar  4 01:30:30 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="007076.html">LP-PHY Fatal DMA error 0x00000800 on non-ULV Core 2 Duo?!?!!??!
</A></li>
        <LI>Next message: <A HREF="007075.html">LP-PHY Fatal DMA error 0x00000800 on non-ULV Core 2 Duo?!?!!??!
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#7080">[ date ]</a>
              <a href="thread.html#7080">[ thread ]</a>
              <a href="subject.html#7080">[ subject ]</a>
              <a href="author.html#7080">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On 03/02/2010 03:57 PM, Michael Buesch wrote:

&gt;<i> A bug in the PCI-E core code is able to show such behavior, because all memory
</I>&gt;<i> transfers (MMIO and DMA) from the PCI device to the wireless core are translated
</I>&gt;<i> by the PCI-E core.
</I>&gt;<i> I think the whole PCI-E core code has to be audited (also the specs, probably).
</I>
I have nearly finished the update on the code section of the specs page at
<A HREF="http://bcm-v4.sipsolutions.net/PCI-E.">http://bcm-v4.sipsolutions.net/PCI-E.</A> The part that is not done involves the
sections that read an address from the SPROM and perform operations on that address.

I found that the chip common registers are mapped at 12K for newer cores on
PCIe. This explains the 0x3XXX addresses. Similarly, the PCIe registers are
mapped at 8K - the 0x2XXX addresses. The SPROM is shadowed at 4K or 0x1XXX.

Larry


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="007076.html">LP-PHY Fatal DMA error 0x00000800 on non-ULV Core 2 Duo?!?!!??!
</A></li>
	<LI>Next message: <A HREF="007075.html">LP-PHY Fatal DMA error 0x00000800 on non-ULV Core 2 Duo?!?!!??!
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#7080">[ date ]</a>
              <a href="thread.html#7080">[ thread ]</a>
              <a href="subject.html#7080">[ subject ]</a>
              <a href="author.html#7080">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/bcm43xx-dev">More information about the Bcm43xx-dev
mailing list</a><br>
</body></html>
