// Seed: 2944224540
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_5 = -1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_6 = 32'd70
) (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  input wire id_2;
  output wire id_1;
  for (id_4 = id_4; id_2; id_3 = -1'd0) begin : LABEL_0
    genvar id_5;
    initial begin : LABEL_1
      deassign id_5.id_3;
    end
  end
  logic [1 : 1 'b0] _id_6;
  ;
  assign id_3 = id_4;
  tri0 id_7;
  assign id_4 = 1'h0;
  localparam id_8 = -1;
  wire [1 : id_6] id_9;
  assign #id_10 id_7 = id_6 + -1'b0 == 1'b0 ^ -1;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_1
  );
endmodule
