INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Sat Jun 05 14:46:36 +08 2021
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 2.98 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.17 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.24 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.53 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.09 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 3.41 sec.
INFO-FLOW: Done: GCC PP time: 8 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.8 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.8 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.74 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.9 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.63 sec.
Command         tidy_31 done; 6.55 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 13.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 5.05 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.64 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 930.961 ; gain = 526.004 ; free physical = 6279 ; free virtual = 8887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 930.961 ; gain = 526.004 ; free physical = 6279 ; free virtual = 8887
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.24 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.9 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:82).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:90).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'myproject' (firmware/myproject.cpp:98).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'myproject' (firmware/myproject.cpp:100).
Command           transform done; 28.97 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1058.961 ; gain = 654.004 ; free physical = 6033 ; free virtual = 8666
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:74) automatically.
Command           transform done; 14.43 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 1186.961 ; gain = 782.004 ; free physical = 5990 ; free virtual = 8629
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
ERROR: [XFORM 203-504] Stop unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 22.92 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 68.69 sec.
Command       elaborate done; error code: 2; 103.38 sec.
Command     csynth_design done; error code: 2; 103.38 sec.
Command   ap_source done; error code: 1; 106.66 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Sun Jun 06 12:27:47 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.19 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 2.75 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.98 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 3.25 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.47 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.99 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 3.49 sec.
INFO-FLOW: Done: GCC PP time: 8 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.92 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.82 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.73 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.73 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.47 sec.
Command         tidy_31 done; 6.22 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 12.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.6 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.54 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.34 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6888 ; free virtual = 9038
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6888 ; free virtual = 9038
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.22 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.84 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:82).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:90).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'myproject' (firmware/myproject.cpp:98).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'myproject' (firmware/myproject.cpp:100).
Command           transform done; 29 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1055.992 ; gain = 651.035 ; free physical = 6669 ; free virtual = 8819
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:74) automatically.
Command           transform done; 14.3 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1183.992 ; gain = 779.035 ; free physical = 6631 ; free virtual = 8782
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
ERROR: [XFORM 203-504] Stop unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 23.31 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 68.89 sec.
Command       elaborate done; error code: 2; 102.67 sec.
Command     csynth_design done; error code: 2; 102.68 sec.
Command   ap_source done; error code: 1; 106.18 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Sun Jun 06 14:27:33 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.44 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.33 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.01 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.44 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.54 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.73 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.58 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 3.67 sec.
INFO-FLOW: Done: GCC PP time: 9 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.94 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.81 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 4.15 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.87 sec.
Command         tidy_31 done; 7.06 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 13.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.87 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.6 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.4 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6820 ; free virtual = 9048
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6820 ; free virtual = 9048
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.23 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.94 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:82).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:90).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'myproject' (firmware/myproject.cpp:98).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'myproject' (firmware/myproject.cpp:100).
Command           transform done; 32.58 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:08 ; elapsed = 00:01:17 . Memory (MB): peak = 1055.992 ; gain = 651.035 ; free physical = 6596 ; free virtual = 8825
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:74) automatically.
Command           transform done; 21.15 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:23 ; elapsed = 00:01:38 . Memory (MB): peak = 1183.992 ; gain = 779.035 ; free physical = 6559 ; free virtual = 8789
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
ERROR: [XFORM 203-504] Stop unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 29.34 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 85.49 sec.
Command       elaborate done; error code: 2; 121.87 sec.
Command     csynth_design done; error code: 2; 121.87 sec.
Command   ap_source done; error code: 1; 126.87 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Tue Jun 08 14:36:52 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.7 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.94 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.14 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.72 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.54 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 3.2 sec.
INFO-FLOW: Done: GCC PP time: 7.5 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.39 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.26 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.36 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.98 sec.
Command         tidy_31 done; 5.36 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.94 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.24 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 4946 ; free virtual = 9063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 4946 ; free virtual = 9063
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.2 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.92 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:82).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:90).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'myproject' (firmware/myproject.cpp:98).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'myproject' (firmware/myproject.cpp:100).
Command           transform done; 14.43 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1055.992 ; gain = 651.035 ; free physical = 4775 ; free virtual = 8899
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:74) automatically.
Command           transform done; 13.52 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1058.574 ; gain = 653.617 ; free physical = 4723 ; free virtual = 8846
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
ERROR: [XFORM 203-504] Stop unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 15.24 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 45.59 sec.
Command       elaborate done; error code: 2; 75.33 sec.
Command     csynth_design done; error code: 2; 75.34 sec.
Command   ap_source done; error code: 1; 77.76 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Tue Jun 08 16:25:12 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.85 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.18 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.18 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.37 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.28 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.82 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.58 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:64:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:64:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 3.28 sec.
INFO-FLOW: Done: GCC PP time: 7.7 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.65 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.59 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.96 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.66 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.13 sec.
Command         tidy_31 done; 5.82 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 11.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.32 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.42 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.44 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 4819 ; free virtual = 8969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 4819 ; free virtual = 8969
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.27 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.11 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:80).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:88).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'myproject' (firmware/myproject.cpp:90).
Command           transform done; 15.94 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1055.992 ; gain = 651.035 ; free physical = 4657 ; free virtual = 8807
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:72) automatically.
Command           transform done; 14.31 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1058.559 ; gain = 653.602 ; free physical = 4606 ; free virtual = 8756
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
ERROR: [XFORM 203-504] Stop unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 14.11 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 47.04 sec.
Command       elaborate done; error code: 2; 78.83 sec.
Command     csynth_design done; error code: 2; 78.84 sec.
Command   ap_source done; error code: 1; 81.5 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Tue Jun 08 17:19:57 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.18 sec.
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 2.16 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.26 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.56 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.88 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.18 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.29 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.82 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.38 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 4.51 sec.
INFO-FLOW: Done: GCC PP time: 9.7 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.9 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.86 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.06 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Tue Jun 08 21:49:29 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.57 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.8 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 1.95 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.54 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.88 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 2.78 sec.
INFO-FLOW: Done: GCC PP time: 6.2 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.9 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.8 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.98 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.61 sec.
Command         tidy_31 done; 4.65 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.17 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.76 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.23 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 3735 ; free virtual = 8681
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 3735 ; free virtual = 8681
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.14 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.78 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:78).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'myproject' (firmware/myproject.cpp:80).
Command           transform done; 7.57 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 933.617 ; gain = 528.660 ; free physical = 3603 ; free virtual = 8548
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:70) automatically.
Command           transform done; 11.5 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1059.918 ; gain = 654.961 ; free physical = 3537 ; free virtual = 8482
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 416.
INFO: [HLS 200-489] Unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:70) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
ERROR: [XFORM 203-504] Stop unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:70) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 20.66 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 41.89 sec.
Command       elaborate done; error code: 2; 66.32 sec.
Command     csynth_design done; error code: 2; 66.32 sec.
Command   ap_source done; error code: 1; 68.52 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Tue Jun 08 23:26:52 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.78 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.03 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.23 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.25 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.6 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.62 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 2.44 sec.
INFO-FLOW: Done: GCC PP time: 5.7 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.5 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.36 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.78 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.47 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.19 sec.
Command         tidy_31 done; 3.7 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.11 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.44 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.18 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 3832 ; free virtual = 8781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 3832 ; free virtual = 8781
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.15 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.9 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:78).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'myproject' (firmware/myproject.cpp:80).
Command           transform done; 1.94 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 933.492 ; gain = 528.535 ; free physical = 3739 ; free virtual = 8687
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:70) automatically.
Command           transform done; 1.46 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1058.520 ; gain = 653.562 ; free physical = 3687 ; free virtual = 8636
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:70) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'ConvFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:71) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ConvChan' (firmware/nnet_utils/nnet_conv1d_latency.h:72) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ConvMult' (firmware/nnet_utils/nnet_conv1d_latency.h:73) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv1d_latency.h:92) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv1d_latency.h:93) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumOut' (firmware/nnet_utils/nnet_conv1d_latency.h:100) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AccumFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:101) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumChan' (firmware/nnet_utils/nnet_conv1d_latency.h:103) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumDot' (firmware/nnet_utils/nnet_conv1d_latency.h:104) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_conv1d_latency.h:114) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv1d_latency.h:115) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv1d_latency.h:17) in function 'nnet::compute_multiplier_limit<config5>' completely with a factor of 13.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv1d_latency.h:17) in function 'nnet::compute_multiplier_limit<config5>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 5.87 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 11.54 sec.
Command       elaborate done; error code: 2; 33.13 sec.
Command     csynth_design done; error code: 2; 33.13 sec.
Command   ap_source done; error code: 1; 35.63 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Wed Jun 09 14:57:31 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.6 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.82 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.01 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.53 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.36 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 2.9 sec.
INFO-FLOW: Done: GCC PP time: 5.8 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.76 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.92 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.89 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.81 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.65 sec.
Command         tidy_31 done; 5.49 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.4 seconds per iteration
INFO-FLOW: Pragma Handling...
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Wed Jun 09 15:01:41 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.37 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.6 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 1.76 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.24 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.45 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.29 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 2.17 sec.
INFO-FLOW: Done: GCC PP time: 4.9 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.19 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.18 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.4 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.05 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.03 sec.
Command         tidy_31 done; 3.1 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.59 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.24 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.09 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 5154 ; free virtual = 9136
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 5154 ; free virtual = 9136
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.14 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.64 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:78).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'myproject' (firmware/myproject.cpp:80).
Command           transform done; 1.68 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 933.492 ; gain = 528.535 ; free physical = 5053 ; free virtual = 9044
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:70) automatically.
Command           transform done; 1.3 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1058.520 ; gain = 653.562 ; free physical = 5001 ; free virtual = 8992
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:70) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'ConvFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:71) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ConvChan' (firmware/nnet_utils/nnet_conv1d_latency.h:72) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ConvMult' (firmware/nnet_utils/nnet_conv1d_latency.h:73) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv1d_latency.h:92) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv1d_latency.h:93) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumOut' (firmware/nnet_utils/nnet_conv1d_latency.h:100) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AccumFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:101) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumChan' (firmware/nnet_utils/nnet_conv1d_latency.h:103) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumDot' (firmware/nnet_utils/nnet_conv1d_latency.h:104) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_conv1d_latency.h:114) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv1d_latency.h:115) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv1d_latency.h:17) in function 'nnet::compute_multiplier_limit<config5>' completely with a factor of 13.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv1d_latency.h:17) in function 'nnet::compute_multiplier_limit<config5>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 6.14 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 11.12 sec.
Command       elaborate done; error code: 2; 29.53 sec.
Command     csynth_design done; error code: 2; 29.53 sec.
Command   ap_source done; error code: 1; 31.54 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Wed Jun 09 15:06:50 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.4 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.63 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 1.78 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.48 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.52 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 2.28 sec.
INFO-FLOW: Done: GCC PP time: 5.3 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.43 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.38 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.73 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.24 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.19 sec.
Command         tidy_31 done; 3.47 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.89 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.39 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.13 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 5107 ; free virtual = 9121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 5107 ; free virtual = 9121
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.14 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.87 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:82).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:90).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'myproject' (firmware/myproject.cpp:98).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'myproject' (firmware/myproject.cpp:100).
Command           transform done; 2.81 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 933.605 ; gain = 528.648 ; free physical = 4999 ; free virtual = 9013
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:74) automatically.
Command           transform done; 1.94 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1058.551 ; gain = 653.594 ; free physical = 4955 ; free virtual = 8969
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:70) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'ConvFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:71) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ConvChan' (firmware/nnet_utils/nnet_conv1d_latency.h:72) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ConvMult' (firmware/nnet_utils/nnet_conv1d_latency.h:73) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv1d_latency.h:92) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv1d_latency.h:93) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumOut' (firmware/nnet_utils/nnet_conv1d_latency.h:100) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AccumFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:101) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumChan' (firmware/nnet_utils/nnet_conv1d_latency.h:103) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumDot' (firmware/nnet_utils/nnet_conv1d_latency.h:104) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_conv1d_latency.h:114) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv1d_latency.h:115) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv1d_latency.h:17) in function 'nnet::compute_multiplier_limit<config5>' completely with a factor of 13.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv1d_latency.h:17) in function 'nnet::compute_multiplier_limit<config5>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 12.39 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 19.43 sec.
Command       elaborate done; error code: 2; 39.81 sec.
Command     csynth_design done; error code: 2; 39.82 sec.
Command   ap_source done; error code: 1; 41.84 sec.
Execute   cleanup_all 
Command   cleanup_all done; 0.11 sec.
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Fri Jun 11 18:30:17 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.66 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.91 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.1 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.4 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.24 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 5.49 sec.
INFO-FLOW: Done: GCC PP time: 11.1 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.21 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.68 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.07 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 15 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 15 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.01 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.68 sec.
Command         tidy_31 done; 4.73 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.78 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.89 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.55 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 4638 ; free virtual = 9013
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 4638 ; free virtual = 9013
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.22 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.75 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'void nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE::value_type>*, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE&, unsigned int&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, ap_uint<FORWARD_REFERENCE::kernel_size>*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<4u, 1u, 16u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<4u, 1u, 13u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:175).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:156).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:62).
Command           transform done; 2.5 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 933.617 ; gain = 528.660 ; free physical = 4522 ; free virtual = 8906
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
Command           transform done; 1.86 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1058.207 ; gain = 653.250 ; free physical = 4486 ; free virtual = 8869
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 56-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 56-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:43) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:43) into a 128-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:146:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:50) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:50) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv1_input.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config5::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.data.V' (firmware/myproject.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_input.V.data.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 11 process function(s): 
	 'Block__proc'
	 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>'
	 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config7>'
	 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>'
	 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>'
	 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>'.
Command           transform done; 103.05 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config7>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv1d_stream.h:50:114) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv1d_stream.h:50:114) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:70:1)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_mult.h:20:9)...529 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_mult.h:20:9)...162 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:13:105)...34 expression(s) balanced.
Command           transform done; 12.07 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:12 ; elapsed = 00:02:36 . Memory (MB): peak = 8072.020 ; gain = 7667.062 ; free physical = 3889 ; free virtual = 5828
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' to 'softmax_latency<array,array,softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:70:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' to 'softmax<array,array<ap_fixed,5u>,softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:333:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config7>' to 'relu<array,array<ap_fixed,8u>,relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' to 'relu<array,array<ap_fixed,8u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' to 'relu<array,array<ap_fixed,32u>,relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:60:36)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' to 'relu<array,array<ap_fixed,32u>,relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:60:36)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' (firmware/nnet_utils/nnet_mult.h:20:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>' (firmware/nnet_utils/nnet_mult.h:20:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>' (firmware/nnet_utils/nnet_dense_stream.h:41:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_1d_cl<array,array<ap_fixed,8u>,config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:13:105)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' to 'conv_1d_cl<array,array<ap_fixed,8u>,config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:13:105)
Command           transform done; 21.61 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:33 ; elapsed = 00:02:58 . Memory (MB): peak = 8072.020 ; gain = 7667.062 ; free physical = 3881 ; free virtual = 5825
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 143.29 sec.
Command       elaborate done; 175.04 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_cl<array,array<ap_fixed,8u>,config2>' to 'conv_1d_cl_array_array_ap_fixed_8u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,8u>,relu_config4>' to 'relu_array_array_ap_fixed_8u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_cl<array,array<ap_fixed,8u>,config5>' to 'conv_1d_cl_array_array_ap_fixed_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,8u>,relu_config7>' to 'relu_array_array_ap_fixed_8u_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>' to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,32u>,relu_config10>' to 'relu_array_array_ap_fixed_32u_relu_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11>' to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,32u>,relu_config13>' to 'relu_array_array_ap_fixed_32u_relu_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14>' to 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_latency<array,array,softmax_config16>' to 'softmax_latency_array_array_softmax_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed,5u>,softmax_config16>' to 'softmax_array_array_ap_fixed_5u_softmax_config16_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed,5u>,softmax_config16> 
Execute         preproc_iomode -model softmax_latency<array,array,softmax_config16> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,8u>,relu_config7> 
Execute         preproc_iomode -model conv_1d_cl<array,array<ap_fixed,8u>,config5> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,8u>,relu_config4> 
Execute         preproc_iomode -model conv_1d_cl<array,array<ap_fixed,8u>,config2> 
Execute         preproc_iomode -model Block__proc 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject
INFO-FLOW: Configuring Module : Block__proc ...
Execute         set_default_model Block__proc 
Execute         apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : conv_1d_cl<array,array<ap_fixed,8u>,config2> ...
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,8u>,config2> 
Execute         apply_spec_resource_limit conv_1d_cl<array,array<ap_fixed,8u>,config2> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,8u>,relu_config4> ...
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,8u>,relu_config4> 
INFO-FLOW: Configuring Module : conv_1d_cl<array,array<ap_fixed,8u>,config5> ...
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,8u>,config5> 
Execute         apply_spec_resource_limit conv_1d_cl<array,array<ap_fixed,8u>,config5> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,8u>,relu_config7> ...
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config7> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,8u>,relu_config7> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,32u>,relu_config10> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,32u>,relu_config10> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,32u>,relu_config13> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,32u>,relu_config13> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> 
INFO-FLOW: Configuring Module : softmax_latency<array,array,softmax_config16> ...
Execute         set_default_model softmax_latency<array,array,softmax_config16> 
Execute         apply_spec_resource_limit softmax_latency<array,array,softmax_config16> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed,5u>,softmax_config16> ...
Execute         set_default_model softmax<array,array<ap_fixed,5u>,softmax_config16> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed,5u>,softmax_config16> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute         set_default_model Block__proc 
Execute         cdfg_preprocess -model Block__proc 
Execute         rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: conv_1d_cl<array,array<ap_fixed,8u>,config2> ...
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,8u>,config2> 
Execute         cdfg_preprocess -model conv_1d_cl<array,array<ap_fixed,8u>,config2> 
Execute         rtl_gen_preprocess conv_1d_cl<array,array<ap_fixed,8u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,8u>,relu_config4> ...
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,8u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,8u>,relu_config4> 
INFO-FLOW: Preprocessing Module: conv_1d_cl<array,array<ap_fixed,8u>,config5> ...
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,8u>,config5> 
Execute         cdfg_preprocess -model conv_1d_cl<array,array<ap_fixed,8u>,config5> 
Execute         rtl_gen_preprocess conv_1d_cl<array,array<ap_fixed,8u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,8u>,relu_config7> ...
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config7> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,8u>,relu_config7> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,8u>,relu_config7> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,32u>,relu_config10> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config10> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,32u>,relu_config13> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config13> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> 
INFO-FLOW: Preprocessing Module: softmax_latency<array,array,softmax_config16> ...
Execute         set_default_model softmax_latency<array,array,softmax_config16> 
Execute         cdfg_preprocess -model softmax_latency<array,array,softmax_config16> 
Execute         rtl_gen_preprocess softmax_latency<array,array,softmax_config16> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed,5u>,softmax_config16> ...
Execute         set_default_model softmax<array,array<ap_fixed,5u>,softmax_config16> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed,5u>,softmax_config16> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed,5u>,softmax_config16> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__proc 
Execute         schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 177.83 seconds; current allocated memory: 525.319 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute         set_default_model Block__proc 
Execute         bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 525.361 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_cl_array_array_ap_fixed_8u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,8u>,config2> 
Execute         schedule -model conv_1d_cl<array,array<ap_fixed,8u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 526.019 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_1d_cl<array,array<ap_fixed,8u>,config2>.
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,8u>,config2> 
Execute         bind -model conv_1d_cl<array,array<ap_fixed,8u>,config2> 
BIND OPTION: model=conv_1d_cl<array,array<ap_fixed,8u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 526.694 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s.verbose.bind.rpt 
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_1d_cl<array,array<ap_fixed,8u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_8u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config4> 
Execute         schedule -model relu<array,array<ap_fixed,8u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 527.426 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,8u>,relu_config4>.
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config4> 
Execute         bind -model relu<array,array<ap_fixed,8u>,relu_config4> 
BIND OPTION: model=relu<array,array<ap_fixed,8u>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 528.402 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array,array<ap_fixed,8u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_cl_array_array_ap_fixed_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,8u>,config5> 
Execute         schedule -model conv_1d_cl<array,array<ap_fixed,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 530.785 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s.sched.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish scheduling conv_1d_cl<array,array<ap_fixed,8u>,config5>.
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,8u>,config5> 
Execute         bind -model conv_1d_cl<array,array<ap_fixed,8u>,config5> 
BIND OPTION: model=conv_1d_cl<array,array<ap_fixed,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 533.877 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s.bind.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish binding conv_1d_cl<array,array<ap_fixed,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_8u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config7> 
Execute         schedule -model relu<array,array<ap_fixed,8u>,relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 534.667 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,8u>,relu_config7>.
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config7> 
Execute         bind -model relu<array,array<ap_fixed,8u>,relu_config7> 
BIND OPTION: model=relu<array,array<ap_fixed,8u>,relu_config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 535.664 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array,array<ap_fixed,8u>,relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.29 sec.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 545.448 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.verbose.sched.rpt 
Command         syn_report done; 1.61 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.sched.adb -f 
Command         db_write done; 1.41 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.37 sec.
INFO: [HLS 200-111]  Elapsed time: 4.39 seconds; current allocated memory: 557.120 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.verbose.bind.rpt 
Command         syn_report done; 2.51 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.bind.adb -f 
Command         db_write done; 1.44 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 559.310 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.verbose.sched.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 561.146 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.verbose.bind.rpt 
Command         syn_report done; 1.04 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_32u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         schedule -model relu<array,array<ap_fixed,32u>,relu_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,32u>,relu_config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 564.498 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.verbose.sched.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.sched.adb -f 
Command         db_write done; 0.4 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,32u>,relu_config10>.
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         bind -model relu<array,array<ap_fixed,32u>,relu_config10> 
BIND OPTION: model=relu<array,array<ap_fixed,32u>,relu_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 568.584 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.verbose.bind.rpt 
Command         syn_report done; 0.71 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.bind.adb -f 
Command         db_write done; 0.37 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,32u>,relu_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.61 sec.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 573.607 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.verbose.sched.rpt 
Command         syn_report done; 0.78 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.sched.adb -f 
Command         db_write done; 0.65 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 578.997 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.verbose.bind.rpt 
Command         syn_report done; 1.18 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.bind.adb -f 
Command         db_write done; 0.68 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 579.661 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s.verbose.sched.rpt 
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 580.868 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s.verbose.bind.rpt 
Command         syn_report done; 0.46 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_32u_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         schedule -model relu<array,array<ap_fixed,32u>,relu_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,32u>,relu_config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 583.832 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.verbose.sched.rpt 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.sched.adb -f 
Command         db_write done; 0.36 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,32u>,relu_config13>.
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         bind -model relu<array,array<ap_fixed,32u>,relu_config13> 
BIND OPTION: model=relu<array,array<ap_fixed,32u>,relu_config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 587.915 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.71 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.bind.adb -f 
Command         db_write done; 0.39 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,32u>,relu_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 589.350 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s.verbose.sched.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 590.438 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s.verbose.bind.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 590.720 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s.verbose.sched.rpt 
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 591.372 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_latency_array_array_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_latency<array,array,softmax_config16> 
Execute         schedule -model softmax_latency<array,array,softmax_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_latency<array,array,softmax_config16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 591.726 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s.verbose.sched.rpt 
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_latency<array,array,softmax_config16>.
Execute         set_default_model softmax_latency<array,array,softmax_config16> 
Execute         bind -model softmax_latency<array,array,softmax_config16> 
BIND OPTION: model=softmax_latency<array,array,softmax_config16>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 592.102 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s.verbose.bind.rpt 
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_latency<array,array,softmax_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_5u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed,5u>,softmax_config16> 
Execute         schedule -model softmax<array,array<ap_fixed,5u>,softmax_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 592.182 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s.verbose.sched.rpt 
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed,5u>,softmax_config16>.
Execute         set_default_model softmax<array,array<ap_fixed,5u>,softmax_config16> 
Execute         bind -model softmax<array,array<ap_fixed,5u>,softmax_config16> 
BIND OPTION: model=softmax<array,array<ap_fixed,5u>,softmax_config16>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 592.336 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s.verbose.bind.rpt 
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed,5u>,softmax_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 593.247 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.67 sec.
INFO: [HLS 200-111]  Elapsed time: 5.16 seconds; current allocated memory: 602.075 MB.
Execute         syn_report -verbosereport -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 2.54 sec.
Execute         db_write -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block__proc 
Execute         rtl_gen_preprocess conv_1d_cl<array,array<ap_fixed,8u>,config2> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,8u>,relu_config4> 
Execute         rtl_gen_preprocess conv_1d_cl<array,array<ap_fixed,8u>,config5> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,8u>,relu_config7> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> 
Execute         rtl_gen_preprocess softmax_latency<array,array,softmax_config16> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed,5u>,softmax_config16> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__proc -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 2.81 seconds; current allocated memory: 604.481 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/Block_proc -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl Block__proc -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/Block_proc 
Execute         gen_rtl Block__proc -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/Block_proc 
Execute         syn_report -csynth -model Block__proc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/Block_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block__proc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/Block_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block__proc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute         db_write -model Block__proc -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc.adb 
Execute         gen_tb_info Block__proc -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_cl_array_array_ap_fixed_8u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_1d_cl<array,array<ap_fixed,8u>,config2> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_73_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_cl_array_array_ap_fixed_8u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 605.517 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,8u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_1d_cl_array_array_ap_fixed_8u_config2_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,8u>,config2> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_1d_cl_array_array_ap_fixed_8u_config2_s 
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,8u>,config2> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_1d_cl_array_array_ap_fixed_8u_config2_s 
Execute         syn_report -csynth -model conv_1d_cl<array,array<ap_fixed,8u>,config2> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/conv_1d_cl_array_array_ap_fixed_8u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_1d_cl<array,array<ap_fixed,8u>,config2> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/conv_1d_cl_array_array_ap_fixed_8u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_1d_cl<array,array<ap_fixed,8u>,config2> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model conv_1d_cl<array,array<ap_fixed,8u>,config2> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info conv_1d_cl<array,array<ap_fixed,8u>,config2> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_8u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,8u>,relu_config4> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_8u_relu_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 608.944 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_8u_relu_config4_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config4> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_8u_relu_config4_s 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config4> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_8u_relu_config4_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,8u>,relu_config4> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_8u_relu_config4_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,8u>,relu_config4> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_8u_relu_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,8u>,relu_config4> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s.verbose.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -model relu<array,array<ap_fixed,8u>,relu_config4> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s.adb 
Command         db_write done; 0.2 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,8u>,relu_config4> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_cl_array_array_ap_fixed_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_1d_cl<array,array<ap_fixed,8u>,config5> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_73_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_cl_array_array_ap_fixed_8u_config5_s'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 616.170 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_1d_cl_array_array_ap_fixed_8u_config5_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_1d_cl_array_array_ap_fixed_8u_config5_s 
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_1d_cl_array_array_ap_fixed_8u_config5_s 
Execute         syn_report -csynth -model conv_1d_cl<array,array<ap_fixed,8u>,config5> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/conv_1d_cl_array_array_ap_fixed_8u_config5_s_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model conv_1d_cl<array,array<ap_fixed,8u>,config5> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/conv_1d_cl_array_array_ap_fixed_8u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_1d_cl<array,array<ap_fixed,8u>,config5> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s.verbose.rpt 
Command         syn_report done; 0.65 sec.
Execute         db_write -model conv_1d_cl<array,array<ap_fixed,8u>,config5> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s.adb 
Command         db_write done; 0.56 sec.
Execute         gen_tb_info conv_1d_cl<array,array<ap_fixed,8u>,config5> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_8u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,8u>,relu_config7> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_8u_relu_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 627.253 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_8u_relu_config7_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config7> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_8u_relu_config7_s 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config7> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_8u_relu_config7_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,8u>,relu_config7> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_8u_relu_config7_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,8u>,relu_config7> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_8u_relu_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,8u>,relu_config7> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model relu<array,array<ap_fixed,8u>,relu_config7> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,8u>,relu_config7> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
Command         create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 649.061 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_csynth.rpt 
Command         syn_report done; 0.7 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_csynth.xml 
Command         syn_report done; 0.35 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.verbose.rpt 
Command         syn_report done; 2.9 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.adb 
Command         db_write done; 3.07 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 7.69 seconds; current allocated memory: 698.457 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.verbose.rpt 
Command         syn_report done; 1.11 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.adb 
Command         db_write done; 1.01 sec.
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_32u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,32u>,relu_config10> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_32u_relu_config10_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 710.911 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_32u_relu_config10_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config10> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_32u_relu_config10_s 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config10> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_32u_relu_config10_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,32u>,relu_config10> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config10_s_csynth.rpt 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,32u>,relu_config10> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,32u>,relu_config10> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.verbose.rpt 
Command         syn_report done; 0.79 sec.
Execute         db_write -model relu<array,array<ap_fixed,32u>,relu_config10> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.adb 
Command         db_write done; 1.53 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,32u>,relu_config10> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 732.395 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_csynth.rpt 
Command         syn_report done; 0.31 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_csynth.xml 
Command         syn_report done; 0.15 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.verbose.rpt 
Command         syn_report done; 1.3 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.adb 
Command         db_write done; 2.24 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 4.34 seconds; current allocated memory: 757.329 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s.verbose.rpt 
Command         syn_report done; 0.5 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s.adb 
Command         db_write done; 1.4 sec.
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_32u_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,32u>,relu_config13> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_32u_relu_config13_s'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 765.783 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_32u_relu_config13_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config13> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_32u_relu_config13_s 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config13> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_32u_relu_config13_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,32u>,relu_config13> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config13_s_csynth.rpt 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,32u>,relu_config13> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,32u>,relu_config13> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.verbose.rpt 
Command         syn_report done; 0.82 sec.
Execute         db_write -model relu<array,array<ap_fixed,32u>,relu_config13> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.adb 
Command         db_write done; 2.02 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,32u>,relu_config13> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s'.
INFO: [HLS 200-111]  Elapsed time: 3.35 seconds; current allocated memory: 779.663 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s.verbose.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s.adb 
Command         db_write done; 1.75 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s'.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 786.084 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s.adb 
Command         db_write done; 1.6 sec.
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_latency_array_array_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_latency<array,array,softmax_config16> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_latency_array_array_softmax_config16_s_invert_table9' to 'softmax_latency_array_array_softmax_config16_s_invert_tabbkb' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_latency_array_array_softmax_config16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 787.785 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_latency<array,array,softmax_config16> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/softmax_latency_array_array_softmax_config16_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl softmax_latency<array,array,softmax_config16> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_latency_array_array_softmax_config16_s 
Execute         gen_rtl softmax_latency<array,array,softmax_config16> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/softmax_latency_array_array_softmax_config16_s 
Execute         syn_report -csynth -model softmax_latency<array,array,softmax_config16> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_latency_array_array_softmax_config16_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax_latency<array,array,softmax_config16> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_latency_array_array_softmax_config16_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_latency<array,array,softmax_config16> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s.verbose.rpt 
Execute         db_write -model softmax_latency<array,array,softmax_config16> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s.adb 
Command         db_write done; 1.59 sec.
Execute         gen_tb_info softmax_latency<array,array,softmax_config16> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_5u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed,5u>,softmax_config16> -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_5u_softmax_config16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 789.296 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed,5u>,softmax_config16> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_5u_softmax_config16_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl softmax<array,array<ap_fixed,5u>,softmax_config16> -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_5u_softmax_config16_s 
Execute         gen_rtl softmax<array,array<ap_fixed,5u>,softmax_config16> -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_5u_softmax_config16_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed,5u>,softmax_config16> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_5u_softmax_config16_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed,5u>,softmax_config16> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_5u_softmax_config16_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed,5u>,softmax_config16> -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s.verbose.rpt 
Execute         db_write -model softmax<array,array<ap_fixed,5u>,softmax_config16> -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s.adb 
Command         db_write done; 1.55 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed,5u>,softmax_config16> -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv1_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d13_A' is changed to 'fifo_w16_d13_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w7_d10_A' is changed to 'fifo_w7_d10_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_conficud' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configeOg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_softmax_array_array_ap_fixed_5u_softmax_config16_U0' to 'start_for_softmax_array_array_ap_fixed_5u_softmax_config1fYi' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 796.489 MB.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.38 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 0.19 sec.
Execute         syn_report -csynth -model myproject -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model myproject -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.17 sec.
Execute         syn_report -verbosereport -model myproject -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 2.77 sec.
Execute         db_write -model myproject -f -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 2.04 sec.
Execute         gen_tb_info myproject -p /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 2.17 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block__proc conv_1d_cl<array,array<ap_fixed,8u>,config2> relu<array,array<ap_fixed,8u>,relu_config4> conv_1d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14> softmax_latency<array,array,softmax_config16> softmax<array,array<ap_fixed,5u>,softmax_config16> myproject
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_cl_array_array_ap_fixed_8u_config2_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_73_4_1_1.
INFO-FLOW: Append model myproject_mux_73_4_1_1
INFO-FLOW: Found component fifo_w16_d13_A.
INFO-FLOW: Append model fifo_w16_d13_A
INFO-FLOW: Found component fifo_w16_d13_A.
INFO-FLOW: Append model fifo_w16_d13_A
INFO-FLOW: Found component fifo_w16_d13_A.
INFO-FLOW: Append model fifo_w16_d13_A
INFO-FLOW: Found component fifo_w16_d13_A.
INFO-FLOW: Append model fifo_w16_d13_A
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_8u_relu_config4_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_cl_array_array_ap_fixed_8u_config5_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Found component fifo_w7_d10_A.
INFO-FLOW: Append model fifo_w7_d10_A
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_8u_relu_config7_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_32u_relu_config10_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_32u_relu_config13_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_latency_array_array_softmax_config16_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s.compgen.tcl 
INFO-FLOW: Found component softmax_latency_array_array_softmax_config16_s_exp_table8.
INFO-FLOW: Append model softmax_latency_array_array_softmax_config16_s_exp_table8
INFO-FLOW: Found component softmax_latency_array_array_softmax_config16_s_invert_tabbkb.
INFO-FLOW: Append model softmax_latency_array_array_softmax_config16_s_invert_tabbkb
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_5u_softmax_config16_s] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d13_A_x.
INFO-FLOW: Append model fifo_w16_d13_A_x
INFO-FLOW: Found component fifo_w16_d13_A_x.
INFO-FLOW: Append model fifo_w16_d13_A_x
INFO-FLOW: Found component fifo_w16_d13_A_x.
INFO-FLOW: Append model fifo_w16_d13_A_x
INFO-FLOW: Found component fifo_w16_d13_A_x.
INFO-FLOW: Append model fifo_w16_d13_A_x
INFO-FLOW: Found component fifo_w16_d13_A_x.
INFO-FLOW: Append model fifo_w16_d13_A_x
INFO-FLOW: Found component fifo_w16_d13_A_x.
INFO-FLOW: Append model fifo_w16_d13_A_x
INFO-FLOW: Found component fifo_w16_d13_A_x.
INFO-FLOW: Append model fifo_w16_d13_A_x
INFO-FLOW: Found component fifo_w16_d13_A_x.
INFO-FLOW: Append model fifo_w16_d13_A_x
INFO-FLOW: Found component fifo_w7_d13_A.
INFO-FLOW: Append model fifo_w7_d13_A
INFO-FLOW: Found component fifo_w7_d13_A.
INFO-FLOW: Append model fifo_w7_d13_A
INFO-FLOW: Found component fifo_w7_d13_A.
INFO-FLOW: Append model fifo_w7_d13_A
INFO-FLOW: Found component fifo_w7_d13_A.
INFO-FLOW: Append model fifo_w7_d13_A
INFO-FLOW: Found component fifo_w7_d13_A.
INFO-FLOW: Append model fifo_w7_d13_A
INFO-FLOW: Found component fifo_w7_d13_A.
INFO-FLOW: Append model fifo_w7_d13_A
INFO-FLOW: Found component fifo_w7_d13_A.
INFO-FLOW: Append model fifo_w7_d13_A
INFO-FLOW: Found component fifo_w7_d13_A.
INFO-FLOW: Append model fifo_w7_d13_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w7_d10_A_x.
INFO-FLOW: Append model fifo_w7_d10_A_x
INFO-FLOW: Found component fifo_w7_d10_A_x.
INFO-FLOW: Append model fifo_w7_d10_A_x
INFO-FLOW: Found component fifo_w7_d10_A_x.
INFO-FLOW: Append model fifo_w7_d10_A_x
INFO-FLOW: Found component fifo_w7_d10_A_x.
INFO-FLOW: Append model fifo_w7_d10_A_x
INFO-FLOW: Found component fifo_w7_d10_A_x.
INFO-FLOW: Append model fifo_w7_d10_A_x
INFO-FLOW: Found component fifo_w7_d10_A_x.
INFO-FLOW: Append model fifo_w7_d10_A_x
INFO-FLOW: Found component fifo_w7_d10_A_x.
INFO-FLOW: Append model fifo_w7_d10_A_x
INFO-FLOW: Found component fifo_w7_d10_A_x.
INFO-FLOW: Append model fifo_w7_d10_A_x
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_8u_relu_config4_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_8u_relu_config4_U0
INFO-FLOW: Found component start_for_conv_1d_cl_array_array_ap_fixed_8u_config5_U0.
INFO-FLOW: Append model start_for_conv_1d_cl_array_array_ap_fixed_8u_config5_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_8u_relu_config7_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_8u_relu_config7_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_conficud.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_conficud
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_32u_relu_config10_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_32u_relu_config10_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_32u_relu_config13_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_32u_relu_config13_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configeOg.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configeOg
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_5u_softmax_config1fYi.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_5u_softmax_config1fYi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model conv_1d_cl_array_array_ap_fixed_8u_config2_s
INFO-FLOW: Append model relu_array_array_ap_fixed_8u_relu_config4_s
INFO-FLOW: Append model conv_1d_cl_array_array_ap_fixed_8u_config5_s
INFO-FLOW: Append model relu_array_array_ap_fixed_8u_relu_config7_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s
INFO-FLOW: Append model relu_array_array_ap_fixed_32u_relu_config10_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s
INFO-FLOW: Append model relu_array_array_ap_fixed_32u_relu_config13_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s
INFO-FLOW: Append model softmax_latency_array_array_softmax_config16_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_5u_softmax_config16_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mux_73_4_1_1 fifo_w16_d13_A fifo_w16_d13_A fifo_w16_d13_A fifo_w16_d13_A regslice_core fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A fifo_w7_d10_A softmax_latency_array_array_softmax_config16_s_exp_table8 softmax_latency_array_array_softmax_config16_s_invert_tabbkb regslice_core fifo_w16_d13_A_x fifo_w16_d13_A_x fifo_w16_d13_A_x fifo_w16_d13_A_x fifo_w16_d13_A_x fifo_w16_d13_A_x fifo_w16_d13_A_x fifo_w16_d13_A_x fifo_w7_d13_A fifo_w7_d13_A fifo_w7_d13_A fifo_w7_d13_A fifo_w7_d13_A fifo_w7_d13_A fifo_w7_d13_A fifo_w7_d13_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A fifo_w7_d10_A_x fifo_w7_d10_A_x fifo_w7_d10_A_x fifo_w7_d10_A_x fifo_w7_d10_A_x fifo_w7_d10_A_x fifo_w7_d10_A_x fifo_w7_d10_A_x fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_array_ap_fixed_8u_relu_config4_U0 start_for_conv_1d_cl_array_array_ap_fixed_8u_config5_U0 start_for_relu_array_array_ap_fixed_8u_relu_config7_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_conficud start_for_relu_array_array_ap_fixed_32u_relu_config10_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe start_for_relu_array_array_ap_fixed_32u_relu_config13_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configeOg start_for_softmax_array_array_ap_fixed_5u_softmax_config1fYi regslice_core Block_proc conv_1d_cl_array_array_ap_fixed_8u_config2_s relu_array_array_ap_fixed_8u_relu_config4_s conv_1d_cl_array_array_ap_fixed_8u_config5_s relu_array_array_ap_fixed_8u_relu_config7_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s relu_array_array_ap_fixed_32u_relu_config10_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s relu_array_array_ap_fixed_32u_relu_config13_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s softmax_latency_array_array_softmax_config16_s softmax_array_array_ap_fixed_5u_softmax_config16_s myproject
INFO-FLOW: To file: write model myproject_mux_73_4_1_1
INFO-FLOW: To file: write model fifo_w16_d13_A
INFO-FLOW: To file: write model fifo_w16_d13_A
INFO-FLOW: To file: write model fifo_w16_d13_A
INFO-FLOW: To file: write model fifo_w16_d13_A
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config16_s_exp_table8
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config16_s_invert_tabbkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d13_A_x
INFO-FLOW: To file: write model fifo_w16_d13_A_x
INFO-FLOW: To file: write model fifo_w16_d13_A_x
INFO-FLOW: To file: write model fifo_w16_d13_A_x
INFO-FLOW: To file: write model fifo_w16_d13_A_x
INFO-FLOW: To file: write model fifo_w16_d13_A_x
INFO-FLOW: To file: write model fifo_w16_d13_A_x
INFO-FLOW: To file: write model fifo_w16_d13_A_x
INFO-FLOW: To file: write model fifo_w7_d13_A
INFO-FLOW: To file: write model fifo_w7_d13_A
INFO-FLOW: To file: write model fifo_w7_d13_A
INFO-FLOW: To file: write model fifo_w7_d13_A
INFO-FLOW: To file: write model fifo_w7_d13_A
INFO-FLOW: To file: write model fifo_w7_d13_A
INFO-FLOW: To file: write model fifo_w7_d13_A
INFO-FLOW: To file: write model fifo_w7_d13_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w7_d10_A_x
INFO-FLOW: To file: write model fifo_w7_d10_A_x
INFO-FLOW: To file: write model fifo_w7_d10_A_x
INFO-FLOW: To file: write model fifo_w7_d10_A_x
INFO-FLOW: To file: write model fifo_w7_d10_A_x
INFO-FLOW: To file: write model fifo_w7_d10_A_x
INFO-FLOW: To file: write model fifo_w7_d10_A_x
INFO-FLOW: To file: write model fifo_w7_d10_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_8u_relu_config4_U0
INFO-FLOW: To file: write model start_for_conv_1d_cl_array_array_ap_fixed_8u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_8u_relu_config7_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_conficud
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_32u_relu_config10_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_32u_relu_config13_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configeOg
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_5u_softmax_config1fYi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model conv_1d_cl_array_array_ap_fixed_8u_config2_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_8u_relu_config4_s
INFO-FLOW: To file: write model conv_1d_cl_array_array_ap_fixed_8u_config5_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_8u_relu_config7_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_32u_relu_config10_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_32u_relu_config13_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config16_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_5u_softmax_config16_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 230.99 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d13_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d13_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d13_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d13_A)' using Shift Registers.
Command         ap_source done; 0.14 sec.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w7_d10_A)' using Shift Registers.
Command         ap_source done; 0.99 sec.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config16_s_exp_table8_rom' using block ROMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config16_s_invert_tabbkb_rom' using auto ROMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.24 sec.
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d13_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d13_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d13_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d13_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d13_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d13_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d13_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d13_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w7_d13_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w7_d13_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w7_d13_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w7_d13_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w7_d13_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w7_d13_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w7_d13_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w7_d13_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w7_d10_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w7_d10_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w7_d10_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w7_d10_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w7_d10_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w7_d10_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w7_d10_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w7_d10_A_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_8u_relu_config4_U0_U(start_for_relu_array_array_ap_fixed_8u_relu_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_1d_cl_array_array_ap_fixed_8u_config5_U0_U(start_for_conv_1d_cl_array_array_ap_fixed_8u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_8u_relu_config7_U0_U(start_for_relu_array_array_ap_fixed_8u_relu_config7_U0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_conficud_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_conficud)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_32u_relu_config10_U0_U(start_for_relu_array_array_ap_fixed_32u_relu_config10_U0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_32u_relu_config13_U0_U(start_for_relu_array_array_ap_fixed_32u_relu_config13_U0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configeOg_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configeOg)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_5u_softmax_config1fYi_U(start_for_softmax_array_array_ap_fixed_5u_softmax_config1fYi)' using Shift Registers.
Command         ap_source done; 4.46 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s.compgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=18
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=232 #gSsdmPorts=18
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config2_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config4_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_8u_config5_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config7_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config11_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config16_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config16_s.tbgen.tcl 
Execute         source /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:48 ; elapsed = 00:04:23 . Memory (MB): peak = 8072.020 ; gain = 7667.062 ; free physical = 3706 ; free virtual = 5820
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 85.72 sec.
Command     csynth_design done; 260.76 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.14 sec.
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Fri Jun 11 18:45:43 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.64 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.89 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.05 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.24 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.57 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.17 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.82 sec.
INFO-FLOW: Done: GCC PP time: 6.6 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.99 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.49 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 15 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 15 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.79 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.74 sec.
Command         tidy_31 done; 4.55 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.37 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.84 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.21 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6448 ; free virtual = 9153
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6448 ; free virtual = 9153
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.18 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.8 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'void nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE::value_type>*, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE&, unsigned int&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, ap_uint<FORWARD_REFERENCE::kernel_size>*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<4u, 1u, 16u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<4u, 1u, 13u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:175).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:156).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:62).
Command           transform done; 7.08 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1063.992 ; gain = 659.035 ; free physical = 6298 ; free virtual = 9007
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
Command           transform done; 3.57 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1080.066 ; gain = 675.109 ; free physical = 6283 ; free virtual = 8992
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:43) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:43) into a 512-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:146:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:50) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:50) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 320.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 320.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv1_input.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config5::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
ERROR: [XFORM 203-103] Array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39): partitioned elements number (10240) has exeeded the threshold (4096), which may cause long run-time.
Command           transform done; error code: 1; 647.93 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 660.78 sec.
Command       elaborate done; error code: 2; 686.55 sec.
Command     csynth_design done; error code: 2; 686.56 sec.
Command   ap_source done; error code: 1; 688.86 sec.
Execute   cleanup_all 
Command   cleanup_all done; 3.22 sec.
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Fri Jun 11 20:20:24 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.45 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.68 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 1.83 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.5 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.9 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.65 sec.
INFO-FLOW: Done: GCC PP time: 6 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.76 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.75 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.16 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 15 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 15 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.6 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.55 sec.
Command         tidy_31 done; 4.17 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.14 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.71 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.19 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6410 ; free virtual = 9152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6410 ; free virtual = 9152
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.16 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.77 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, config5>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'void nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE::value_type>*, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE&, unsigned int&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, ap_uint<FORWARD_REFERENCE::kernel_size>*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<4u, 1u, 16u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<4u, 1u, 13u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>::operator[].1' into 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' into 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:175).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:156).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:62).
Command           transform done; 4.93 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1055.992 ; gain = 651.035 ; free physical = 6276 ; free virtual = 9018
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
Command           transform done; 2.93 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1066.227 ; gain = 661.270 ; free physical = 6259 ; free virtual = 9001
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 168-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 168-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:43) into a 384-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:43) into a 384-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:146:59).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, relu_config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:50) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:50) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, relu_config7>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, relu_config4>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' completely with a factor of 96.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' completely with a factor of 96.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' completely with a factor of 96.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config5>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config2>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 240.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 240.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv1_input.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config5::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
ERROR: [XFORM 203-103] Array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39): partitioned elements number (7680) has exeeded the threshold (4096), which may cause long run-time.
Command           transform done; error code: 1; 242.59 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 252.61 sec.
Command       elaborate done; error code: 2; 276.29 sec.
Command     csynth_design done; error code: 2; 276.29 sec.
Command   ap_source done; error code: 1; 278.37 sec.
Execute   cleanup_all 
Command   cleanup_all done; 1.25 sec.
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Fri Jun 11 20:51:59 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.96 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.22 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.34 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.59 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.25 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.4 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.63 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.06 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.85 sec.
INFO-FLOW: Done: GCC PP time: 6.5 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.9 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.87 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.29 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 15 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 15 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.93 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.57 sec.
Command         tidy_31 done; 4.53 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.53 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.89 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.49 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6409 ; free virtual = 9155
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6409 ; free virtual = 9155
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.25 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.14 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, config5>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'void nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE::value_type>*, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE&, unsigned int&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, ap_uint<FORWARD_REFERENCE::kernel_size>*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<4u, 1u, 16u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<4u, 1u, 13u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:175).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:156).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:62).
Command           transform done; 4.61 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 933.695 ; gain = 528.738 ; free physical = 6295 ; free virtual = 9040
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
Command           transform done; 2.78 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1058.215 ; gain = 653.258 ; free physical = 6266 ; free virtual = 9012
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 112-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 112-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:43) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:43) into a 256-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:146:59).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:50) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:50) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config7>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 160.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 160.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv1_input.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config5::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
ERROR: [XFORM 203-103] Array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39): partitioned elements number (5120) has exeeded the threshold (4096), which may cause long run-time.
Command           transform done; error code: 1; 195.82 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 205.87 sec.
Command       elaborate done; error code: 2; 231.78 sec.
Command     csynth_design done; error code: 2; 231.78 sec.
Command   ap_source done; error code: 1; 234.79 sec.
Execute   cleanup_all 
Command   cleanup_all done; 0.58 sec.
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Fri Jun 11 21:04:57 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.65 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.92 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.15 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.32 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.58 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.1 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.7 sec.
INFO-FLOW: Done: GCC PP time: 6.4 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.7 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.87 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.95 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 15 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 15 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.77 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.44 sec.
Command         tidy_31 done; 4.23 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.26 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.82 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.3 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6426 ; free virtual = 9173
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6426 ; free virtual = 9173
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.19 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.09 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config5>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'void nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE::value_type>*, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE&, unsigned int&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, ap_uint<FORWARD_REFERENCE::kernel_size>*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<4u, 1u, 16u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<4u, 1u, 13u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[].1' into 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' into 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:175).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:156).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:62).
Command           transform done; 3.4 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 933.652 ; gain = 528.695 ; free physical = 6316 ; free virtual = 9063
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
Command           transform done; 2.38 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1058.211 ; gain = 653.254 ; free physical = 6284 ; free virtual = 9031
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 84-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 84-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:43) into a 192-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:43) into a 192-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:146:59).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:50) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:50) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config7>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config4>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 120.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 120.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv1_input.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config5::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Sat Jun 12 01:16:16 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 2.24 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.5 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.73 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.28 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.58 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.89 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.57 sec.
INFO-FLOW: Done: GCC PP time: 6 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.58 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.56 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.95 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 15 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 15 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.61 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.37 sec.
Command         tidy_31 done; 4 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.01 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.57 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.27 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 5162 ; free virtual = 9207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 5162 ; free virtual = 9207
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.2 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.81 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config5>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'void nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE::value_type>*, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE&, unsigned int&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, ap_uint<FORWARD_REFERENCE::kernel_size>*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<4u, 1u, 16u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<4u, 1u, 13u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[].1' into 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' into 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:175).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:156).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:62).
Command           transform done; 3.22 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 933.652 ; gain = 528.695 ; free physical = 5038 ; free virtual = 9092
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
Command           transform done; 2.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1058.211 ; gain = 653.254 ; free physical = 5006 ; free virtual = 9060
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 84-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 84-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:43) into a 192-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:43) into a 192-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:146:59).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:50) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:50) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config7>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config4>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config5>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 120.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 120.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv1_input.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config5::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
