// Seed: 2444160017
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output wor id_2,
    input supply1 id_3,
    output wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    output supply0 id_8,
    output tri1 id_9,
    input tri id_10,
    output wand id_11,
    output supply1 id_12,
    input wand id_13,
    input wire id_14
    , id_18,
    output wand id_15,
    input tri id_16
);
  wire id_19;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output wor id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    output tri0 id_7,
    output tri id_8,
    output wor id_9,
    output supply0 id_10,
    output tri id_11,
    input tri id_12,
    input wand id_13,
    input wand id_14,
    output logic id_15
);
  always do id_15 <= 1'd0; while (1 & id_13);
  module_0(
      id_6,
      id_10,
      id_2,
      id_5,
      id_1,
      id_1,
      id_14,
      id_4,
      id_9,
      id_11,
      id_12,
      id_8,
      id_9,
      id_13,
      id_4,
      id_11,
      id_0
  );
endmodule
