# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do counter_10_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+H:/Verilog/Deliverables/deliverable3 {H:/Verilog/Deliverables/deliverable3/clk_div.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clk_div
# 
# Top level modules:
# 	clk_div
# vlog -vlog01compat -work work +incdir+H:/Verilog/Deliverables/deliverable3 {H:/Verilog/Deliverables/deliverable3/top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top
# 
# Top level modules:
# 	top
# vlog -vlog01compat -work work +incdir+H:/Verilog/Deliverables/deliverable3 {H:/Verilog/Deliverables/deliverable3/hex_to_7seg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module hex_to_7seg
# 
# Top level modules:
# 	hex_to_7seg
# vlog -vlog01compat -work work +incdir+H:/Verilog/Deliverables/deliverable3 {H:/Verilog/Deliverables/deliverable3/counter.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# 
vsim +altera -do counter_10_run_msim_rtl_verilog.do -l msim_transcript -gui work.top
# vsim +altera -do counter_10_run_msim_rtl_verilog.do -l msim_transcript -gui work.top 
# Loading work.top
# Loading work.clk_div
# Loading work.counter
# Loading work.hex_to_7seg
# ** Warning: (vsim-3015) H:/Verilog/Deliverables/deliverable3/top.v(12): [PCDPC] - Port size (22 or 22) does not match connection size (32) for port 'tc'. The port definition is at: H:/Verilog/Deliverables/deliverable3/clk_div.v(1).
# 
#         Region: /top/clock_divider
# do counter_10_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/Verilog/Deliverables/deliverable3 {H:/Verilog/Deliverables/deliverable3/clk_div.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clk_div
# 
# Top level modules:
# 	clk_div
# vlog -vlog01compat -work work +incdir+H:/Verilog/Deliverables/deliverable3 {H:/Verilog/Deliverables/deliverable3/top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top
# 
# Top level modules:
# 	top
# vlog -vlog01compat -work work +incdir+H:/Verilog/Deliverables/deliverable3 {H:/Verilog/Deliverables/deliverable3/hex_to_7seg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module hex_to_7seg
# 
# Top level modules:
# 	hex_to_7seg
# vlog -vlog01compat -work work +incdir+H:/Verilog/Deliverables/deliverable3 {H:/Verilog/Deliverables/deliverable3/counter.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# 
do ./top
# ** Error: wrong # args.  Usage: insert index itemname ?args?
# Error in macro ././top line 1
# wrong # args.  Usage: insert index itemname ?args?
#     while executing
# "add wave -position /top/BUTTON "
do ./top
# ** Error: Invalid time value: 0.5s
# Error in macro ././top line 6
# Invalid time value: 0.5s
#     while executing
# "force /top/BUTTON 11 0ns, 01 0.5s, 11 1s, 10 2s"
do ./top
# ** Error: Invalid time value: 1s
# Error in macro ././top line 6
# Invalid time value: 1s
#     while executing
# "force /top/BUTTON 11 0ns, 01 500ms, 11 1s, 10 2s"
restart 
# Loading work.top
# Loading work.clk_div
# Loading work.counter
# Loading work.hex_to_7seg
# ** Warning: (vsim-3015) H:/Verilog/Deliverables/deliverable3/top.v(12): [PCDPC] - Port size (22 or 22) does not match connection size (32) for port 'tc'. The port definition is at: H:/Verilog/Deliverables/deliverable3/clk_div.v(1).
# 
#         Region: /top/clock_divider
do ./top
# Invalid time value: 3s
restart
# ** Warning: (vsim-3015) H:/Verilog/Deliverables/deliverable3/top.v(12): [PCDPC] - Port size (22 or 22) does not match connection size (32) for port 'tc'. The port definition is at: H:/Verilog/Deliverables/deliverable3/clk_div.v(1).
# 
#         Region: /top/clock_divider
do ./top
