# Compile_code_Simulation
The compile code simulation of a combiational circuit is done.The input is a verilog netlist.
The circuit is levelised and then for each level, the output has been calculated.Every gate has been treated as a node.
More info can be found in "report.pdf".
