
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033454                       # Number of seconds simulated
sim_ticks                                 33453976371                       # Number of ticks simulated
final_tick                               604956899490                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128173                       # Simulator instruction rate (inst/s)
host_op_rate                                   165081                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1240904                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912256                       # Number of bytes of host memory used
host_seconds                                 26959.35                       # Real time elapsed on the host
sim_insts                                  3455455930                       # Number of instructions simulated
sim_ops                                    4450467913                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1769088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2176384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       929408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4880256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1305344                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1305344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13821                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17003                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7261                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38127                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10198                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10198                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52881247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65056063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27781690                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               145879699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61218                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49740                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49740                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             160698                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39019099                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39019099                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39019099                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52881247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49740                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65056063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49740                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27781690                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              184898797                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80225364                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28434468                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24858758                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801346                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14168795                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13676820                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043666                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56706                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33526238                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158198963                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28434468                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15720486                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32567505                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8846006                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4068286                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527007                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77196450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.359062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44628945     57.81%     57.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1613496      2.09%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950092      3.82%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2770428      3.59%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557027      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747796      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128991      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          852152      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13947523     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77196450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354432                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971932                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34581660                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3940372                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31519459                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125735                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7029214                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3097226                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177004379                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7029214                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36035621                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1505307                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       435100                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30178360                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2012839                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172348469                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689425                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       812518                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228834343                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784446177                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784446177                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79938171                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20368                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9941                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5383952                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26507501                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5763183                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97239                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1992250                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163113120                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19863                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137665288                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       179829                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48942504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134375864                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77196450                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783311                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840173                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26834629     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14359615     18.60%     53.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12564953     16.28%     69.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7670968      9.94%     79.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8016278     10.38%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4725012      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2085421      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556427      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383147      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77196450                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542112     66.28%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175185     21.42%     87.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100616     12.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107991373     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085398      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23685870     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4892726      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137665288                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715982                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817913                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005941                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353524768                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212075914                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133180192                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138483201                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338922                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7577430                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          773                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409828                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7029214                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         916773                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58612                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163132986                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       188968                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26507501                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5763183                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9941                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          204                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063033                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021428                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135097385                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22768521                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2567903                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27542843                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20420139                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4774322                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683973                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133329060                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133180192                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81838554                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199742444                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.660076                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409720                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49522003                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806107                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70167236                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619154                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317581                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32355768     46.11%     46.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846663     21.16%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8304469     11.84%     79.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813837      4.01%     83.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2697012      3.84%     86.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1125208      1.60%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3009094      4.29%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875659      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4139526      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70167236                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4139526                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229161298                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333302139                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29963                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3028914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802254                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802254                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246489                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246489                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624909008                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174574837                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182428889                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80225364                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28056038                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22826547                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1913663                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11806024                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10939428                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2959365                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81214                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28155077                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155669092                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28056038                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13898793                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34233416                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10283679                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6564011                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13775267                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       805792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77279534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.487881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43046118     55.70%     55.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3007902      3.89%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2446620      3.17%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5901078      7.64%     70.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1598361      2.07%     72.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2051671      2.65%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1491385      1.93%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          833399      1.08%     78.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16903000     21.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77279534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.349715                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.940397                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29450843                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6392965                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32922370                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       224441                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8288910                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4776787                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38416                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186082740                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        74771                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8288910                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31602434                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1350243                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1853182                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30943971                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3240789                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179558033                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29140                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1346194                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1006000                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1419                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    251427025                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    838262795                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    838262795                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154105077                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97321855                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37110                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21020                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8889513                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16743688                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8525761                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133900                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2723054                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169770536                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35749                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134859761                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       264659                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58623871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179125146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5897                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77279534                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.745090                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885468                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27280618     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16518229     21.37%     56.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10790749     13.96%     70.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7987609     10.34%     80.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6869083      8.89%     89.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3557364      4.60%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3049938      3.95%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       573125      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       652819      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77279534                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         789892     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            12      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159991     14.41%     85.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160089     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112362064     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1920133      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14925      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13393879      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7168760      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134859761                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.681012                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1109984                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008231                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348373698                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228430743                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131434944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135969745                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       509882                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6602654                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2656                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          589                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2183884                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8288910                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         565603                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        74180                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169806286                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       424365                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16743688                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8525761                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20823                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          589                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1143963                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1075414                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2219377                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132730916                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12567743                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2128844                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19551649                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18724603                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6983906                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.654476                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131522781                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131434944                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85677860                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241839496                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.638322                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354276                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90277855                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110868161                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58939001                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1918174                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68990624                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.607003                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135072                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27257636     39.51%     39.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18920743     27.43%     66.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7701372     11.16%     78.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4327251      6.27%     84.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3534687      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1433587      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1705642      2.47%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       855262      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3254444      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68990624                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90277855                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110868161                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16482900                       # Number of memory references committed
system.switch_cpus1.commit.loads             10141026                       # Number of loads committed
system.switch_cpus1.commit.membars              14926                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15929389                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99896085                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2256830                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3254444                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235543342                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          347908565                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2945830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90277855                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110868161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90277855                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.888649                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.888649                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.125303                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.125303                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       597123108                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181681635                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171732829                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29852                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80225364                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28925039                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23528904                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1930977                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12286709                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11407499                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2977454                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85104                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31984734                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             157959329                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28925039                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14384953                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             33190916                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9912142                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5305036                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15627618                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       764125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78428792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.481180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45237876     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1784081      2.27%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2323477      2.96%     62.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3526051      4.50%     67.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3416943      4.36%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2599831      3.31%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1542107      1.97%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2320208      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15678218     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78428792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360547                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.968945                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33045849                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5195970                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31989897                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       249201                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7947873                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4905847                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     188986742                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1289                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7947873                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34785516                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         923235                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1729918                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         30458466                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2583782                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183512369                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          739                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1114521                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       812303                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           27                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    255669018                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    854674148                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    854674148                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159079500                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        96589518                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39059                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22103                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7298968                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17008663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9022724                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       175128                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3041803                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         170582049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37149                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137437613                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       253295                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     55418159                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    168551377                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6089                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     78428792                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.752387                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896551                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27367728     34.90%     34.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17198514     21.93%     56.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11138573     14.20%     71.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7555885      9.63%     80.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7078641      9.03%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3781070      4.82%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2778890      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       834884      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       694607      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78428792                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         674723     69.28%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        138800     14.25%     83.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       160441     16.47%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    114365563     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1942005      1.41%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15529      0.01%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13564560      9.87%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7549956      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137437613                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.713144                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             973969                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007087                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    354531282                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    226038140                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133585237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138411582                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       464098                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6511190                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2149                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          822                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2294712                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          201                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7947873                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         535092                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        89927                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    170619198                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1118864                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17008663                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9022724                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21619                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         68194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          822                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1183064                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1085066                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2268130                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    134808575                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12769886                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2629038                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20151405                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18882424                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7381519                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.680373                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133619917                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133585237                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85828356                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        241045360                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.665125                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356067                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93166696                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114505181                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     56114316                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31060                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1963025                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70480919                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.624627                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150701                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27282335     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20202824     28.66%     67.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7435910     10.55%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4261007      6.05%     83.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3558026      5.05%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1768077      2.51%     91.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1730399      2.46%     93.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       746095      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3496246      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70480919                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93166696                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114505181                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17225485                       # Number of memory references committed
system.switch_cpus2.commit.loads             10497473                       # Number of loads committed
system.switch_cpus2.commit.membars              15530                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16423332                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103210180                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2336395                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3496246                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           237604170                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          349190994                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1796572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93166696                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114505181                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93166696                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.861095                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.861095                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.161312                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.161312                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       606650832                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      184499392                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174550388                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31060                       # number of misc regfile writes
system.l20.replacements                         13837                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215073                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24077                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.932716                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.164363                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.187246                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5357.315040                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4677.333351                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019254                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000800                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523175                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456771                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35777                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35777                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9373                       # number of Writeback hits
system.l20.Writeback_hits::total                 9373                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35777                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35777                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35777                       # number of overall hits
system.l20.overall_hits::total                  35777                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13821                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13837                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13821                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13837                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13821                       # number of overall misses
system.l20.overall_misses::total                13837                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2771776                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1773723743                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1776495519                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2771776                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1773723743                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1776495519                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2771776                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1773723743                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1776495519                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49598                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49614                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9373                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9373                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49598                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49614                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49598                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49614                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278660                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.278893                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278660                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.278893                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278660                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.278893                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       173236                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128335.412995                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 128387.332442                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       173236                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128335.412995                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 128387.332442                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       173236                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128335.412995                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 128387.332442                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2205                       # number of writebacks
system.l20.writebacks::total                     2205                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13821                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13837                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13821                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13837                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13821                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13837                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2617578                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1643115834                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1645733412                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2617578                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1643115834                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1645733412                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2617578                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1643115834                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1645733412                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278660                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.278893                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278660                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.278893                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278660                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.278893                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163598.625000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118885.452138                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 118937.154875                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 163598.625000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118885.452138                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 118937.154875                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 163598.625000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118885.452138                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 118937.154875                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17016                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          755165                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27256                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.706377                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          231.401881                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.114502                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3454.409059                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6545.074558                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022598                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000890                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.337345                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.639167                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        48548                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  48548                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17835                       # number of Writeback hits
system.l21.Writeback_hits::total                17835                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        48548                       # number of demand (read+write) hits
system.l21.demand_hits::total                   48548                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        48548                       # number of overall hits
system.l21.overall_hits::total                  48548                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17003                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17016                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17003                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17016                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17003                       # number of overall misses
system.l21.overall_misses::total                17016                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1641036                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2331035445                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2332676481                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1641036                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2331035445                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2332676481                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1641036                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2331035445                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2332676481                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65551                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65564                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17835                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17835                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65551                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65564                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65551                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65564                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259386                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259533                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259386                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259533                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259386                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259533                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 126233.538462                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 137095.538728                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 137087.240303                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 126233.538462                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 137095.538728                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 137087.240303                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 126233.538462                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 137095.538728                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 137087.240303                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3052                       # number of writebacks
system.l21.writebacks::total                     3052                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17003                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17016                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17003                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17016                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17003                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17016                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1518103                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2170473197                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2171991300                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1518103                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2170473197                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2171991300                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1518103                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2170473197                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2171991300                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259386                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259533                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259386                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259533                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259386                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259533                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116777.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127652.367053                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 127644.058533                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 116777.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 127652.367053                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 127644.058533                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 116777.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 127652.367053                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 127644.058533                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7275                       # number of replacements
system.l22.tagsinuse                     12287.990994                       # Cycle average of tags in use
system.l22.total_refs                          634040                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19563                       # Sample count of references to valid blocks.
system.l22.avg_refs                         32.410162                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          865.323648                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.379864                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3389.231795                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8023.055686                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.070420                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000845                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.275816                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.652918                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        41207                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  41207                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24176                       # number of Writeback hits
system.l22.Writeback_hits::total                24176                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        41207                       # number of demand (read+write) hits
system.l22.demand_hits::total                   41207                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        41207                       # number of overall hits
system.l22.overall_hits::total                  41207                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7260                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7273                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7261                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7274                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7261                       # number of overall misses
system.l22.overall_misses::total                 7274                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2144476                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    957551658                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      959696134                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data        40804                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total        40804                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2144476                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    957592462                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       959736938                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2144476                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    957592462                       # number of overall miss cycles
system.l22.overall_miss_latency::total      959736938                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        48467                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              48480                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24176                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24176                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        48468                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               48481                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        48468                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              48481                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.149793                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.150021                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.149810                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.150038                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.149810                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.150038                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 164959.692308                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 131894.167769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 131953.270177                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data        40804                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total        40804                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 164959.692308                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 131881.622642                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 131940.739346                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 164959.692308                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 131881.622642                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 131940.739346                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4941                       # number of writebacks
system.l22.writebacks::total                     4941                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7260                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7273                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7261                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7274                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7261                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7274                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2021822                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    888938581                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    890960403                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data        31474                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total        31474                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2021822                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    888970055                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    890991877                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2021822                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    888970055                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    890991877                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.149793                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.150021                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.149810                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.150038                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.149810                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.150038                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155524.769231                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 122443.330716                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 122502.461570                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        31474                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total        31474                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 155524.769231                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 122430.802231                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 122489.947347                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 155524.769231                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 122430.802231                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 122489.947347                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.601349                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559102                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872116.209945                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.601349                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025002                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869553                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16526988                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16526988                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16526988                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16526988                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16526988                       # number of overall hits
system.cpu0.icache.overall_hits::total       16526988                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3667228                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3667228                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3667228                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3667228                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3667228                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3667228                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527007                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527007                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527007                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527007                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527007                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527007                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       193012                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       193012                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       193012                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       193012                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       193012                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       193012                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2800723                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2800723                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2800723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2800723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2800723                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2800723                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 175045.187500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 175045.187500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 175045.187500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 175045.187500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 175045.187500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 175045.187500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49598                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246451213                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49854                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4943.459161                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.523852                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.476148                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826265                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173735                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20668444                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20668444                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25001936                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25001936                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25001936                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25001936                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157047                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157047                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157047                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157047                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157047                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157047                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12327227122                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12327227122                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12327227122                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12327227122                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12327227122                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12327227122                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20825491                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20825491                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25158983                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25158983                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25158983                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25158983                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007541                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007541                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006242                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006242                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006242                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006242                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78493.872038                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78493.872038                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78493.872038                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78493.872038                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78493.872038                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78493.872038                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9373                       # number of writebacks
system.cpu0.dcache.writebacks::total             9373                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107449                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107449                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107449                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107449                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107449                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107449                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49598                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49598                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49598                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49598                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49598                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49598                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2034527047                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2034527047                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2034527047                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2034527047                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2034527047                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2034527047                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41020.344510                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41020.344510                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41020.344510                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41020.344510                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41020.344510                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41020.344510                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996705                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100748665                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219251.340726                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996705                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13775251                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13775251                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13775251                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13775251                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13775251                       # number of overall hits
system.cpu1.icache.overall_hits::total       13775251                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1970768                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1970768                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1970768                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1970768                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1970768                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1970768                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13775267                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13775267                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13775267                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13775267                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13775267                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13775267                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       123173                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       123173                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       123173                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       123173                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       123173                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       123173                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1669706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1669706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1669706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1669706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1669706                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1669706                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128438.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 128438.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 128438.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 128438.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 128438.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 128438.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65551                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192088118                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65807                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2918.961782                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107291                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892709                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898857                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101143                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9540019                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9540019                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6312023                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6312023                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20466                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20466                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14926                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14926                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15852042                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15852042                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15852042                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15852042                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       143455                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       143455                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       143455                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        143455                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       143455                       # number of overall misses
system.cpu1.dcache.overall_misses::total       143455                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8335548644                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8335548644                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8335548644                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8335548644                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8335548644                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8335548644                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9683474                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9683474                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6312023                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6312023                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14926                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14926                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15995497                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15995497                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15995497                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15995497                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014814                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014814                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008968                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008968                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008968                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008968                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 58105.668286                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58105.668286                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 58105.668286                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58105.668286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 58105.668286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58105.668286                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17835                       # number of writebacks
system.cpu1.dcache.writebacks::total            17835                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        77904                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        77904                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        77904                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77904                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        77904                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77904                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65551                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65551                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65551                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65551                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65551                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65551                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2714393422                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2714393422                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2714393422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2714393422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2714393422                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2714393422                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004098                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004098                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004098                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004098                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41408.878919                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41408.878919                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 41408.878919                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41408.878919                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41408.878919                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41408.878919                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996993                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1100680792                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2219114.500000                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996993                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15627597                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15627597                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15627597                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15627597                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15627597                       # number of overall hits
system.cpu2.icache.overall_hits::total       15627597                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3155250                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3155250                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3155250                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3155250                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3155250                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3155250                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15627618                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15627618                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15627618                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15627618                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15627618                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15627618                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       150250                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       150250                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       150250                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       150250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       150250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       150250                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2157476                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2157476                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2157476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2157476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2157476                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2157476                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165959.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165959.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165959.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165959.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165959.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165959.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 48468                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               185522980                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 48724                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3807.630326                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.572633                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.427367                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912393                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087607                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9717604                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9717604                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6692194                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6692194                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16473                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16473                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15530                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15530                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16409798                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16409798                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16409798                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16409798                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122671                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122671                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3865                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3865                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       126536                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        126536                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       126536                       # number of overall misses
system.cpu2.dcache.overall_misses::total       126536                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5820698283                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5820698283                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    448199353                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    448199353                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6268897636                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6268897636                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6268897636                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6268897636                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9840275                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9840275                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6696059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6696059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15530                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15530                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16536334                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16536334                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16536334                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16536334                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012466                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012466                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000577                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000577                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007652                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007652                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007652                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007652                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 47449.668487                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 47449.668487                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 115963.610091                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 115963.610091                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 49542.404027                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 49542.404027                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 49542.404027                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49542.404027                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       895332                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        74611                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24176                       # number of writebacks
system.cpu2.dcache.writebacks::total            24176                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        74204                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        74204                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3864                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3864                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        78068                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        78068                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        78068                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        78068                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        48467                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        48467                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        48468                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        48468                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        48468                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        48468                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1302995348                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1302995348                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data        41804                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        41804                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1303037152                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1303037152                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1303037152                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1303037152                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002931                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002931                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26884.175790                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26884.175790                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        41804                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        41804                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26884.483618                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26884.483618                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26884.483618                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26884.483618                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
