#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f9410a02b0 .scope module, "fifo" "fifo" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET_L"
    .port_info 2 /INPUT 6 "data_in"
    .port_info 3 /INPUT 1 "fifo_rd"
    .port_info 4 /INPUT 1 "fifo_wr"
    .port_info 5 /OUTPUT 1 "fifo_empty"
    .port_info 6 /OUTPUT 1 "fifo_full"
    .port_info 7 /OUTPUT 6 "data_out"
    .port_info 8 /OUTPUT 1 "err_fifo"
P_0x55f94109c410 .param/l "FIFO_SIZE" 0 2 14, +C4<00000000000000000000000000001000>;
P_0x55f94109c450 .param/l "PTR_ADRESS" 0 2 15, +C4<00000000000000000000000000000011>;
o0x7f95afc5a018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f9410c0dc0_0 .net "RESET_L", 0 0, o0x7f95afc5a018;  0 drivers
o0x7f95afc5a0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f9410c0e80_0 .net "clk", 0 0, o0x7f95afc5a0a8;  0 drivers
v0x55f9410c0f50_0 .var "counter", 7 0;
o0x7f95afc5a0d8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55f9410c1020_0 .net "data_in", 5 0, o0x7f95afc5a0d8;  0 drivers
v0x55f9410c10f0_0 .net "data_out", 5 0, v0x55f9410c0700_0;  1 drivers
v0x55f9410c1190_0 .var "err_fifo", 0 0;
v0x55f9410c1230_0 .net "err_mem", 0 0, v0x55f9410c07e0_0;  1 drivers
v0x55f9410c1300_0 .var "fifo_empty", 0 0;
v0x55f9410c13a0_0 .var "fifo_full", 0 0;
o0x7f95afc5a4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f9410c1460_0 .net "fifo_rd", 0 0, o0x7f95afc5a4c8;  0 drivers
o0x7f95afc5a4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f9410c1520_0 .net "fifo_wr", 0 0, o0x7f95afc5a4f8;  0 drivers
v0x55f9410c15e0_0 .var "rd", 0 0;
v0x55f9410c16b0_0 .var "rd_ptr", 2 0;
v0x55f9410c1780_0 .net "valid_mem", 0 0, v0x55f9410c0b00_0;  1 drivers
v0x55f9410c1850_0 .var "wr", 0 0;
v0x55f9410c1920_0 .var "wr_ptr", 2 0;
E_0x55f94108b000 .event posedge, v0x55f9410c0510_0;
E_0x55f94108be10/0 .event edge, v0x55f9410c0f50_0, v0x55f9410c1520_0, v0x55f9410c13a0_0, v0x55f9410c1460_0;
E_0x55f94108be10/1 .event edge, v0x55f9410c1300_0;
E_0x55f94108be10 .event/or E_0x55f94108be10/0, E_0x55f94108be10/1;
S_0x55f9410a05b0 .scope module, "lul" "mem" 2 28, 3 2 0, S_0x55f9410a02b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 3 "address_read"
    .port_info 2 /INPUT 3 "address_write"
    .port_info 3 /INPUT 6 "data"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /INPUT 1 "read"
    .port_info 6 /OUTPUT 1 "valid_out"
    .port_info 7 /OUTPUT 6 "data_out"
    .port_info 8 /INPUT 1 "RESET_L"
    .port_info 9 /OUTPUT 1 "err"
P_0x55f9410a0780 .param/l "ADDR_WIDTH" 0 3 17, +C4<00000000000000000000000000000011>;
P_0x55f9410a07c0 .param/l "DATA_WIDTH" 0 3 16, +C4<00000000000000000000000000000110>;
P_0x55f9410a0800 .param/l "RAM_DEPTH" 0 3 18, +C4<00000000000000000000000000001000>;
v0x55f94109ce30_0 .net "RESET_L", 0 0, o0x7f95afc5a018;  alias, 0 drivers
v0x55f9410c0340_0 .net "address_read", 2 0, v0x55f9410c16b0_0;  1 drivers
v0x55f9410c0420_0 .net "address_write", 2 0, v0x55f9410c1920_0;  1 drivers
v0x55f9410c0510_0 .net "clk", 0 0, o0x7f95afc5a0a8;  alias, 0 drivers
v0x55f9410c05d0_0 .net "data", 5 0, o0x7f95afc5a0d8;  alias, 0 drivers
v0x55f9410c0700_0 .var "data_out", 5 0;
v0x55f9410c07e0_0 .var "err", 0 0;
v0x55f9410c08a0_0 .var/i "i", 31 0;
v0x55f9410c0980 .array "mem", 7 0, 5 0;
v0x55f9410c0a40_0 .net "read", 0 0, v0x55f9410c15e0_0;  1 drivers
v0x55f9410c0b00_0 .var "valid_out", 0 0;
v0x55f9410c0bc0_0 .net "write", 0 0, v0x55f9410c1850_0;  1 drivers
E_0x55f94108b8a0/0 .event negedge, v0x55f94109ce30_0;
E_0x55f94108b8a0/1 .event posedge, v0x55f9410c0510_0;
E_0x55f94108b8a0 .event/or E_0x55f94108b8a0/0, E_0x55f94108b8a0/1;
    .scope S_0x55f9410a05b0;
T_0 ;
    %wait E_0x55f94108b8a0;
    %load/vec4 v0x55f94109ce30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9410c08a0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55f9410c08a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x55f9410c08a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f9410c0980, 0, 4;
    %load/vec4 v0x55f9410c08a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f9410c08a0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f9410c0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9410c0b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9410c07e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f9410c0bc0_0;
    %load/vec4 v0x55f9410c0a40_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55f9410c05d0_0;
    %load/vec4 v0x55f9410c0420_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f9410c0980, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9410c0b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9410c07e0_0, 0;
T_0.4 ;
    %load/vec4 v0x55f9410c0a40_0;
    %load/vec4 v0x55f9410c0bc0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x55f9410c0340_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f9410c0980, 4;
    %assign/vec4 v0x55f9410c0700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9410c0b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9410c07e0_0, 0;
T_0.6 ;
    %load/vec4 v0x55f9410c0bc0_0;
    %load/vec4 v0x55f9410c0a40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x55f9410c0340_0;
    %load/vec4 v0x55f9410c0420_0;
    %cmp/ne;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x55f9410c0340_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f9410c0980, 4;
    %assign/vec4 v0x55f9410c0700_0, 0;
    %load/vec4 v0x55f9410c05d0_0;
    %load/vec4 v0x55f9410c0420_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f9410c0980, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9410c0b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9410c07e0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9410c0b00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f9410c0700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9410c07e0_0, 0;
T_0.11 ;
T_0.8 ;
    %load/vec4 v0x55f9410c0bc0_0;
    %inv;
    %load/vec4 v0x55f9410c0a40_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9410c07e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9410c0b00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f9410c0700_0, 0;
T_0.12 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f9410a02b0;
T_1 ;
    %wait E_0x55f94108b000;
    %load/vec4 v0x55f9410c0dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f9410c1920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f9410c0f50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f9410c1520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55f9410c1300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f9410c1920_0, 0;
    %load/vec4 v0x55f9410c0f50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55f9410c0f50_0, 0;
T_1.4 ;
    %load/vec4 v0x55f9410c0f50_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x55f9410c0f50_0;
    %assign/vec4 v0x55f9410c0f50_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x55f9410c1920_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f9410c1920_0, 0;
    %load/vec4 v0x55f9410c0f50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55f9410c0f50_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x55f9410c1920_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f9410c1920_0, 0;
    %load/vec4 v0x55f9410c0f50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55f9410c0f50_0, 0;
T_1.9 ;
T_1.7 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f9410a02b0;
T_2 ;
    %wait E_0x55f94108be10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9410c1300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9410c13a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9410c1850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9410c15e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9410c1190_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55f9410c0f50_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9410c1300_0, 0, 1;
T_2.0 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55f9410c0f50_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9410c13a0_0, 0, 1;
T_2.2 ;
    %load/vec4 v0x55f9410c1520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55f9410c13a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9410c1190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9410c1850_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9410c1850_0, 0, 1;
T_2.7 ;
T_2.4 ;
    %load/vec4 v0x55f9410c1460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55f9410c1300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9410c1190_0, 0, 1;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9410c15e0_0, 0, 1;
T_2.8 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f9410a02b0;
T_3 ;
    %wait E_0x55f94108b000;
    %load/vec4 v0x55f9410c0dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f9410c16b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f9410c1460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55f9410c0f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x55f9410c0f50_0;
    %assign/vec4 v0x55f9410c0f50_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55f9410c16b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f9410c16b0_0, 0;
    %load/vec4 v0x55f9410c0f50_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55f9410c0f50_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55f9410c16b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f9410c16b0_0, 0;
    %load/vec4 v0x55f9410c0f50_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55f9410c0f50_0, 0;
T_3.7 ;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fifoN.v";
    "./mem.v";
