Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/ece385/final_project/HexDriver.sv Line: 23
Warning (10268): Verilog HDL information at ball.sv(126): always construct contains both blocking and non-blocking assignments File: C:/ece385/final_project/ball.sv Line: 126
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/ece385/final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/ece385/final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/ece385/final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/ece385/final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/ece385/final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/ece385/final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/ece385/final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/ece385/final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at goomba.sv(75): always construct contains both blocking and non-blocking assignments File: C:/ece385/final_project/goomba.sv Line: 75
Warning (10268): Verilog HDL information at qblock.sv(41): always construct contains both blocking and non-blocking assignments File: C:/ece385/final_project/qblock.sv Line: 41
Warning (10268): Verilog HDL information at coin.sv(43): always construct contains both blocking and non-blocking assignments File: C:/ece385/final_project/coin.sv Line: 43
Warning (10268): Verilog HDL information at mush.sv(72): always construct contains both blocking and non-blocking assignments File: C:/ece385/final_project/mush.sv Line: 72
Warning (10268): Verilog HDL information at fball.sv(43): always construct contains both blocking and non-blocking assignments File: C:/ece385/final_project/fball.sv Line: 43
