// Seed: 1248338726
module module_0 (
    input tri id_0,
    input tri id_1,
    output uwire id_2,
    output uwire id_3#(.id_20(id_20)),
    input supply0 id_4,
    input uwire id_5,
    input supply1 id_6,
    input wire id_7,
    input wire id_8,
    input tri1 id_9,
    output supply1 void id_10,
    output tri1 id_11,
    output tri id_12,
    input wand id_13,
    input supply0 id_14,
    input wand id_15,
    input wor id_16,
    output wor id_17,
    output uwire id_18
);
  wire id_21;
  uwire id_22, id_23, id_24;
  assign id_17 = -1;
  assign module_1.type_15 = 0;
  assign id_23 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input wand id_2,
    input tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    output uwire id_6,
    input uwire id_7,
    input supply1 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wand id_11,
    input tri0 id_12,
    output tri1 id_13,
    output wire id_14,
    output tri1 id_15,
    input tri0 id_16,
    output supply0 id_17,
    output uwire id_18,
    output tri id_19,
    output wand id_20,
    output wire id_21
);
  wire id_23;
  wire id_24;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_13,
      id_13,
      id_16,
      id_16,
      id_2,
      id_10,
      id_8,
      id_12,
      id_18,
      id_9,
      id_21,
      id_8,
      id_12,
      id_12,
      id_7,
      id_15,
      id_18
  );
  wire id_25, id_26;
endmodule
