#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Sep 30 01:37:42 2023
# Process ID: 299868
# Current directory: /home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog
# Command line: vivado -source open_wave.tcl
# Log file: /home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/vivado.log
# Journal file: /home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 3407.998 MHz, CPU Physical cores: 2, Host memory: 14459 MB
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
current_fileset: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 7544.012 ; gain = 36.617 ; free physical = 3220 ; free virtual = 8459
# open_wave_database fir_n11_maxi.wdb
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fir_n11_maxi_top/AESL_inst_fir_n11_maxi/AESL_inst_fir_n11_maxi_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fir_n11_maxi_top/AESL_inst_fir_n11_maxi/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242_activity
open_wave_config /home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/fir_n11_maxi.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 30 01:42:58 2023...
