`ifndef REMAINDER_REG_SV
    `define REMAINDER_REG_SV
    
module remainder_reg
import pkg_system_mdr::*;
(
	input clk, 
	input rst, 
	input signed[15:0] i_dividend, 
	input i_done,
	input signed[31:0] i_remainder,
	input i_enable, 
	input count_t i_init,
	
	output signed[31:0] o_remainder
);

logic signed[31:0] r_rem = '0;

always_ff@(posedge clk, negedge rst) begin
	if(~rst)
		r_rem = '0;
	else if(i_init == '0)
		r_rem = {4'b0, i_dividend};
	else if(

end
