R. Anglada and A. Rubio. 1988. An Approach to Crosstalk Effect Analysis and Avoidance Techniques in Digital CMOS VLSI Circuits. International Journal of Electronics 6, 5 (1988), 9--17.
T. M. Austin. 2000. DIVA: A Dynamic Approach to Microprocessor Verification. Journal of Instruction-Level Parallelism 2 (2000), 1--6.
Robert Baumann, Soft Errors in Advanced Computer Systems, IEEE Design & Test, v.22 n.3, p.258-266, May 2005[doi>10.1109/MDT.2005.69]
D. J. Baylis. 1998. Error Correcting Codes: A Mathematical Introduction. Chapman and Hall.
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Arijit Biswas , Paul Racunas , Razvan Cheveresan , Joel Emer , Shubhendu S. Mukherjee , Ram Rangan, Computing Architectural Vulnerability Factors for Address-Based Structures, Proceedings of the 32nd annual international symposium on Computer Architecture, p.532-543, June 04-08, 2005[doi>10.1109/ISCA.2005.18]
Arijit Biswas , Paul Racunas , Joel Emer , Shubhendu Mukherjee, Computing Accurate AVFs using ACE Analysis on Performance Models: A Rebuttal, IEEE Computer Architecture Letters, v.7 n.1, p.21-24, January 2008[doi>10.1109/L-CA.2007.19]
Fred A. Bower , Paul G. Shealy , Sule Ozev , Daniel J. Sorin, Tolerating Hard Faults in Microprocessor Array Structures, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.51, June 28-July 01, 2004
Fred A. Bower , Daniel J. Sorin , Sule Ozev, A Mechanism for Online Diagnosis of Hard Faults in Microprocessors, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.197-208, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.8]
J. Carretero, P. Chaparro, X. Vera, J. Abella, and A. Gonzlez. 2009. In Proceedings of the 36th Annual International Symposium on Computer Architecture. 105--115.
K. Constantinides, S. Plaza, J. Blome, B. Zhang, V. Bertacco, S. Mahlke, T. Austin, and M. Orshansky. 2006. BulletProof: A Defect-Tolerant CMP Switch Architecture. In Proceedings of the 12th International Symposium on High Performance Computer Architecture. 3--14.
P. DeMone. HP's Struggle for Simplicity Ends at Intel. Retrieved October 27, 1999, from http://www.realworldtech.com/hp-intel-itanium/3/.
Oguz Ergin , Deniz Balkan , Dmitry Ponomarev , Kanad Ghose, Early Register Deallocation Mechanisms Using Checkpointed Register Files, IEEE Transactions on Computers, v.55 n.9, p.1153-1166, September 2006[doi>10.1109/TC.2006.145]
Dan Ernst , Todd Austin, Efficient dynamic scheduling through tag elimination, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
E. S. Fetzer, D. Dahle, C. Little, and K. Safford. 2006. The Parity Protected, Multithreaded Register Files on the 90-nm Itanium Processor. IEEE Journal of Solid-State Circuits 41, 1 (January 2006), 246--255.
Shantanu Gupta , Shuguang Feng , Amin Ansari , Jason Blome , Scott Mahlke, StageNetSlice: a reconfigurable microarchitecture building block for resilient CMP systems, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450095.1450099]
John L. Hennessy , David A. Patterson, Computer Architecture, Fifth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2011
John L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News, v.34 n.4, p.1-17, September 2006[doi>10.1145/1186736.1186737]
Bruce Jacob , Trevor Mudge, Virtual Memory in Contemporary Microprocessors, IEEE Micro, v.18 n.4, p.60-75, July 1998[doi>10.1109/40.710872]
Ilhyun Kim , Mikko H. Lipasti, Half-price architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859623]
Man-Lap Li , Pradeep Ramachandran , Swarup Kumar Sahoo , Sarita V. Adve , Vikram S. Adve , Yuanyuan Zhou, Understanding the propagation of hard errors to software and implications for resilient system design, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA[doi>10.1145/1346281.1346315]
SoftArch: An Architecture Level Tool for Modeling and Analyzing Soft Errors, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.496-505, June 28-July 01, 2005[doi>10.1109/DSN.2005.88]
Xiaodong Li , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Online Estimation of Architectural Vulnerability Factor for Soft Errors, ACM SIGARCH Computer Architecture News, v.36 n.3, p.341-352, June 2008[doi>10.1145/1394608.1382150]
Albert Meixner , Daniel J. Sorin, Error Detection Using Dynamic Dataflow Verification, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.104-118, September 15-19, 2007[doi>10.1109/PACT.2007.30]
A. Moshovos. 2002. Power-Aware Register Renaming. Computer Engineering Group, Technical Report 01-08-2, University of Toronto.
Shubhendu S. Mukherjee , Michael Kontz , Steven K. Reinhardt, Detailed design and evaluation of redundant multithreading alternatives, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
D. V. Ponomarev , G. Kucuk , O. Ergin , K. Ghose, Energy Efficient Comparators for Superscalar Datapaths, IEEE Transactions on Computers, v.53 n.7, p.892-904, July 2004[doi>10.1109/TC.2004.29]
Dmitry V. Ponomarev , Gurhan Kucuk , Oguz Ergin , Kanad Ghose , Peter M. Kogge, Energy-efficient issue queue design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.789-800, October 2003[doi>10.1109/TVLSI.2003.814321]
B. Ramakrishna Rau , Joseph A. Fisher, Instruction-level parallel processing: history, overview, and perspective, The Journal of Supercomputing, v.7 n.1-2, p.9-50, May 1993[doi>10.1007/BF01205181]
Steven K. Reinhardt , Shubhendu S. Mukherjee, Transient fault detection via simultaneous multithreading, ACM SIGARCH Computer Architecture News, v.28 n.2, p.25-36, May 2000[doi>10.1145/342001.339652]
Bogdan F. Romanescu , Daniel J. Sorin, Core cannibalization architecture: improving lifetime chip performance for multicore processors in the presence of hard faults, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454124]
D. Sager, Desktop Platforms Group, and Intel Corp. 2001. The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal 1 (2001), 2001.
Joseph J. Sharkey , Dmitry V. Ponomarev , Kanad Ghose , Oguz Ergin, Instruction packing: Toward fast and energy-efficient instruction scheduling, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.2, p.156-181, June 2006[doi>10.1145/1138035.1138037]
Premkishore Shivakumar, Exploiting microarchitectural redundancy for defect tolerance, Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), p.35-42, September 30-October 03, 2012[doi>10.1109/ICCD.2012.6378613]
Dezsö Sima, The Design Space of Register Renaming Techniques, IEEE Micro, v.20 n.5, p.70-83, September 2000[doi>10.1109/40.877952]
Timothy J. Slegel , Robert M. Averill III , Mark A. Check , Bruce C. Giamei , Barry W. Krumm , Christopher A. Krygowski , Wen H. Li , John S. Liptay , John D. MacDougall , Thomas J. McPherson , Jennifer A. Navarro , Eric M. Schwarz , Kevin Shum , Charles F. Webb, IBM's S/390 G5 Microprocessor Design, IEEE Micro, v.19 n.2, p.12-23, March 1999[doi>10.1109/40.755464]
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Exploiting Structural Duplication for Lifetime Reliability Enhancement, Proceedings of the 32nd annual international symposium on Computer Architecture, p.520-531, June 04-08, 2005[doi>10.1109/ISCA.2005.28]
Nicholas J. Wang , Aqeel Mahesri , Sanjay J. Patel, Examining ACE analysis reliability estimates using fault-injection, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007[doi>10.1145/1273440.1250719]
Nicholas J. Wang , Sanjay J. Patel, ReStore: Symptom-Based Soft Error Detection in Microprocessors, IEEE Transactions on Dependable and Secure Computing, v.3 n.3, p.188-201, July 2006[doi>10.1109/TDSC.2006.40]
Christopher Weaver , Joel Emer , Shubhendu S. Mukherjee , Steven K. Reinhardt, Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor, Proceedings of the 31st annual international symposium on Computer architecture, p.264, June 19-23, 2004, München, Germany
A. Wood, R. Jardine, and W. Bartlett. 2006. Data Integrity in HP NonStop Servers. In Workshop on SELSE.
Gulay Yalcin , Oguz Ergin, Using Tag-Match Comparators for Detecting Soft Errors, IEEE Computer Architecture Letters, v.6 n.2, p.53-56, July 2007[doi>10.1109/L-CA.2007.14]
Gulay Yalcin , Osman S. Unsal , Adrian Cristal , Mateo Valero, FIMSIM: A fault injection infrastructure for microarchitectural simulators, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.431-432, October 09-12, 2011[doi>10.1109/ICCD.2011.6081435]
