// Seed: 41432001
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    input wire id_3,
    output supply0 id_4,
    input supply0 id_5
);
  assign id_0 = {-1, id_5};
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output uwire id_4,
    input uwire id_5,
    output tri0 id_6,
    output tri id_7,
    input tri id_8,
    output supply1 id_9,
    input supply0 id_10,
    input uwire id_11,
    output uwire id_12,
    input wand id_13,
    output supply0 id_14
);
  wire id_16;
  ;
  or primCall (id_7, id_16, id_0, id_13, id_8, id_5, id_11, id_10);
  assign id_16 = id_1 == id_1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_5,
      id_9,
      id_3
  );
  wire id_17;
endmodule
