Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:198]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:277]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
