<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2410" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2410{left:362px;bottom:68px;letter-spacing:0.1px;}
#t2_2410{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2410{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2410{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2410{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:-0.01px;}
#t6_2410{left:359px;bottom:855px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2410{left:69px;bottom:771px;letter-spacing:-0.12px;}
#t8_2410{left:69px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t9_2410{left:69px;bottom:732px;letter-spacing:-0.17px;word-spacing:-0.78px;}
#ta_2410{left:69px;bottom:715px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tb_2410{left:69px;bottom:692px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tc_2410{left:69px;bottom:675px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#td_2410{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_2410{left:69px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tf_2410{left:69px;bottom:619px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tg_2410{left:69px;bottom:596px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#th_2410{left:69px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#ti_2410{left:69px;bottom:562px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tj_2410{left:69px;bottom:539px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tk_2410{left:69px;bottom:516px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tl_2410{left:69px;bottom:499px;letter-spacing:-0.2px;word-spacing:-0.37px;}
#tm_2410{left:69px;bottom:464px;letter-spacing:-0.13px;}
#tn_2410{left:69px;bottom:441px;letter-spacing:-0.14px;word-spacing:0.02px;}
#to_2410{left:69px;bottom:423px;letter-spacing:-0.11px;}
#tp_2410{left:69px;bottom:405px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_2410{left:69px;bottom:386px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tr_2410{left:69px;bottom:368px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_2410{left:90px;bottom:350px;letter-spacing:-0.09px;}
#tt_2410{left:90px;bottom:331px;letter-spacing:-0.12px;}
#tu_2410{left:117px;bottom:313px;letter-spacing:-0.11px;}
#tv_2410{left:145px;bottom:295px;letter-spacing:-0.12px;}
#tw_2410{left:145px;bottom:276px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tx_2410{left:90px;bottom:258px;letter-spacing:-0.07px;}
#ty_2410{left:69px;bottom:235px;letter-spacing:-0.18px;}
#tz_2410{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t10_2410{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t11_2410{left:350px;bottom:1065px;letter-spacing:-0.13px;}
#t12_2410{left:350px;bottom:1050px;letter-spacing:-0.18px;}
#t13_2410{left:396px;bottom:1065px;letter-spacing:-0.12px;}
#t14_2410{left:396px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t15_2410{left:396px;bottom:1034px;letter-spacing:-0.12px;}
#t16_2410{left:471px;bottom:1065px;letter-spacing:-0.12px;}
#t17_2410{left:471px;bottom:1050px;letter-spacing:-0.12px;}
#t18_2410{left:471px;bottom:1034px;letter-spacing:-0.12px;}
#t19_2410{left:556px;bottom:1065px;letter-spacing:-0.12px;}
#t1a_2410{left:78px;bottom:1011px;letter-spacing:-0.13px;}
#t1b_2410{left:78px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1c_2410{left:350px;bottom:1011px;}
#t1d_2410{left:396px;bottom:1011px;letter-spacing:-0.13px;}
#t1e_2410{left:471px;bottom:1011px;letter-spacing:-0.17px;}
#t1f_2410{left:471px;bottom:995px;letter-spacing:-0.16px;}
#t1g_2410{left:556px;bottom:1011px;letter-spacing:-0.12px;word-spacing:-0.86px;}
#t1h_2410{left:556px;bottom:995px;letter-spacing:-0.13px;}
#t1i_2410{left:78px;bottom:972px;letter-spacing:-0.13px;}
#t1j_2410{left:78px;bottom:955px;letter-spacing:-0.14px;}
#t1k_2410{left:350px;bottom:972px;}
#t1l_2410{left:396px;bottom:972px;letter-spacing:-0.13px;}
#t1m_2410{left:471px;bottom:972px;letter-spacing:-0.17px;}
#t1n_2410{left:471px;bottom:955px;letter-spacing:-0.16px;}
#t1o_2410{left:556px;bottom:972px;letter-spacing:-0.12px;word-spacing:-0.86px;}
#t1p_2410{left:556px;bottom:955px;letter-spacing:-0.13px;}
#t1q_2410{left:78px;bottom:932px;letter-spacing:-0.13px;}
#t1r_2410{left:78px;bottom:915px;letter-spacing:-0.14px;}
#t1s_2410{left:350px;bottom:932px;}
#t1t_2410{left:396px;bottom:932px;letter-spacing:-0.11px;}
#t1u_2410{left:471px;bottom:932px;letter-spacing:-0.15px;}
#t1v_2410{left:556px;bottom:932px;letter-spacing:-0.12px;word-spacing:-0.85px;}
#t1w_2410{left:556px;bottom:915px;letter-spacing:-0.13px;}
#t1x_2410{left:81px;bottom:834px;letter-spacing:-0.15px;}
#t1y_2410{left:147px;bottom:834px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1z_2410{left:274px;bottom:834px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t20_2410{left:426px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t21_2410{left:580px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t22_2410{left:734px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t23_2410{left:95px;bottom:810px;}
#t24_2410{left:142px;bottom:810px;letter-spacing:-0.12px;}
#t25_2410{left:263px;bottom:810px;letter-spacing:-0.13px;}
#t26_2410{left:418px;bottom:810px;letter-spacing:-0.12px;}
#t27_2410{left:601px;bottom:810px;letter-spacing:-0.12px;}
#t28_2410{left:755px;bottom:810px;letter-spacing:-0.12px;}

.s1_2410{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2410{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2410{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2410{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2410{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2410{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2410{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2410{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2410" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2410Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2410" style="-webkit-user-select: none;"><object width="935" height="1210" data="2410/2410.svg" type="image/svg+xml" id="pdf2410" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2410" class="t s1_2410">VPCOMPRESSD—Store Sparse Packed Doubleword Integer Values Into Dense Memory/Register </span>
<span id="t2_2410" class="t s2_2410">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2410" class="t s1_2410">5-448 </span><span id="t4_2410" class="t s1_2410">Vol. 2C </span>
<span id="t5_2410" class="t s3_2410">VPCOMPRESSD—Store Sparse Packed Doubleword Integer Values Into Dense Memory/Register </span>
<span id="t6_2410" class="t s4_2410">Instruction Operand Encoding </span>
<span id="t7_2410" class="t s5_2410">Description </span>
<span id="t8_2410" class="t s6_2410">Compress (store) up to 16/8/4 doubleword integer values from the source operand (second operand) to the desti- </span>
<span id="t9_2410" class="t s6_2410">nation operand (first operand). The source operand is a ZMM/YMM/XMM register, the destination operand can be a </span>
<span id="ta_2410" class="t s6_2410">ZMM/YMM/XMM register or a 512/256/128-bit memory location. </span>
<span id="tb_2410" class="t s6_2410">The opmask register k1 selects the active elements (partial vector or possibly non-contiguous if less than 16 active </span>
<span id="tc_2410" class="t s6_2410">elements) from the source operand to compress into a contiguous vector. The contiguous vector is written to the </span>
<span id="td_2410" class="t s6_2410">destination starting from the low element of the destination operand. </span>
<span id="te_2410" class="t s6_2410">Memory destination version: Only the contiguous vector is written to the destination memory location. EVEX.z </span>
<span id="tf_2410" class="t s6_2410">must be zero. </span>
<span id="tg_2410" class="t s6_2410">Register destination version: If the vector length of the contiguous vector is less than that of the input vector in the </span>
<span id="th_2410" class="t s6_2410">source operand, the upper bits of the destination register are unmodified if EVEX.z is not set, otherwise the upper </span>
<span id="ti_2410" class="t s6_2410">bits are zeroed. </span>
<span id="tj_2410" class="t s6_2410">Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="tk_2410" class="t s6_2410">Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element </span>
<span id="tl_2410" class="t s6_2410">instead of the size of the full vector. </span>
<span id="tm_2410" class="t s5_2410">Operation </span>
<span id="tn_2410" class="t s7_2410">VPCOMPRESSD (EVEX encoded versions) store form </span>
<span id="to_2410" class="t s8_2410">(KL, VL) = (4, 128), (8, 256), (16, 512) </span>
<span id="tp_2410" class="t s8_2410">SIZE := 32 </span>
<span id="tq_2410" class="t s8_2410">k := 0 </span>
<span id="tr_2410" class="t s8_2410">FOR j := 0 TO KL-1 </span>
<span id="ts_2410" class="t s8_2410">i := j * 32 </span>
<span id="tt_2410" class="t s8_2410">IF k1[j] OR *no controlmask* </span>
<span id="tu_2410" class="t s8_2410">THEN </span>
<span id="tv_2410" class="t s8_2410">DEST[k+SIZE-1:k] := SRC[i+31:i] </span>
<span id="tw_2410" class="t s8_2410">k := k + SIZE </span>
<span id="tx_2410" class="t s8_2410">FI; </span>
<span id="ty_2410" class="t s6_2410">ENDFOR; </span>
<span id="tz_2410" class="t s7_2410">Opcode/ </span>
<span id="t10_2410" class="t s7_2410">Instruction </span>
<span id="t11_2410" class="t s7_2410">Op/ </span>
<span id="t12_2410" class="t s7_2410">En </span>
<span id="t13_2410" class="t s7_2410">64/32 </span>
<span id="t14_2410" class="t s7_2410">bit Mode </span>
<span id="t15_2410" class="t s7_2410">Support </span>
<span id="t16_2410" class="t s7_2410">CPUID </span>
<span id="t17_2410" class="t s7_2410">Feature </span>
<span id="t18_2410" class="t s7_2410">Flag </span>
<span id="t19_2410" class="t s7_2410">Description </span>
<span id="t1a_2410" class="t s8_2410">EVEX.128.66.0F38.W0 8B /r </span>
<span id="t1b_2410" class="t s8_2410">VPCOMPRESSD xmm1/m128 {k1}{z}, xmm2 </span>
<span id="t1c_2410" class="t s8_2410">A </span><span id="t1d_2410" class="t s8_2410">V/V </span><span id="t1e_2410" class="t s8_2410">AVX512VL </span>
<span id="t1f_2410" class="t s8_2410">AVX512F </span>
<span id="t1g_2410" class="t s8_2410">Compress packed doubleword integer values from </span>
<span id="t1h_2410" class="t s8_2410">xmm2 to xmm1/m128 using control mask k1. </span>
<span id="t1i_2410" class="t s8_2410">EVEX.256.66.0F38.W0 8B /r </span>
<span id="t1j_2410" class="t s8_2410">VPCOMPRESSD ymm1/m256 {k1}{z}, ymm2 </span>
<span id="t1k_2410" class="t s8_2410">A </span><span id="t1l_2410" class="t s8_2410">V/V </span><span id="t1m_2410" class="t s8_2410">AVX512VL </span>
<span id="t1n_2410" class="t s8_2410">AVX512F </span>
<span id="t1o_2410" class="t s8_2410">Compress packed doubleword integer values from </span>
<span id="t1p_2410" class="t s8_2410">ymm2 to ymm1/m256 using control mask k1. </span>
<span id="t1q_2410" class="t s8_2410">EVEX.512.66.0F38.W0 8B /r </span>
<span id="t1r_2410" class="t s8_2410">VPCOMPRESSD zmm1/m512 {k1}{z}, zmm2 </span>
<span id="t1s_2410" class="t s8_2410">A </span><span id="t1t_2410" class="t s8_2410">V/V </span><span id="t1u_2410" class="t s8_2410">AVX512F </span><span id="t1v_2410" class="t s8_2410">Compress packed doubleword integer values from </span>
<span id="t1w_2410" class="t s8_2410">zmm2 to zmm1/m512 using control mask k1. </span>
<span id="t1x_2410" class="t s7_2410">Op/En </span><span id="t1y_2410" class="t s7_2410">Tuple Type </span><span id="t1z_2410" class="t s7_2410">Operand 1 </span><span id="t20_2410" class="t s7_2410">Operand 2 </span><span id="t21_2410" class="t s7_2410">Operand 3 </span><span id="t22_2410" class="t s7_2410">Operand 4 </span>
<span id="t23_2410" class="t s8_2410">A </span><span id="t24_2410" class="t s8_2410">Tuple1 Scalar </span><span id="t25_2410" class="t s8_2410">ModRM:r/m (w) </span><span id="t26_2410" class="t s8_2410">ModRM:reg (r) </span><span id="t27_2410" class="t s8_2410">N/A </span><span id="t28_2410" class="t s8_2410">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
