$date
	Sun Oct 23 06:42:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#351134
b1110 &
b1110 %
1$
b1110 !
1"
#351135
0"
#351138
b111 &
b111 %
#351142
b10110 &
b10110 %
#351146
b1011 &
b1011 %
#351150
b100010 &
b100010 %
#351154
b10001 &
b10001 %
#351158
b110100 &
b110100 %
#351162
b11010 &
b11010 %
#351166
b1101 &
b1101 %
#351170
b101000 &
b101000 %
#351174
b10100 &
b10100 %
#351178
b1010 &
b1010 %
#351182
b101 &
b101 %
#351186
b10000 &
b10000 %
#351190
b1000 &
b1000 %
#351194
b100 &
b100 %
#351198
b10 &
b10 %
#351202
b1 &
b1 %
1#
#351206
b0 &
0#
b0 %
0$
#1399229
b10101 !
1"
#1399230
b10101 &
b10101 %
1$
#1399231
0"
#1399234
b1000000 &
b1000000 %
#1399238
b100000 &
b100000 %
#1399242
b10000 &
b10000 %
#1399246
b1000 &
b1000 %
#1399250
b100 &
b100 %
#1399254
b10 &
b10 %
#1399258
b1 &
b1 %
1#
#1399262
b0 &
0#
b0 %
0$
#2403150
b11010 &
b11010 %
1$
b11010 !
1"
#2403151
0"
#2403154
b1101 &
b1101 %
#2403158
b101000 &
b101000 %
#2403162
b10100 &
b10100 %
#2403166
b1010 &
b1010 %
#2403170
b101 &
b101 %
#2403174
b10000 &
b10000 %
#2403178
b1000 &
b1000 %
#2403182
b100 &
b100 %
#2403186
b10 &
b10 %
#2403190
b1 &
1#
b1 %
#2403194
b0 &
b0 %
0#
0$
#4500012
