$date
	Fri Jan  7 22:00:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_hex7seg $end
$scope module U0 $end
$var wire 4 ! x [3:0] $end
$upscope $end
$upscope $end
$scope module tb_hex7seg $end
$scope module U0 $end
$var reg 7 " a_to_g [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 "
b0 !
$end
#5
b1001111 "
b1 !
#10
b10010 "
b10 !
#15
b110 "
b11 !
#20
b1001100 "
b100 !
#25
b100100 "
b101 !
#30
b100000 "
b110 !
#35
b1111 "
b111 !
#40
b0 "
b1000 !
#45
b100 "
b1001 !
#50
b1000 "
b1010 !
#55
b1100000 "
b1011 !
#60
b110001 "
b1100 !
#65
b1000010 "
b1101 !
#70
b110000 "
b1110 !
#75
b111000 "
b1111 !
#85
