Release 5.2i - Par F.28
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.


ACER-DEVAN::  Mon Sep 20 09:19:31 2004


C:/Xilinx/bin/nt/par.exe -w -ol 2 -t 1 decodera_map.ncd decodera.ncd
decodera.pcf 


Constraints file: decodera.pcf

Loading device database for application par from file "decodera_map.ncd".
   "decodera" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2002-12-13.


Resolved that IOB <r1> must be placed at site AB17.
Resolved that IOB <r2> must be placed at site AB16.
Resolved that IOB <r3> must be placed at site Y15.
Resolved that IOB <r4> must be placed at site AA15.


Device utilization summary:

   Number of External IOBs             9 out of 284     3%
      Number of LOCed External IOBs    4 out of 9      44%

   Number of SLICEs                    2 out of 2352    1%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989695) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
.
Phase 5.8 (Checksum:98ad59) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file decodera.ncd.

Total REAL time to placer completion: 2 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 3 secs 

Phase 1: 15 unrouted;       REAL time: 3 secs 

Phase 2: 15 unrouted;       REAL time: 3 secs 

Phase 3: 4 unrouted;       REAL time: 3 secs 

Phase 4: 0 unrouted;       REAL time: 3 secs 

Finished Router          REAL time: 3 secs 

Total REAL time to router completion: 3 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.


   The Delay Summary Report

   The Score for this design is: 119


The Number of signals not completely routed for this design is: 0

   The Average Connection Delay for this design is:        1.029 ns
   The Maximum Pin Delay is:                               2.518 ns
   The Average Connection Delay on the 10 Worst Nets is:   0.819 ns

   Listing Pin Delays by value: (ns)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 5.00  d >= 5.00
   ---------   ---------   ---------   ---------   ---------   ---------
           8           6           1           0           0           0


All signals are completely routed.

Total REAL time to par completion: 3 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file decodera.ncd.


PAR done.
