
---------- Begin Simulation Statistics ----------
final_tick                               582129938000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59549                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701368                       # Number of bytes of host memory used
host_op_rate                                    59747                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10286.39                       # Real time elapsed on the host
host_tick_rate                               56592225                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612545718                       # Number of instructions simulated
sim_ops                                     614583309                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.582130                       # Number of seconds simulated
sim_ticks                                582129938000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.984339                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77964722                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89630758                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7056429                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120326496                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10532085                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10658451                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          126366                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154219854                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061873                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018208                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4945419                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143203723                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16407087                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058507                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       38380164                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580281589                       # Number of instructions committed
system.cpu0.commit.committedOps             581301081                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1066459458                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.545076                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.307780                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    781442291     73.27%     73.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    173825176     16.30%     89.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39868144      3.74%     93.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36253718      3.40%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11049455      1.04%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4169585      0.39%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1431992      0.13%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2012010      0.19%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16407087      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1066459458                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887359                       # Number of function calls committed.
system.cpu0.commit.int_insts                561279378                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950582                       # Number of loads committed
system.cpu0.commit.membars                    2037592                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037598      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322224467     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180968782     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70916593     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581301081                       # Class of committed instruction
system.cpu0.commit.refs                     251885399                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580281589                       # Number of Instructions Simulated
system.cpu0.committedOps                    581301081                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.987141                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.987141                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            181728944                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2124766                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77255154                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             632184958                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               446965674                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                437503379                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4951842                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4282189                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3095907                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154219854                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109268676                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    625451352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2994723                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          175                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     641038499                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14125716                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133744                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         441731112                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88496807                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.555926                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1074245746                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.597683                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.883443                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               617161830     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               338601049     31.52%     88.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                71286802      6.64%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37934579      3.53%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4395539      0.41%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2764452      0.26%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   57289      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021677      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1022529      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1074245746                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       78855374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5018352                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147088796                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.529650                       # Inst execution rate
system.cpu0.iew.exec_refs                   268709434                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74936006                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              150188150                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194608393                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021090                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2408283                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76617990                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          619660959                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193773428                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5167801                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610739540                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                707033                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2931973                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4951842                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4920666                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        85827                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8504103                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31903                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7664                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2402492                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14657811                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4683173                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7664                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       852889                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4165463                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                251503708                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604716137                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.885327                       # average fanout of values written-back
system.cpu0.iew.wb_producers                222662902                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.524426                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604770555                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744781218                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387325749                       # number of integer regfile writes
system.cpu0.ipc                              0.503236                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.503236                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038464      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337219911     54.75%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138549      0.67%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018055      0.17%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196600063     31.92%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74892254     12.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615907342                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1248482                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002027                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 235685     18.88%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                924518     74.05%     92.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                88277      7.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615117312                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2307393673                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604716091                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        658027589                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 616602096                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615907342                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058863                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       38359874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            84856                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           356                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16398783                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1074245746                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.573339                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801316                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          626421481     58.31%     58.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          312224900     29.06%     87.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111743626     10.40%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18198272      1.69%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3659477      0.34%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1310047      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             479586      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             132141      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              76216      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1074245746                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.534131                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10079713                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1928437                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194608393                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76617990                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    886                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1153101120                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11159123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              162437787                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370565303                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7018062                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               452993246                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5292388                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12950                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            766328297                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             627192895                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          402522549                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433840301                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7300290                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4951842                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19929591                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31957238                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       766328257                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92979                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2835                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14894965                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2829                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1669722605                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1247158763                       # The number of ROB writes
system.cpu0.timesIdled                       14478879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  853                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            75.521580                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4991191                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6608960                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           947477                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9027192                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            214791                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         372217                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          157426                       # Number of indirect misses.
system.cpu1.branchPred.lookups               10002900                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3188                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           570345                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095668                       # Number of branches committed
system.cpu1.commit.bw_lim_events               778425                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054436                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        7444721                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264129                       # Number of instructions committed
system.cpu1.commit.committedOps              33282228                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191663827                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173649                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.822511                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177792331     92.76%     92.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6945922      3.62%     96.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2344629      1.22%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2093274      1.09%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       521260      0.27%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       152242      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       956632      0.50%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        79112      0.04%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       778425      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191663827                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320848                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049020                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248833                       # Number of loads committed
system.cpu1.commit.membars                    2035969                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035969      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083274     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266758     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896089      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282228                       # Class of committed instruction
system.cpu1.commit.refs                      12162859                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264129                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282228                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.985294                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.985294                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            169299505                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               380647                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4620472                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              43335498                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6145901                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14582569                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                570563                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               607741                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2306359                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   10002900                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6137257                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185295699                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                55692                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      48101930                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1895390                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051799                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6661502                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           5205982                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.249090                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192904897                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.257032                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.718814                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               163819699     84.92%     84.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                16301695      8.45%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 7593221      3.94%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3301270      1.71%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1300339      0.67%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  543025      0.28%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   45377      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      54      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     217      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192904897                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         205408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              598840                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7969437                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.190332                       # Inst execution rate
system.cpu1.iew.exec_refs                    12960860                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946746                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147092684                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11202376                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188619                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           474347                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             3320043                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           40719121                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10014114                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           621203                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36755117                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1096163                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1447183                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                570563                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3631403                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17087                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          161357                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4856                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          480                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1953543                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       406017                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           193                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90841                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        507999                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21276047                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36475809                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.863244                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18366430                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.188886                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36483942                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                45322610                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24740983                       # number of integer regfile writes
system.cpu1.ipc                              0.167076                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167076                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036075      5.45%      5.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             22308908     59.69%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  43      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11094326     29.68%     94.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1936872      5.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37376320                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1090601                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029179                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 201727     18.50%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                800972     73.44%     91.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                87900      8.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36430832                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         268814846                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36475797                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         48156127                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  37154257                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37376320                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3564864                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        7436892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            66734                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        510428                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4128519                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192904897                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.193755                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.653731                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          170070794     88.16%     88.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14969829      7.76%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4311198      2.23%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1557358      0.81%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1371338      0.71%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             263948      0.14%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             245901      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              84725      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29806      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192904897                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193549                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7179486                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          772935                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11202376                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3320043                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       193110305                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   971141095                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              157052686                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413615                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6425432                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7472483                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1379376                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7671                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51825019                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              42128600                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           28993680                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14879490                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4793467                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                570563                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12911055                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 6580065                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51825007                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18620                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               605                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13150063                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           602                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   231612078                       # The number of ROB reads
system.cpu1.rob.rob_writes                   82696411                       # The number of ROB writes
system.cpu1.timesIdled                           2104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1915029                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10428                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2007964                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5669984                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3566575                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7100358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1102044                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33918                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33417061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2185434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66810015                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2219352                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2155640                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1615559                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1918085                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              330                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1410280                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1410275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2155640                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           206                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10666273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10666273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    331614336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               331614336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3566714                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3566714    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3566714                       # Request fanout histogram
system.membus.respLayer1.occupancy        18688036183                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14515940700                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   582129938000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   582129938000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    797080714.285714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1179485350.370373                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        65000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3221165500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   576550373000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5579565000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     91499540                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91499540                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     91499540                       # number of overall hits
system.cpu0.icache.overall_hits::total       91499540                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17769135                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17769135                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17769135                       # number of overall misses
system.cpu0.icache.overall_misses::total     17769135                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232818405997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232818405997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232818405997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232818405997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109268675                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109268675                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109268675                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109268675                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.162619                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.162619                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.162619                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.162619                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13102.405153                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13102.405153                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13102.405153                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13102.405153                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3369                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.101695                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16761211                       # number of writebacks
system.cpu0.icache.writebacks::total         16761211                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1007891                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1007891                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1007891                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1007891                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16761244                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16761244                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16761244                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16761244                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206666327999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206666327999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206666327999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206666327999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153395                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153395                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153395                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153395                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12330.011305                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12330.011305                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12330.011305                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12330.011305                       # average overall mshr miss latency
system.cpu0.icache.replacements              16761211                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     91499540                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91499540                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17769135                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17769135                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232818405997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232818405997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109268675                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109268675                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.162619                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.162619                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13102.405153                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13102.405153                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1007891                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1007891                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16761244                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16761244                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206666327999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206666327999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153395                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153395                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12330.011305                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12330.011305                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999914                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108260452                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16761211                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.458987                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999914                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        235298593                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       235298593                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227728148                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227728148                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227728148                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227728148                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     25670793                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25670793                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     25670793                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25670793                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 616896226294                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 616896226294                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 616896226294                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 616896226294                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253398941                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253398941                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253398941                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253398941                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101306                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101306                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101306                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101306                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24031.054525                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24031.054525                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24031.054525                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24031.054525                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4416847                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       196037                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            99857                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2398                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.231721                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.750209                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15583136                       # number of writebacks
system.cpu0.dcache.writebacks::total         15583136                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10480757                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10480757                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10480757                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10480757                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15190036                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15190036                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15190036                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15190036                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 266396028246                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 266396028246                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 266396028246                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 266396028246                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059945                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17537.550816                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17537.550816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17537.550816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17537.550816                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15583136                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163557792                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163557792                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18926388                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18926388                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 391559312000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 391559312000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182484180                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182484180                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103715                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103715                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20688.538775                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20688.538775                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6603772                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6603772                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12322616                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12322616                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 189262255500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 189262255500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15358.934783                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15358.934783                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64170356                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64170356                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6744405                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6744405                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 225336914294                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 225336914294                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70914761                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70914761                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.095106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33410.940519                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33410.940519                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3876985                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3876985                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2867420                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2867420                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  77133772746                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  77133772746                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040435                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040435                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26900.060942                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26900.060942                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1169                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1169                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          740                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          740                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7050000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7050000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.387638                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.387638                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9527.027027                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9527.027027                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       873500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       873500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007334                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007334                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 62392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1707                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1707                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       698000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       698000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075298                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075298                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5021.582734                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5021.582734                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       559000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       559000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.075298                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.075298                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4021.582734                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4021.582734                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612270                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612270                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405938                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405938                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32564390500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32564390500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398679                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398679                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 80220.108736                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 80220.108736                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405938                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405938                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32158452500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32158452500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398679                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398679                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 79220.108736                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 79220.108736                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.968492                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243939099                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15595754                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.641379                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.968492                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999015                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999015                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524437594                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524437594                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16712454                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14360895                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 353                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              178924                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31252626                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16712454                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14360895                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                353                       # number of overall hits
system.l2.overall_hits::.cpu1.data             178924                       # number of overall hits
system.l2.overall_hits::total                31252626                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             48787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1221368                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1779                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            866909                       # number of demand (read+write) misses
system.l2.demand_misses::total                2138843                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            48787                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1221368                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1779                       # number of overall misses
system.l2.overall_misses::.cpu1.data           866909                       # number of overall misses
system.l2.overall_misses::total               2138843                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4089877000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 115282817497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    155182000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85793854500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     205321730997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4089877000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 115282817497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    155182000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85793854500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    205321730997                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16761241                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15582263                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2132                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1045833                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33391469                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16761241                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15582263                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2132                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1045833                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33391469                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.078382                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.834428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.828917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064054                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.078382                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.834428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.828917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064054                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83831.287023                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94388.274048                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87229.904441                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98965.236836                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95996.635095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83831.287023                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94388.274048                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87229.904441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98965.236836                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95996.635095                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1971                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        32                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      61.593750                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1223809                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1615560                       # number of writebacks
system.l2.writebacks::total                   1615560                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          55161                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21406                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               76585                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         55161                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21406                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              76585                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1166207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       845503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2062258                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1166207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       845503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1520082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3582340                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3601090000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  99711887502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    137179000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75456225500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 178906382002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3601090000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  99711887502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    137179000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75456225500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 121225283845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 300131665847                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.832083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.808449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061760                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.832083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.808449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107283                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73832.164678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85501.019546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77327.508455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89244.184231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86752.667223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73832.164678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85501.019546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77327.508455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89244.184231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79749.173956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83780.899034                       # average overall mshr miss latency
system.l2.replacements                        5730456                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4251118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4251118                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4251118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4251118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29057037                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29057037                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29057037                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29057037                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1520082                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1520082                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 121225283845                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 121225283845                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79749.173956                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79749.173956                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 42                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       209500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.869565                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.758621                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.807692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         7425                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2772.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4988.095238                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       402500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       436000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       838500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.869565                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.758621                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.807692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19818.181818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19964.285714                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        97500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       329500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       427000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20593.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2460713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            80609                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2541322                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         806632                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         659555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1466187                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  76249905998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  65032350500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  141282256498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3267345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       740164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4007509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.246877                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.891093                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.365860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94528.739249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98600.344930                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96360.325455                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39706                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17386                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            57092                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       766926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       642169                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1409095                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  65456427001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56914894000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 122371321001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.234725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.867604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.351614                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85349.078009                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88629.152139                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86843.911164                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16712454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           353                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16712807                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        48787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            50566                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4089877000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    155182000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4245059000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16761241                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2132                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16763373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002911                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.834428                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83831.287023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87229.904441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83950.856307                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        50548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3601090000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    137179000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3738269000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.832083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73832.164678                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77327.508455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73954.835008                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11900182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        98315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11998497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       414736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       207354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          622090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  39032911499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20761504000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  59794415499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12314918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       305669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12620587                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.678361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94115.079229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100125.890988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96118.592967                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15455                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4020                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        19475                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       399281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       203334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       602615                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34255460501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18541331500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  52796792001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.665210                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85792.863925                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91186.577257                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87612.807516                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           35                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                36                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          253                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             262                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3609000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       130500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3739500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          288                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           298                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.878472                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.879195                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14264.822134                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        14500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14272.900763                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           54                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           56                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          199                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          206                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3916500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       136000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4052500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.690972                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.691275                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19680.904523                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19428.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19672.330097                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999845                       # Cycle average of tags in use
system.l2.tags.total_refs                    68121663                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5730548                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.887461                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.923111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.665416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.118056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.410320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.881030                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.530049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.041647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.142470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.263766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 539330572                       # Number of tag accesses
system.l2.tags.data_accesses                539330572                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3121472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      74687424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        113536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54139136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     96156992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          228218560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3121472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       113536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3235008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103395776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103395776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1166991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         845924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1502453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3565915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1615559                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1615559                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5362157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        128300263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           195035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         93001807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    165181321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             392040583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5362157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       195035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5557192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      177616318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            177616318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      177616318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5362157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       128300263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          195035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        93001807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    165181321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            569656900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1572984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1112636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    830321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1498488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003725081250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96180                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96181                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7726932                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1480204                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3565915                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1615559                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3565915                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1615559                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  73925                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 42575                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            159529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            155852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            174985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            357009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            243053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            285544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            320603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            264824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            261465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            215451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           195791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           177166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           187040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           166517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           163156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           164005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            127005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            141968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            184403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            146870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67847                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 102355886813                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17459950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            167830699313                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29311.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48061.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2385085                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  997372                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3565915                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1615559                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1224512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  790893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  414120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  326826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  270962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  133486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   97013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   76426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   53945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   34164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  24450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  18624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  98293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 100142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1682479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.664771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.578527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.671875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       972101     57.78%     57.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       314817     18.71%     76.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       148074      8.80%     85.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        85199      5.06%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35256      2.10%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21176      1.26%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13210      0.79%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10384      0.62%     95.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        82262      4.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1682479                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.306443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.883961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    247.802929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        96176     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96181                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.331088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.911380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81637     84.88%     84.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1598      1.66%     86.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8376      8.71%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3133      3.26%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1032      1.07%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              281      0.29%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               83      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               32      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96180                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              223487360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4731200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100669376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               228218560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103395776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       383.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    392.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    177.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  582129914500                       # Total gap between requests
system.mem_ctrls.avgGap                     112348.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3121344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     71208704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       113536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     53140544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     95903232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100669376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5361936.908319598995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 122324414.794141709805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 195035.493948431831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91286395.924890562892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 164745404.315556764603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172932827.241054892540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48773                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1166991                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1774                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       845924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1502453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1615559                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1583810038                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  51888791985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     63232762                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40481812943                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  73813051585                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13849414206712                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32473.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44463.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35644.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47855.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49128.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8572521.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5800186140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3082853070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10928419740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3701162700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45952330320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     120681234480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     121911593760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       312057780210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.062071                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 315624999802                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19438380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 247066558198                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6212799600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3302154735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14004388860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4509657180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45952330320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     176459152770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      74940715200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       325381198665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.949433                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 192968657922                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19438380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 369722900078                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5708477211.764706                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27684689298.120316                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     96.47%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221905351000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96909375000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 485220563000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6134695                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6134695                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6134695                       # number of overall hits
system.cpu1.icache.overall_hits::total        6134695                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2562                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2562                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2562                       # number of overall misses
system.cpu1.icache.overall_misses::total         2562                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    184599500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    184599500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    184599500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    184599500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6137257                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6137257                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6137257                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6137257                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000417                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000417                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000417                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000417                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72052.888368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72052.888368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72052.888368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72052.888368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2100                       # number of writebacks
system.cpu1.icache.writebacks::total             2100                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          430                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          430                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          430                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          430                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2132                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2132                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2132                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2132                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    162450000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    162450000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    162450000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    162450000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000347                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000347                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000347                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000347                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76196.060038                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76196.060038                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76196.060038                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76196.060038                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2100                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6134695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6134695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2562                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2562                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    184599500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    184599500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6137257                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6137257                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000417                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000417                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72052.888368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72052.888368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          430                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          430                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2132                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2132                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    162450000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    162450000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76196.060038                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76196.060038                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980442                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6129283                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2100                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2918.706190                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        354339500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980442                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999389                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999389                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12276646                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12276646                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9430061                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9430061                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9430061                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9430061                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2252121                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2252121                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2252121                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2252121                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 198147714694                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 198147714694                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 198147714694                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 198147714694                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11682182                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11682182                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11682182                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11682182                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192783                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192783                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192783                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192783                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87982.712605                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87982.712605                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87982.712605                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87982.712605                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1075471                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       116997                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18421                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1487                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.382878                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.679892                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1045332                       # number of writebacks
system.cpu1.dcache.writebacks::total          1045332                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1619613                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1619613                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1619613                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1619613                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       632508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       632508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       632508                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       632508                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54508275222                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54508275222                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54508275222                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54508275222                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054143                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054143                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054143                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054143                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86178.001262                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86178.001262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86178.001262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86178.001262                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1045332                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8429843                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8429843                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1356674                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1356674                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 103023643500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 103023643500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9786517                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9786517                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138627                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138627                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75938.393085                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75938.393085                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1050787                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1050787                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       305887                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       305887                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22472407500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22472407500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73466.369934                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73466.369934                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1000218                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1000218                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       895447                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       895447                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  95124071194                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  95124071194                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895665                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895665                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.472366                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.472366                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 106230.822365                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 106230.822365                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       568826                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       568826                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326621                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326621                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32035867722                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32035867722                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172299                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172299                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98082.694383                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98082.694383                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5869500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5869500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.304904                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.304904                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41045.454545                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41045.454545                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3166500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3166500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100213                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100213                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 67372.340426                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67372.340426                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       943000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       943000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.277136                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.277136                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7858.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7858.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       824000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       824000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.277136                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.277136                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6866.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6866.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591862                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591862                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426063                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426063                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35736051500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35736051500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418560                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418560                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83875.040780                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83875.040780                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426063                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426063                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35309988500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35309988500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418560                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418560                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82875.040780                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82875.040780                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.407624                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11077529                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1058460                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.465704                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        354351000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.407624                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.918988                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.918988                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26460505                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26460505                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 582129938000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29384755                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5866678                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29140646                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4114896                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2578846                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             337                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            595                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4032594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4032594                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16763376                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12621380                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          298                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50283695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46761835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3149954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100201848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2145436864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1994585024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       270848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133834176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4274126912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8335707                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105052352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41727551                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081031                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.275935                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38380943     91.98%     91.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3312287      7.94%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34008      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    313      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41727551                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66796777488                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23394859404                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25162111924                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1588316062                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3202491                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               920732579500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132406                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702952                       # Number of bytes of host memory used
host_op_rate                                   132729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6310.56                       # Real time elapsed on the host
host_tick_rate                               53656511                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835552926                       # Number of instructions simulated
sim_ops                                     837591950                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.338603                       # Number of seconds simulated
sim_ticks                                338602641500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.835064                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64309141                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64415385                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4372988                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75700886                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5293                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          21647                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16354                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77344472                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1505                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           766                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4371429                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40120512                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10261127                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2898                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      106614944                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175425573                       # Number of instructions committed
system.cpu0.commit.committedOps             175426226                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    645969677                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.271570                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.247380                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    600126866     92.90%     92.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12639371      1.96%     94.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13158130      2.04%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2250539      0.35%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       950503      0.15%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1011865      0.16%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       230307      0.04%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5340969      0.83%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10261127      1.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    645969677                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10475                       # Number of function calls committed.
system.cpu0.commit.int_insts                174208738                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52414219                       # Number of loads committed
system.cpu0.commit.membars                       1019                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1070      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121632858     69.34%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52414929     29.88%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1376017      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175426226                       # Class of committed instruction
system.cpu0.commit.refs                      53791040                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175425573                       # Number of Instructions Simulated
system.cpu0.committedOps                    175426226                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.790261                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.790261                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            475807268                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1603                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55929703                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             304151973                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43780542                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                128671875                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4373117                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3514                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10643931                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77344472                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66664784                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    590431450                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1405360                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     345803531                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                8749352                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.116323                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68470573                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64314434                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.520077                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         663276733                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.521359                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.817140                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               417313971     62.92%     62.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               166709524     25.13%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69451066     10.47%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3994402      0.60%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3309271      0.50%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   20987      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2475745      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     446      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1321      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           663276733                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1631947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4619816                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52358796                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.471732                       # Inst execution rate
system.cpu0.iew.exec_refs                   148372963                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1485641                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               69971901                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83854653                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2046                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3838783                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2248394                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          280147146                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            146887322                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3801888                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            313658913                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                596800                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            265882609                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4373117                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            266658328                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8746079                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          148783                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1173                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1457                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           62                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31440434                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       871573                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1457                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1407613                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3212203                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                191484282                       # num instructions consuming a value
system.cpu0.iew.wb_count                    230823628                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.751414                       # average fanout of values written-back
system.cpu0.iew.wb_producers                143883972                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.347151                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     231661594                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               390685404                       # number of integer regfile reads
system.cpu0.int_regfile_writes              177823682                       # number of integer regfile writes
system.cpu0.ipc                              0.263834                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.263834                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1348      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            166822133     52.55%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1916      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  238      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           148965789     46.92%     99.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1669057      0.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             317460800                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   15987094                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.050359                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1324238      8.28%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14661619     91.71%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1235      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             333446227                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1317129409                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    230823311                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        384869164                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 280144014                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                317460800                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3132                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      104720923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2944619                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           234                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     65829609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    663276733                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.478625                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.141128                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          513719047     77.45%     77.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           76982881     11.61%     89.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29445987      4.44%     93.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12657812      1.91%     95.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16903455      2.55%     97.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8338849      1.26%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3136369      0.47%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1252434      0.19%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             839899      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      663276733                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.477450                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4962909                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          495480                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83854653                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2248394                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    601                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       664908680                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12296604                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              343889968                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133934878                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11685665                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51207311                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             127673134                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               290408                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            393456419                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             293240751                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          225503616                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                129514479                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1120872                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4373117                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            134197185                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91568746                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       393456107                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         94673                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1295                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 57630094                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1283                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   917746392                       # The number of ROB reads
system.cpu0.rob.rob_writes                  581413936                       # The number of ROB writes
system.cpu0.timesIdled                          16971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  278                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.537785                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11552632                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11606278                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1534487                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21197751                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2854                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12778                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9924                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23237665                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          325                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           461                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1534044                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10987692                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2538714                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2599                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       36878461                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47581635                       # Number of instructions committed
system.cpu1.commit.committedOps              47582415                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    135317683                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.351635                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.304601                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    118842027     87.82%     87.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7546771      5.58%     93.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3620562      2.68%     96.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       982592      0.73%     96.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       622681      0.46%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       513640      0.38%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        76764      0.06%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       573932      0.42%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2538714      1.88%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    135317683                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4164                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46366298                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10878003                       # Number of loads committed
system.cpu1.commit.membars                       1134                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1134      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35246665     74.07%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10878464     22.86%     96.94% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1455912      3.06%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47582415                       # Class of committed instruction
system.cpu1.commit.refs                      12334376                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47581635                       # Number of Instructions Simulated
system.cpu1.committedOps                     47582415                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.973279                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.973279                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             84655873                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  466                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10203997                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              93154119                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11760533                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40734585                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1546193                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1590                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2505418                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23237665                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12967673                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    126268726                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               374853                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     106538168                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3093272                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.164255                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13387240                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11555486                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.753061                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         141202602                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.754517                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.143346                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                79555447     56.34%     56.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35401551     25.07%     81.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16495973     11.68%     93.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5380372      3.81%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2090644      1.48%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   30196      0.02%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2247850      1.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      81      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     488      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           141202602                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         270857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1686228                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14914596                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.491891                       # Inst execution rate
system.cpu1.iew.exec_refs                    18186692                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1626044                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               46963804                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19732427                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1587                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1919798                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2358704                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           84261722                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16560648                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1345228                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             69589540                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                292083                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             17381255                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1546193                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17888207                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       172456                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           81898                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        11980                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8854424                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       902331                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         11980                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1045638                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        640590                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52836919                       # num instructions consuming a value
system.cpu1.iew.wb_count                     66806582                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.738055                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38996576                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.472220                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      67184983                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                91586988                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50647385                       # number of integer regfile writes
system.cpu1.ipc                              0.336329                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.336329                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1337      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52170757     73.55%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1624      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17088763     24.09%     97.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1672127      2.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              70934768                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     384695                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005423                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 147907     38.45%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                236743     61.54%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   45      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              71318126                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         283534240                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     66806582                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        120952984                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  84258847                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 70934768                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2875                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36679307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77407                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           276                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     24038163                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    141202602                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.502362                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.046516                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          103572832     73.35%     73.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19070788     13.51%     86.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10702008      7.58%     94.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3749653      2.66%     97.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2567285      1.82%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             828986      0.59%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             358582      0.25%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             174301      0.12%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             178167      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      141202602                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.501400                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3524647                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          992622                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19732427                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2358704                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu1.numCycles                       141473459                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   535615611                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               70400123                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35140640                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3333131                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13595388                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10594595                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               222122                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            121712416                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              89916723                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67710027                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40762788                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1136498                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1546193                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14847394                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32569387                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       121712416                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         50716                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1209                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8996466                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1206                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   217239286                       # The number of ROB reads
system.cpu1.rob.rob_writes                  174813893                       # The number of ROB writes
system.cpu1.timesIdled                           2627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         16124507                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               204224                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            17061728                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              26600780                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23390303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      46652755                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       272039                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       122876                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13840928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10842649                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27682042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10965525                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23345848                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       534086                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22728736                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1644                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            472                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41964                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41963                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23345848                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     70040566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               70040566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1531001728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1531001728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1335                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23389928                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23389928    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23389928                       # Request fanout histogram
system.membus.respLayer1.occupancy       120533303543                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         53986790232                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   338602641500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   338602641500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    292776785.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   167405210.295153                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        65000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    388431500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   332454329000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6148312500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66647874                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66647874                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66647874                       # number of overall hits
system.cpu0.icache.overall_hits::total       66647874                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16910                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16910                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16910                       # number of overall misses
system.cpu0.icache.overall_misses::total        16910                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1280226000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1280226000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1280226000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1280226000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66664784                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66664784                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66664784                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66664784                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000254                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000254                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000254                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000254                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75708.219988                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75708.219988                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75708.219988                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75708.219988                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1546                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.848485                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15233                       # number of writebacks
system.cpu0.icache.writebacks::total            15233                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1677                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1677                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1677                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1677                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15233                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15233                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15233                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15233                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1165837500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1165837500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1165837500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1165837500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76533.676886                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76533.676886                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76533.676886                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76533.676886                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15233                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66647874                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66647874                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16910                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16910                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1280226000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1280226000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66664784                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66664784                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000254                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000254                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75708.219988                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75708.219988                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1677                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1677                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15233                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15233                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1165837500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1165837500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76533.676886                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76533.676886                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66663438                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15265                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4367.077498                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        133344801                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       133344801                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47511105                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47511105                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47511105                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47511105                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23115142                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23115142                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23115142                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23115142                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1636167296456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1636167296456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1636167296456                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1636167296456                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70626247                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70626247                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70626247                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70626247                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.327288                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.327288                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.327288                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.327288                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70783.354758                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70783.354758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70783.354758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70783.354758                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    382315730                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        95473                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8979578                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1953                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.576136                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    48.885305                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12666728                       # number of writebacks
system.cpu0.dcache.writebacks::total         12666728                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10446428                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10446428                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10446428                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10446428                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12668714                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12668714                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12668714                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12668714                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1021263094667                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1021263094667                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1021263094667                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1021263094667                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.179377                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.179377                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.179377                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.179377                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80613.004182                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80613.004182                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80613.004182                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80613.004182                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12666728                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     46561915                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46561915                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22689061                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22689061                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1606868964000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1606868964000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     69250976                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69250976                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.327635                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.327635                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 70821.307413                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70821.307413                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10065853                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10065853                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12623208                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12623208                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1018357166000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1018357166000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.182282                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.182282                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 80673.404574                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80673.404574                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       949190                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        949190                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       426081                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       426081                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29298332456                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29298332456                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1375271                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1375271                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.309816                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.309816                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68762.353768                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68762.353768                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       380575                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       380575                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45506                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45506                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2905928667                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2905928667                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033089                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033089                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63858.143256                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63858.143256                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          703                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          703                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          162                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6972500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6972500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.187283                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.187283                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43040.123457                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43040.123457                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          150                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       235000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       235000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013873                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013873                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19583.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19583.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          536                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          536                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          242                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          242                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1087000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1087000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          778                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          778                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.311054                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.311054                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4491.735537                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4491.735537                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          242                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          242                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       845000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       845000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.311054                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.311054                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3491.735537                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3491.735537                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          660                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            660                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          106                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          106                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       450000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       450000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          766                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          766                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.138381                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.138381                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4245.283019                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4245.283019                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          104                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          104                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       337000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       337000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.135770                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.135770                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3240.384615                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3240.384615                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998263                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           60184275                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12667544                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.751061                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998263                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999946                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999946                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        153924824                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       153924824                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1209                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2625135                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 229                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              173908                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2800481                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1209                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2625135                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                229                       # number of overall hits
system.l2.overall_hits::.cpu1.data             173908                       # number of overall hits
system.l2.overall_hits::total                 2800481                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14024                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10040996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2288                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            979518                       # number of demand (read+write) misses
system.l2.demand_misses::total               11036826                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14024                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10040996                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2288                       # number of overall misses
system.l2.overall_misses::.cpu1.data           979518                       # number of overall misses
system.l2.overall_misses::total              11036826                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1128386000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 967555814892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    198079499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 101556555710                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1070438836101                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1128386000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 967555814892                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    198079499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 101556555710                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1070438836101                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15233                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12666131                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1153426                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13837307                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15233                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12666131                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1153426                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13837307                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.920633                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.792744                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.909019                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.849225                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.797614                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.920633                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.792744                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.909019                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.849225                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.797614                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80461.066743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96360.541812                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86573.207605                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103680.132177                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96987.923530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80461.066743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96360.541812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86573.207605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103680.132177                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96987.923530                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             100727                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3498                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.795597                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  12297003                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              534084                       # number of writebacks
system.l2.writebacks::total                    534084                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         539403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22219                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              561634                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        539403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22219                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             561634                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9501593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       957299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10475192                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9501593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       957299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13098635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23573827                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    987801500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 843919410424                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    174937001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  90713757725                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 935795906650                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    987801500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 843919410424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    174937001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  90713757725                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 996404461435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1932200368085                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.920173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.750157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.907032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.829961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.757025                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.920173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.750157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.907032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.829961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.703643                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70471.677249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88818.728652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76625.931231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94760.109146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89334.487296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70471.677249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88818.728652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76625.931231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94760.109146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76069.335578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81963.796887                       # average overall mshr miss latency
system.l2.replacements                       33956757                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       607146                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           607146                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       607147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       607147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     12963638                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12963638                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12963643                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12963643                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13098635                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13098635                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 996404461435                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 996404461435                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76069.335578                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76069.335578                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             143                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  169                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           612                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           139                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                751                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4825000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1255000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6080000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          755                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          165                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              920                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.810596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.842424                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.816304                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7883.986928                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9028.776978                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8095.872170                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          605                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          136                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           741                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12305000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2795000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15100000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.801325                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.824242                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.805435                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20338.842975                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20551.470588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20377.867746                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        63000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        63000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        21000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1852.941176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        92000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       619000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       711000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.970588                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        46000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19967.741935                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21545.454545                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            15362                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            13164                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28526                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          28933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          26351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55284                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2626828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2453111000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5079939500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44295                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             83810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.653189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.666861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.659635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90790.049425                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93093.658685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91888.059836                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6718                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6606                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            13324                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        22215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          41960                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2056977000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1910911500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3967888500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.501524                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.499684                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.500656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92594.058069                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96779.513801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94563.596282                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           229                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1128386000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    198079499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1326465499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.920633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.909019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.918986                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80461.066743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86573.207605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81318.385177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14017                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16300                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    987801500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    174937001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1162738501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.920173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.907032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.918310                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70471.677249                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76625.931231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71333.650368                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2609773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       160744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2770517                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     10012063                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       953167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10965230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 964928986392                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  99103444710                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1064032431102                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12621836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1113911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13735747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.793233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.855694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.798299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96376.639499                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103972.802993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97036.945974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       532685                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15613                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       548298                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9479378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       937554                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10416932                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 841862433424                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  88802846225                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 930665279649                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.751030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.841678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.758381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88809.881136                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94717.580241                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89341.591137                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    39764518                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  33956821                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.171032                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.897016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.024650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.810045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.925414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.336189                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.357766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.200157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.427128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 253232021                       # Number of tag accesses
system.l2.tags.data_accesses                253232021                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        897088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     608896704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        146112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      61277120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    825602880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1496819904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       897088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       146112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1043200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34181504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34181504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9514011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         957455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12900045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23387811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       534086                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             534086                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2649383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1798263301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           431515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        180970591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2438264735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4420579525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2649383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       431515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3080897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      100948722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            100948722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      100948722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2649383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1798263301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          431515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       180970591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2438264735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4521528247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    505662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9449447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    947680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12868502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018131025500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30995                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30994                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38947488                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             476577                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23387811                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     534091                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23387811                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   534091                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 105882                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28429                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            428534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            421405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            406372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            434174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3989209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5266596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3557707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2665548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1746630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1332807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           786638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           463498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           428858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           457097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           462589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           434267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23379                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 653566485609                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               116409645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1090102654359                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28071.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46821.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19538397                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  431011                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23387811                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               534091                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2794862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3237865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3129648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2880636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2593129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2190830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1755078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1360564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1032017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  766850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 551975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 418699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 255686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 147257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  85692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  47357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  23642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3818196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    398.724407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.786545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.450115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1228284     32.17%     32.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       652712     17.09%     49.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       457121     11.97%     61.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       230170      6.03%     67.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       170056      4.45%     71.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       138397      3.62%     75.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       102024      2.67%     78.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        91248      2.39%     80.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       748184     19.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3818196                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     751.174614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    171.795691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15832.398413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30978     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::688128-720895           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30994                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.314728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.293186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.890733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26674     86.06%     86.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              712      2.30%     88.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2521      8.13%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              703      2.27%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              232      0.75%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               83      0.27%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.09%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30995                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1490043456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6776448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32362688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1496819904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34181824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4400.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        95.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4420.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  338602541500                       # Total gap between requests
system.mem_ctrls.avgGap                      14154.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       897088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    604764608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       146112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     60651520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    823584128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32362688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2649382.757399427705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1786059923.575640439987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 431514.649007840024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 179122997.184296905994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2432302726.143971920013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 95577187.043297171593                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9514011                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       957455                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12900045                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       534091                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    408169259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 449626731127                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     80080526                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  51078844661                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 588908828786                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8179689807433                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29119.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47259.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35076.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53348.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45651.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15315161.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9576517860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5090051340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         43642421760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1282658400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26729464320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     149996419980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3710639520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       240028173180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        708.878620                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8283812271                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11306880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 319011949229                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17685351600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9400002480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        122590551300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1356949440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26729464320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     153129831960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1071976800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       331964127900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        980.394383                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1421618400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11306880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 325874143100                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1663763925.465838                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3350366375.718536                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        84500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   9037913000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    70736649500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 267865992000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12964984                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12964984                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12964984                       # number of overall hits
system.cpu1.icache.overall_hits::total       12964984                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2689                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2689                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2689                       # number of overall misses
system.cpu1.icache.overall_misses::total         2689                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    217878500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    217878500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    217878500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    217878500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12967673                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12967673                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12967673                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12967673                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000207                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000207                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000207                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000207                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 81025.846039                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81025.846039                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 81025.846039                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81025.846039                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2517                       # number of writebacks
system.cpu1.icache.writebacks::total             2517                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          172                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          172                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          172                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          172                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2517                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2517                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2517                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2517                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    204968500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    204968500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    204968500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    204968500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 81433.651172                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81433.651172                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 81433.651172                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81433.651172                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2517                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12964984                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12964984                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    217878500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    217878500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12967673                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12967673                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000207                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000207                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 81025.846039                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81025.846039                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          172                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2517                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2517                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    204968500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    204968500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 81433.651172                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81433.651172                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12975045                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2549                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5090.249117                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25937863                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25937863                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12920773                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12920773                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12920773                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12920773                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3778216                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3778216                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3778216                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3778216                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 287630287484                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 287630287484                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 287630287484                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 287630287484                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16698989                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16698989                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16698989                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16698989                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.226254                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.226254                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.226254                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.226254                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76128.598123                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76128.598123                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76128.598123                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76128.598123                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11531162                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        61695                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           183451                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            804                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.856905                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.735075                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1153813                       # number of writebacks
system.cpu1.dcache.writebacks::total          1153813                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2622460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2622460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2622460                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2622460                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1155756                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1155756                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1155756                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1155756                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 105696606988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 105696606988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 105696606988                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 105696606988                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.069211                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.069211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.069211                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.069211                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91452.354120                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91452.354120                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91452.354120                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91452.354120                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1153812                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11882469                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11882469                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3361409                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3361409                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 258488779000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 258488779000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15243878                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15243878                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.220509                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.220509                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76898.937023                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76898.937023                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2245498                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2245498                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1115911                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1115911                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 103027400500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 103027400500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073204                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073204                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92325.822131                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92325.822131                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1038304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1038304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       416807                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       416807                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29141508484                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29141508484                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1455111                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1455111                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.286443                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.286443                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69916.072628                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69916.072628                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       376962                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       376962                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39845                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39845                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2669206488                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2669206488                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027383                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027383                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66989.747471                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66989.747471                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          687                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          687                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     11248500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     11248500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.180191                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.180191                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 74493.377483                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 74493.377483                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           68                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           68                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6438500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6438500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099045                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099045                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 77572.289157                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77572.289157                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          231                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          231                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1804000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1804000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.289111                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.289111                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7809.523810                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7809.523810                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          230                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          230                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1574000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1574000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.287860                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.287860                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6843.478261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6843.478261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          157                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          157                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       915500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       915500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          461                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          461                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.340564                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.340564                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5831.210191                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5831.210191                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          157                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          157                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       758500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       758500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.340564                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.340564                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4831.210191                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4831.210191                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.086801                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14082549                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1155535                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.187038                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.086801                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971463                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971463                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34557682                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34557682                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 338602641500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13756778                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1141231                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13231144                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        33422673                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         22187754                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1816                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           472                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            83993                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           83993                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17750                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13739028                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     38002690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3463673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41519613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1949824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1621303040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       322176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147663360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1771238400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        56149311                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34403200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         69987908                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.162342                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.373495                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58748824     83.94%     83.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11116208     15.88%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 122876      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           69987908                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27679647827                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19003617855                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22861975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1735856034                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3779492                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
