# ğŸ§  Verilog ALU + Python Integration for Delay Prediction
**#100DaysOfVLSIAI**

This project implements an **8-bit Arithmetic Logic Unit (ALU)** in Verilog and integrates with Python for signal validation and machine learning-based delay prediction.

The Verilog testbench exports output to a text file (`alu_output.txt`), which can be read by Python scripts using `pandas`, `NumPy`, and `scikit-learn` for analysis and ML applications.

---

## ğŸ”§ ALU Features

- **Inputs**: 
  - `a` [7:0] â€” 8-bit input A  
  - `b` [7:0] â€” 8-bit input B  
  - `cin` [0:0] â€” Carry-in (used for addition/subtraction)  
- **Output**: 
  - `out` [7:0] â€” Result  
- **Opcode**: 3 bits used to select the operation:
  - `opcode[2:1]` â€” Operation group
  - `opcode[0]` â€” Sub-operation within the group

---

## ğŸ› Opcode Format

| `opcode[2:1]` | `opcode[0]` | Operation              |
|---------------|-------------|------------------------|
| `00`          | `0`         | Addition (A + B + Cin) |
| `00`          | `1`         | Subtraction (A - B - Bin) |
| `01`          | `0`         | AND (A & B)            |
| `01`          | `1`         | OR (A \| B)             |
| `10`          | `0`         | Shift Left (A << 1)    |
| `10`          | `1`         | Shift Right (A >> 1)   |
| `11`          | -           | *Reserved*             |

---

## ğŸ“ File Structure

```bash
verilog-alu-ml/
â”œâ”€â”€ alu.v             # Top-level ALU wrapper
â”œâ”€â”€ adder.v           # Adder module
â”œâ”€â”€ subtractor.v      # Subtractor module
â”œâ”€â”€ logic_unit.v      # Logical operations module
â”œâ”€â”€ shift_unit.v      # Shift operations module
â”œâ”€â”€ tb_alu.v          # ALU testbench
â”œâ”€â”€ alu_output.txt    # Testbench output dumped via $fwrite
â”œâ”€â”€ alu_validator.py  # (Coming soon) Python parser and validator
â””â”€â”€ README.md         # This file
ğŸ Python Integration
ğŸ§¾ Reads simulation output (alu_output.txt)

ğŸ”„ Converts binary to decimal

ğŸ“Š Future: Prepares data for machine learning

Regression to predict delay

Anomaly detection in ALU results

ğŸš€ Goals
âœ… Design modular 8-bit ALU

âœ… Simulate with testbench and export output

ğŸ”„ Analyze outputs using Python (in progress)

ğŸ”® Use ML to predict delay or correctness

ğŸ§  Learning Objectives
Gain confidence in modular Verilog design and simulation

Practice file-based integration between HDL and Python

Explore the intersection of VLSI and Machine Learning

ğŸ“Œ Project Status
This is the easy-level project in my 3-tiered VLSI + AI portfolio:

Level	Project	Status
Easy	8-bit ALU + Python-based Output Validator	âœ… Complete
Medium	ALU Delay Prediction using Regression	ğŸ”„ In Progress
Hard	VLSI Datapath + Full ML Pipeline Integration	â³ Planned

ğŸ™‹â€â™€ï¸ Author
Anupriya Krishnamoorthy
GitHub | LinkedIn
