

================================================================
== Vivado HLS Report for 'fully_connected'
================================================================
* Date:           Mon Mar 11 15:14:38 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fullyconnected
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  140351|  140351|  140351|  140351|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOOP1   |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + LOOP2  |    2800|    2800|         7|          -|          -|   400|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 10 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x float]* %flat_array) nounwind, !map !7"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([50 x float]* %dense_out) nounwind, !map !13"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @fully_connected_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %1" [fullyconnected/fully_connected.cpp:9]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %LOOP1_end ]"   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0, -14" [fullyconnected/fully_connected.cpp:9]   --->   Operation 20 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [fullyconnected/fully_connected.cpp:9]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %4, label %LOOP1_begin" [fullyconnected/fully_connected.cpp:9]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 25 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i6 %i_0 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 26 'zext' 'zext_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0 to i15" [fullyconnected/fully_connected.cpp:14]   --->   Operation 27 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %2" [fullyconnected/fully_connected.cpp:14]   --->   Operation 28 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [fullyconnected/fully_connected.cpp:24]   --->   Operation 29 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %LOOP1_begin ], [ %sum, %3 ]"   --->   Operation 30 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %LOOP1_begin ], [ %j, %3 ]"   --->   Operation 31 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %LOOP1_begin ], [ %add_ln15_1, %3 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 32 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.66ns)   --->   "%icmp_ln14 = icmp eq i9 %j_0, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 33 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 34 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.82ns)   --->   "%j = add i9 %j_0, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 35 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %LOOP1_end, label %3" [fullyconnected/fully_connected.cpp:14]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i9 %j_0 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 37 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.94ns)   --->   "%add_ln15_1 = add i15 %phi_mul, 50" [fullyconnected/fully_connected.cpp:15]   --->   Operation 38 'add' 'add_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.94ns)   --->   "%add_ln15 = add i15 %zext_ln14, %phi_mul" [fullyconnected/fully_connected.cpp:15]   --->   Operation 39 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i15 %add_ln15 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 40 'zext' 'zext_ln15_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_1 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 41 'getelementptr' 'fullyconnected_weigh_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 42 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 43 'load' 'flat_array_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_2 = load float* %fullyconnected_weigh_1, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 44 'load' 'fullyconnected_weigh_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%fullyconnected_bias_s = getelementptr inbounds [50 x float]* @fullyconnected_bias, i64 0, i64 %zext_ln15" [fullyconnected/fully_connected.cpp:18]   --->   Operation 45 'getelementptr' 'fullyconnected_bias_s' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%fullyconnected_bias_1 = load float* %fullyconnected_bias_s, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 46 'load' 'fullyconnected_bias_1' <Predicate = (icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 47 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 47 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_4 : Operation 48 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_2 = load float* %fullyconnected_weigh_1, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 48 'load' 'fullyconnected_weigh_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_4 : Operation 49 [2/2] (12.3ns)   --->   "%tmp_2 = fmul float %flat_array_load, %fullyconnected_weigh_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 49 'fmul' 'tmp_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 50 [1/2] (12.3ns)   --->   "%tmp_2 = fmul float %flat_array_load, %fullyconnected_weigh_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 50 'fmul' 'tmp_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 51 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 51 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 52 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 52 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 53 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 53 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 54 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 55 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "br label %2" [fullyconnected/fully_connected.cpp:14]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 13.7>
ST_10 : Operation 57 [1/2] (3.25ns)   --->   "%fullyconnected_bias_1 = load float* %fullyconnected_bias_s, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 57 'load' 'fullyconnected_bias_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_10 : Operation 58 [4/4] (10.5ns)   --->   "%tmp = fadd float %sum_0, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 58 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 10.5>
ST_11 : Operation 59 [3/4] (10.5ns)   --->   "%tmp = fadd float %sum_0, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 59 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 10.5>
ST_12 : Operation 60 [2/4] (10.5ns)   --->   "%tmp = fadd float %sum_0, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 60 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 15.9>
ST_13 : Operation 61 [1/4] (10.5ns)   --->   "%tmp = fadd float %sum_0, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 61 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 62 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp olt float %tmp, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 62 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 9.66>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%dense_out_addr = getelementptr [50 x float]* %dense_out, i64 0, i64 %zext_ln15" [fullyconnected/fully_connected.cpp:18]   --->   Operation 63 'getelementptr' 'dense_out_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast float %tmp to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 64 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 65 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %bitcast_ln20 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 66 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (1.55ns)   --->   "%icmp_ln20 = icmp ne i8 %tmp_1, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 67 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 68 [1/1] (2.44ns)   --->   "%icmp_ln20_1 = icmp eq i23 %trunc_ln20, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 68 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%or_ln20 = or i1 %icmp_ln20_1, %icmp_ln20" [fullyconnected/fully_connected.cpp:20]   --->   Operation 69 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 70 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp olt float %tmp, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 70 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%and_ln20 = and i1 %or_ln20, %tmp_4" [fullyconnected/fully_connected.cpp:20]   --->   Operation 71 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %and_ln20, float 0.000000e+00, float %tmp" [fullyconnected/fully_connected.cpp:20]   --->   Operation 72 'select' 'select_ln20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 73 [1/1] (3.25ns)   --->   "store float %select_ln20, float* %dense_out_addr, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 73 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_3) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 74 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "br label %1" [fullyconnected/fully_connected.cpp:9]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fullyconnected/fully_connected.cpp:9) [10]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fullyconnected/fully_connected.cpp:9) [10]  (0 ns)
	'add' operation ('i', fullyconnected/fully_connected.cpp:9) [13]  (1.83 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'phi' operation ('phi_mul', fullyconnected/fully_connected.cpp:15) with incoming values : ('add_ln15_1', fullyconnected/fully_connected.cpp:15) [24]  (0 ns)
	'add' operation ('add_ln15', fullyconnected/fully_connected.cpp:15) [33]  (1.94 ns)
	'getelementptr' operation ('fullyconnected_weigh_1', fullyconnected/fully_connected.cpp:15) [35]  (0 ns)
	'load' operation ('fullyconnected_weigh_2', fullyconnected/fully_connected.cpp:15) on array 'fullyconnected_weigh' [38]  (3.25 ns)

 <State 4>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [37]  (3.25 ns)
	'fmul' operation ('tmp_2', fullyconnected/fully_connected.cpp:15) [39]  (12.4 ns)

 <State 5>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', fullyconnected/fully_connected.cpp:15) [39]  (12.4 ns)

 <State 6>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', fullyconnected/fully_connected.cpp:15) [40]  (10.5 ns)

 <State 7>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', fullyconnected/fully_connected.cpp:15) [40]  (10.5 ns)

 <State 8>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', fullyconnected/fully_connected.cpp:15) [40]  (10.5 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', fullyconnected/fully_connected.cpp:15) [40]  (10.5 ns)

 <State 10>: 13.8ns
The critical path consists of the following:
	'load' operation ('fullyconnected_bias_1', fullyconnected/fully_connected.cpp:18) on array 'fullyconnected_bias' [44]  (3.25 ns)
	'fadd' operation ('tmp', fullyconnected/fully_connected.cpp:18) [45]  (10.5 ns)

 <State 11>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp', fullyconnected/fully_connected.cpp:18) [45]  (10.5 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp', fullyconnected/fully_connected.cpp:18) [45]  (10.5 ns)

 <State 13>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp', fullyconnected/fully_connected.cpp:18) [45]  (10.5 ns)
	'fcmp' operation ('tmp_4', fullyconnected/fully_connected.cpp:20) [53]  (5.43 ns)

 <State 14>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', fullyconnected/fully_connected.cpp:20) [53]  (5.43 ns)
	'and' operation ('and_ln20', fullyconnected/fully_connected.cpp:20) [54]  (0 ns)
	'select' operation ('select_ln20', fullyconnected/fully_connected.cpp:20) [55]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [56]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
