

================================================================
== Vivado HLS Report for 'merge_rx_meta'
================================================================
* Date:           Mon Mar  1 13:04:09 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     1.838|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      18|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      72|    -|
|Register         |        -|      -|      86|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      86|      90|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op24_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op24          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op7           |    and   |      0|  0|   2|           1|           1|
    |tmp_64_nbreadreq_fu_64_p3         |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  18|           9|           9|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done                       |   9|          2|    1|          2|
    |rx_ip2udpMetaFifo_V_1_blk_n   |   9|          2|    1|          2|
    |rx_ip2udpMetaFifo_V_s_blk_n   |   9|          2|    1|          2|
    |rx_ipUdpMetaFifo_V_l_blk_n    |   9|          2|    1|          2|
    |rx_ipUdpMetaFifo_V_m_blk_n    |   9|          2|    1|          2|
    |rx_ipUdpMetaFifo_V_t_1_blk_n  |   9|          2|    1|          2|
    |rx_ipUdpMetaFifo_V_t_blk_n    |   9|          2|    1|          2|
    |rx_udpMetaFifo_V_blk_n        |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  72|         16|    8|         16|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |tmp_64_reg_146               |   1|   0|    1|          0|
    |tmp_65_reg_170               |   1|   0|    1|          0|
    |tmp_length_V_reg_165         |  16|   0|   16|          0|
    |tmp_my_port_V_reg_160        |  16|   0|   16|          0|
    |tmp_reg_142                  |   1|   0|    1|          0|
    |tmp_their_address_V_reg_150  |  32|   0|   32|          0|
    |tmp_their_port_V_reg_155     |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  86|   0|   86|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      merge_rx_meta     | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      merge_rx_meta     | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      merge_rx_meta     | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      merge_rx_meta     | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |      merge_rx_meta     | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      merge_rx_meta     | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      merge_rx_meta     | return value |
|rx_ip2udpMetaFifo_V_s_dout     |  in |   32|   ap_fifo  |  rx_ip2udpMetaFifo_V_s |    pointer   |
|rx_ip2udpMetaFifo_V_s_empty_n  |  in |    1|   ap_fifo  |  rx_ip2udpMetaFifo_V_s |    pointer   |
|rx_ip2udpMetaFifo_V_s_read     | out |    1|   ap_fifo  |  rx_ip2udpMetaFifo_V_s |    pointer   |
|rx_ip2udpMetaFifo_V_1_dout     |  in |   16|   ap_fifo  |  rx_ip2udpMetaFifo_V_1 |    pointer   |
|rx_ip2udpMetaFifo_V_1_empty_n  |  in |    1|   ap_fifo  |  rx_ip2udpMetaFifo_V_1 |    pointer   |
|rx_ip2udpMetaFifo_V_1_read     | out |    1|   ap_fifo  |  rx_ip2udpMetaFifo_V_1 |    pointer   |
|rx_udpMetaFifo_V_dout          |  in |   49|   ap_fifo  |    rx_udpMetaFifo_V    |    pointer   |
|rx_udpMetaFifo_V_empty_n       |  in |    1|   ap_fifo  |    rx_udpMetaFifo_V    |    pointer   |
|rx_udpMetaFifo_V_read          | out |    1|   ap_fifo  |    rx_udpMetaFifo_V    |    pointer   |
|rx_ipUdpMetaFifo_V_t_1_din     | out |  128|   ap_fifo  | rx_ipUdpMetaFifo_V_t_1 |    pointer   |
|rx_ipUdpMetaFifo_V_t_1_full_n  |  in |    1|   ap_fifo  | rx_ipUdpMetaFifo_V_t_1 |    pointer   |
|rx_ipUdpMetaFifo_V_t_1_write   | out |    1|   ap_fifo  | rx_ipUdpMetaFifo_V_t_1 |    pointer   |
|rx_ipUdpMetaFifo_V_t_din       | out |   16|   ap_fifo  |  rx_ipUdpMetaFifo_V_t  |    pointer   |
|rx_ipUdpMetaFifo_V_t_full_n    |  in |    1|   ap_fifo  |  rx_ipUdpMetaFifo_V_t  |    pointer   |
|rx_ipUdpMetaFifo_V_t_write     | out |    1|   ap_fifo  |  rx_ipUdpMetaFifo_V_t  |    pointer   |
|rx_ipUdpMetaFifo_V_m_din       | out |   16|   ap_fifo  |  rx_ipUdpMetaFifo_V_m  |    pointer   |
|rx_ipUdpMetaFifo_V_m_full_n    |  in |    1|   ap_fifo  |  rx_ipUdpMetaFifo_V_m  |    pointer   |
|rx_ipUdpMetaFifo_V_m_write     | out |    1|   ap_fifo  |  rx_ipUdpMetaFifo_V_m  |    pointer   |
|rx_ipUdpMetaFifo_V_l_din       | out |   16|   ap_fifo  |  rx_ipUdpMetaFifo_V_l  |    pointer   |
|rx_ipUdpMetaFifo_V_l_full_n    |  in |    1|   ap_fifo  |  rx_ipUdpMetaFifo_V_l  |    pointer   |
|rx_ipUdpMetaFifo_V_l_write     | out |    1|   ap_fifo  |  rx_ipUdpMetaFifo_V_l  |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P.i16P(i32* @rx_ip2udpMetaFifo_V_s, i16* @rx_ip2udpMetaFifo_V_1, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:208]   --->   Operation 3 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %merge_rx_meta.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:208]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i49P(i49* @rx_udpMetaFifo_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:208]   --->   Operation 5 'nbreadreq' 'tmp_64' <Predicate = (tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp_64, label %1, label %merge_rx_meta.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:208]   --->   Operation 6 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%empty = call { i32, i16 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i16P(i32* @rx_ip2udpMetaFifo_V_s, i16* @rx_ip2udpMetaFifo_V_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:210]   --->   Operation 7 'read' 'empty' <Predicate = (tmp & tmp_64)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_their_address_V = extractvalue { i32, i16 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:210]   --->   Operation 8 'extractvalue' 'tmp_their_address_V' <Predicate = (tmp & tmp_64)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%tmp35 = call i49 @_ssdm_op_Read.ap_fifo.volatile.i49P(i49* @rx_udpMetaFifo_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:211]   --->   Operation 9 'read' 'tmp35' <Predicate = (tmp & tmp_64)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_their_port_V = trunc i49 %tmp35 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:57->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:211]   --->   Operation 10 'trunc' 'tmp_their_port_V' <Predicate = (tmp & tmp_64)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_my_port_V = call i16 @_ssdm_op_PartSelect.i16.i49.i32.i32(i49 %tmp35, i32 16, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:57->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:211]   --->   Operation 11 'partselect' 'tmp_my_port_V' <Predicate = (tmp & tmp_64)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_length_V = call i16 @_ssdm_op_PartSelect.i16.i49.i32.i32(i49 %tmp35, i32 32, i32 47) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:57->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:211]   --->   Operation 12 'partselect' 'tmp_length_V' <Predicate = (tmp & tmp_64)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %tmp35, i32 48)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:57->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:211]   --->   Operation 13 'bitselect' 'tmp_65' <Predicate = (tmp & tmp_64)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_65, label %2, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:212]   --->   Operation 14 'br' <Predicate = (tmp & tmp_64)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @rx_ip2udpMetaFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @rx_ip2udpMetaFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @rx_ipUdpMetaFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @rx_ipUdpMetaFifo_V_m, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @rx_ipUdpMetaFifo_V_t_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @rx_ipUdpMetaFifo_V_t, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i49* @rx_udpMetaFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str177) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:202]   --->   Operation 22 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_their_address_V_2 = zext i32 %tmp_their_address_V to i128" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:215]   --->   Operation 23 'zext' 'tmp_their_address_V_2' <Predicate = (tmp & tmp_64 & tmp_65)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i16P.i16P.i16P(i128* @rx_ipUdpMetaFifo_V_t_1, i16* @rx_ipUdpMetaFifo_V_t, i16* @rx_ipUdpMetaFifo_V_m, i16* @rx_ipUdpMetaFifo_V_l, i128 %tmp_their_address_V_2, i16 %tmp_their_port_V, i16 %tmp_my_port_V, i16 %tmp_length_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:215]   --->   Operation 24 'write' <Predicate = (tmp & tmp_64 & tmp_65)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:216]   --->   Operation 25 'br' <Predicate = (tmp & tmp_64 & tmp_65)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %merge_rx_meta.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:217]   --->   Operation 26 'br' <Predicate = (tmp & tmp_64)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rx_ip2udpMetaFifo_V_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ip2udpMetaFifo_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_udpMetaFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ipUdpMetaFifo_V_t_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ipUdpMetaFifo_V_t]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ipUdpMetaFifo_V_m]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ipUdpMetaFifo_V_l]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                   (nbreadreq    ) [ 011]
br_ln208              (br           ) [ 000]
tmp_64                (nbreadreq    ) [ 011]
br_ln208              (br           ) [ 000]
empty                 (read         ) [ 000]
tmp_their_address_V   (extractvalue ) [ 011]
tmp35                 (read         ) [ 000]
tmp_their_port_V      (trunc        ) [ 011]
tmp_my_port_V         (partselect   ) [ 011]
tmp_length_V          (partselect   ) [ 011]
tmp_65                (bitselect    ) [ 011]
br_ln212              (br           ) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specpipeline_ln202    (specpipeline ) [ 000]
tmp_their_address_V_2 (zext         ) [ 000]
write_ln215           (write        ) [ 000]
br_ln216              (br           ) [ 000]
br_ln217              (br           ) [ 000]
ret_ln0               (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rx_ip2udpMetaFifo_V_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ip2udpMetaFifo_V_s"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rx_ip2udpMetaFifo_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ip2udpMetaFifo_V_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rx_udpMetaFifo_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udpMetaFifo_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_ipUdpMetaFifo_V_t_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ipUdpMetaFifo_V_t_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_ipUdpMetaFifo_V_t">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ipUdpMetaFifo_V_t"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx_ipUdpMetaFifo_V_m">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ipUdpMetaFifo_V_m"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rx_ipUdpMetaFifo_V_l">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ipUdpMetaFifo_V_l"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P.i16P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i49P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P.i16P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i49P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_nbreadreq_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="16" slack="0"/>
<pin id="58" dir="0" index="3" bw="1" slack="0"/>
<pin id="59" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_64_nbreadreq_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="49" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_64/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="empty_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="48" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="16" slack="0"/>
<pin id="76" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp35_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="49" slack="0"/>
<pin id="82" dir="0" index="1" bw="49" slack="0"/>
<pin id="83" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp35/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln215_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="0" index="3" bw="16" slack="0"/>
<pin id="91" dir="0" index="4" bw="16" slack="0"/>
<pin id="92" dir="0" index="5" bw="32" slack="0"/>
<pin id="93" dir="0" index="6" bw="16" slack="1"/>
<pin id="94" dir="0" index="7" bw="16" slack="1"/>
<pin id="95" dir="0" index="8" bw="16" slack="1"/>
<pin id="96" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln215/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_their_address_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="48" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_their_address_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_their_port_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="49" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_their_port_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_my_port_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="49" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="0" index="3" bw="6" slack="0"/>
<pin id="115" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_my_port_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_length_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="49" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="0" index="3" bw="7" slack="0"/>
<pin id="125" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_length_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_65_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="49" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_65/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_their_address_V_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_their_address_V_2/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="146" class="1005" name="tmp_64_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="150" class="1005" name="tmp_their_address_V_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_their_address_V "/>
</bind>
</comp>

<comp id="155" class="1005" name="tmp_their_port_V_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="1"/>
<pin id="157" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_their_port_V "/>
</bind>
</comp>

<comp id="160" class="1005" name="tmp_my_port_V_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_my_port_V "/>
</bind>
</comp>

<comp id="165" class="1005" name="tmp_length_V_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="1"/>
<pin id="167" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_length_V "/>
</bind>
</comp>

<comp id="170" class="1005" name="tmp_65_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="97"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="105"><net_src comp="72" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="80" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="80" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="80" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="80" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="138" pin="1"/><net_sink comp="86" pin=5"/></net>

<net id="145"><net_src comp="54" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="64" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="102" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="158"><net_src comp="106" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="86" pin=6"/></net>

<net id="163"><net_src comp="110" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="86" pin=7"/></net>

<net id="168"><net_src comp="120" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="86" pin=8"/></net>

<net id="173"><net_src comp="130" pin="3"/><net_sink comp="170" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rx_ip2udpMetaFifo_V_s | {}
	Port: rx_ip2udpMetaFifo_V_1 | {}
	Port: rx_udpMetaFifo_V | {}
	Port: rx_ipUdpMetaFifo_V_t_1 | {2 }
	Port: rx_ipUdpMetaFifo_V_t | {2 }
	Port: rx_ipUdpMetaFifo_V_m | {2 }
	Port: rx_ipUdpMetaFifo_V_l | {2 }
 - Input state : 
	Port: merge_rx_meta : rx_ip2udpMetaFifo_V_s | {1 }
	Port: merge_rx_meta : rx_ip2udpMetaFifo_V_1 | {1 }
	Port: merge_rx_meta : rx_udpMetaFifo_V | {1 }
	Port: merge_rx_meta : rx_ipUdpMetaFifo_V_t_1 | {}
	Port: merge_rx_meta : rx_ipUdpMetaFifo_V_t | {}
	Port: merge_rx_meta : rx_ipUdpMetaFifo_V_m | {}
	Port: merge_rx_meta : rx_ipUdpMetaFifo_V_l | {}
  - Chain level:
	State 1
		br_ln212 : 1
	State 2
		write_ln215 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|
| Operation|        Functional Unit       |
|----------|------------------------------|
| nbreadreq|      tmp_nbreadreq_fu_54     |
|          |    tmp_64_nbreadreq_fu_64    |
|----------|------------------------------|
|   read   |       empty_read_fu_72       |
|          |       tmp35_read_fu_80       |
|----------|------------------------------|
|   write  |    write_ln215_write_fu_86   |
|----------|------------------------------|
|extractvalue|  tmp_their_address_V_fu_102  |
|----------|------------------------------|
|   trunc  |    tmp_their_port_V_fu_106   |
|----------|------------------------------|
|partselect|     tmp_my_port_V_fu_110     |
|          |      tmp_length_V_fu_120     |
|----------|------------------------------|
| bitselect|         tmp_65_fu_130        |
|----------|------------------------------|
|   zext   | tmp_their_address_V_2_fu_138 |
|----------|------------------------------|
|   Total  |                              |
|----------|------------------------------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       tmp_64_reg_146      |    1   |
|       tmp_65_reg_170      |    1   |
|    tmp_length_V_reg_165   |   16   |
|   tmp_my_port_V_reg_160   |   16   |
|        tmp_reg_142        |    1   |
|tmp_their_address_V_reg_150|   32   |
|  tmp_their_port_V_reg_155 |   16   |
+---------------------------+--------+
|           Total           |   83   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   83   |
+-----------+--------+
|   Total   |   83   |
+-----------+--------+
