Designed verilog HDL for 4*4 array multiplier using AND Gate, Half Adder and Full Adder
