# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:42 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 00:25:44 on Jun 06,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:44 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 00:25:44 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:44 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 00:25:44 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:44 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 00:25:44 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:44 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 00:25:45 on Jun 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:45 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 00:25:45 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work LFSR_10_bit_testbench 
# Start time: 00:25:46 on Jun 06,2022
# Loading sv_std.std
# Loading work.LFSR_10_bit_testbench
# Loading work.LFSR_10_bit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlftzczctm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzczctm
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./LFSR_10_bit.sv(42)
#    Time: 102550 ps  Iteration: 1  Instance: /LFSR_10_bit_testbench
# Break in Module LFSR_10_bit_testbench at ./LFSR_10_bit.sv line 42
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:19 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 00:29:19 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:19 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 00:29:19 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:19 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# flat_compact(): DATABASE ERROR: cannot insert fileid=-1 exemptname=(null) into auxiliary database (path=C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/work auxid=1, gen=69)
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 00:29:19 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:19 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 00:29:19 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:19 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 00:29:19 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:19 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 00:29:19 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:29:22 on Jun 06,2022, Elapsed time: 0:03:36
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work board_state_testbench 
# Start time: 00:29:22 on Jun 06,2022
# Loading sv_std.std
# Loading work.board_state_testbench
# Loading work.board_state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlftinn4mw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftinn4mw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./board_state.sv(136)
#    Time: 4050 ps  Iteration: 1  Instance: /board_state_testbench
# Break in Module board_state_testbench at ./board_state.sv line 136
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:47 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 00:43:47 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:47 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 00:43:47 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:47 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 00:43:47 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:47 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 00:43:47 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:47 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# ** Error (suppressible): (vlog-7033) ./board_state.sv(44): Variable 'i' driven in a combinational block, may not be driven by any other process. See ./board_state.sv(29).
# ** Error (suppressible): (vlog-7033) ./board_state.sv(44): Variable 'i' driven in a combinational block, may not be driven by any other process. See ./board_state.sv(29).
# ** Error (suppressible): (vlog-7033) ./board_state.sv(45): Variable 'j' driven in a combinational block, may not be driven by any other process. See ./board_state.sv(30).
# ** Error (suppressible): (vlog-7033) ./board_state.sv(45): Variable 'j' driven in a combinational block, may not be driven by any other process. See ./board_state.sv(30).
# ** Error (suppressible): (vlog-7033) ./board_state.sv(52): Variable 'i' driven in a combinational block, may not be driven by any other process. See ./board_state.sv(29).
# ** Error (suppressible): (vlog-7033) ./board_state.sv(52): Variable 'i' driven in a combinational block, may not be driven by any other process. See ./board_state.sv(29).
# ** Error (suppressible): (vlog-7033) ./board_state.sv(53): Variable 'j' driven in a combinational block, may not be driven by any other process. See ./board_state.sv(30).
# ** Error (suppressible): (vlog-7033) ./board_state.sv(53): Variable 'j' driven in a combinational block, may not be driven by any other process. See ./board_state.sv(30).
# ** Error (suppressible): (vlog-7033) ./board_state.sv(65): Variable 'i' driven in a combinational block, may not be driven by any other process. See ./board_state.sv(29).
# ** Error (suppressible): (vlog-7033) ./board_state.sv(65): Variable 'i' driven in a combinational block, may not be driven by any other process. See ./board_state.sv(29).
# ** Error (suppressible): (vlog-7033) ./board_state.sv(66): Variable 'j' driven in a combinational block, may not be driven by any other process. See ./board_state.sv(30).
# ** Error (suppressible): (vlog-7033) ./board_state.sv(66): Variable 'j' driven in a combinational block, may not be driven by any other process. See ./board_state.sv(30).
# -- Compiling module board_state_testbench
# End time: 00:43:47 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./board_state.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:42 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 00:45:42 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:42 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 00:45:42 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:42 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 00:45:42 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:42 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# flat_compact(): DATABASE ERROR: cannot insert fileid=-1 exemptname=(null) into auxiliary database (path=C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/work auxid=1, gen=69)
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 00:45:42 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:42 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 00:45:42 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:42 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 00:45:42 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:45:48 on Jun 06,2022, Elapsed time: 0:16:26
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work board_state_testbench 
# Start time: 00:45:48 on Jun 06,2022
# Loading sv_std.std
# Loading work.board_state_testbench
# Loading work.board_state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlft2qsb84".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2qsb84
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./board_state.sv(141)
#    Time: 4050 ps  Iteration: 1  Instance: /board_state_testbench
# Break in Module board_state_testbench at ./board_state.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:35 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:12:35 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:35 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 01:12:35 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:35 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 01:12:35 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:35 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 01:12:35 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:35 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 01:12:35 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:35 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 01:12:35 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:12:38 on Jun 06,2022, Elapsed time: 0:26:50
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work board_state_testbench 
# Start time: 01:12:38 on Jun 06,2022
# Loading sv_std.std
# Loading work.board_state_testbench
# Loading work.board_state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlftch7jzr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftch7jzr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./board_state.sv(143)
#    Time: 4050 ps  Iteration: 1  Instance: /board_state_testbench
# Break in Module board_state_testbench at ./board_state.sv line 143
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:28 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:15:29 on Jun 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:29 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 01:15:29 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:29 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 01:15:29 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:29 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# flat_compact(): DATABASE ERROR: cannot insert fileid=-1 exemptname=(null) into auxiliary database (path=C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/work auxid=1, gen=69)
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 01:15:29 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:29 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 01:15:29 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:29 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 01:15:29 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:15:33 on Jun 06,2022, Elapsed time: 0:02:55
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work board_state_testbench 
# Start time: 01:15:33 on Jun 06,2022
# Loading sv_std.std
# Loading work.board_state_testbench
# Loading work.board_state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlft7ei9z2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7ei9z2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./board_state.sv(144)
#    Time: 4050 ps  Iteration: 1  Instance: /board_state_testbench
# Break in Module board_state_testbench at ./board_state.sv line 144
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:41 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:18:41 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:41 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 01:18:41 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:41 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 01:18:41 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:41 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 01:18:41 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:41 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 01:18:42 on Jun 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:42 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 01:18:42 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:18:45 on Jun 06,2022, Elapsed time: 0:03:12
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work board_state_testbench 
# Start time: 01:18:45 on Jun 06,2022
# Loading sv_std.std
# Loading work.board_state_testbench
# Loading work.board_state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlftme9wms".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftme9wms
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./board_state.sv(144)
#    Time: 4050 ps  Iteration: 1  Instance: /board_state_testbench
# Break in Module board_state_testbench at ./board_state.sv line 144
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:26 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:21:26 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:26 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 01:21:26 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:26 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# flat_compact(): DATABASE ERROR: cannot insert fileid=-1 exemptname=(null) into auxiliary database (path=C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/work auxid=1, gen=69)
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 01:21:26 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:26 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 01:21:26 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:26 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 01:21:26 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:26 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 01:21:26 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:21:31 on Jun 06,2022, Elapsed time: 0:02:46
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work board_state_testbench 
# Start time: 01:21:31 on Jun 06,2022
# Loading sv_std.std
# Loading work.board_state_testbench
# Loading work.board_state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlft311k5m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft311k5m
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./board_state.sv(142)
#    Time: 4050 ps  Iteration: 1  Instance: /board_state_testbench
# Break in Module board_state_testbench at ./board_state.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:25 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:31:25 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:25 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 01:31:25 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:25 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 01:31:25 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:25 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 01:31:25 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:25 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 01:31:25 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:25 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 01:31:25 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:31:30 on Jun 06,2022, Elapsed time: 0:09:59
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work board_state_testbench 
# Start time: 01:31:30 on Jun 06,2022
# Loading sv_std.std
# Loading work.board_state_testbench
# Loading work.board_state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlftih3c2c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftih3c2c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./board_state.sv(148)
#    Time: 4050 ps  Iteration: 1  Instance: /board_state_testbench
# Break in Module board_state_testbench at ./board_state.sv line 148
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:17 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 02:34:17 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:17 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# flat_compact(): DATABASE ERROR: cannot insert fileid=-1 exemptname=(null) into auxiliary database (path=C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/work auxid=1, gen=69)
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 02:34:17 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:17 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 02:34:17 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:17 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 02:34:17 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:17 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 02:34:17 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:17 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 02:34:17 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:34:22 on Jun 06,2022, Elapsed time: 1:02:52
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work board_state_testbench 
# Start time: 02:34:22 on Jun 06,2022
# Loading sv_std.std
# Loading work.board_state_testbench
# Loading work.board_state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlftn3m3cd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn3m3cd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./board_state.sv(147)
#    Time: 4050 ps  Iteration: 1  Instance: /board_state_testbench
# Break in Module board_state_testbench at ./board_state.sv line 147
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:35:52 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 02:35:52 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:35:52 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 02:35:52 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:35:52 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 02:35:52 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:35:52 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 02:35:52 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:35:52 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 02:35:52 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:35:52 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 02:35:52 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:35:58 on Jun 06,2022, Elapsed time: 0:01:36
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work board_state_testbench 
# Start time: 02:35:58 on Jun 06,2022
# Loading sv_std.std
# Loading work.board_state_testbench
# Loading work.board_state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlftxjixvz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxjixvz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./board_state.sv(147)
#    Time: 4050 ps  Iteration: 1  Instance: /board_state_testbench
# Break in Module board_state_testbench at ./board_state.sv line 147
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:37:38 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# flat_compact(): DATABASE ERROR: cannot insert fileid=-1 exemptname=(null) into auxiliary database (path=C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/work auxid=1, gen=69)
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 02:37:38 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:37:38 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 02:37:38 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:37:38 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 02:37:38 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:37:38 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 02:37:38 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:37:38 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 02:37:38 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:37:38 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 02:37:38 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:37:44 on Jun 06,2022, Elapsed time: 0:01:46
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work board_state_testbench 
# Start time: 02:37:44 on Jun 06,2022
# Loading sv_std.std
# Loading work.board_state_testbench
# Loading work.board_state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlft21j10h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft21j10h
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./board_state.sv(147)
#    Time: 4050 ps  Iteration: 1  Instance: /board_state_testbench
# Break in Module board_state_testbench at ./board_state.sv line 147
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:28 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 03:08:28 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:28 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 03:08:28 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:28 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 03:08:29 on Jun 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:29 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 03:08:29 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:29 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 03:08:29 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:29 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# flat_compact(): DATABASE ERROR: cannot insert fileid=-1 exemptname=(null) into auxiliary database (path=C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/work auxid=1, gen=69)
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 03:08:29 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:29 on Jun 06,2022
# vlog -reportprogress 300 ./collision_checker 
# ** Error: (vlog-7) Failed to open design unit file "./collision_checker" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 03:08:29 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./collision_checker""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:53 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 03:08:53 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:54 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 03:08:54 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:54 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 03:08:54 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:54 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 03:08:54 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:54 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 03:08:54 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:54 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 03:08:54 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:54 on Jun 06,2022
# vlog -reportprogress 300 ./collision_checker.sv 
# -- Compiling module collision_checker
# -- Compiling module collision_checker_testbench
# 
# Top level modules:
# 	collision_checker
# 	collision_checker_testbench
# End time: 03:08:54 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:08:57 on Jun 06,2022, Elapsed time: 0:31:13
# Errors: 4, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work collision_checker_testbench 
# Start time: 03:08:57 on Jun 06,2022
# Loading sv_std.std
# Loading work.collision_checker_testbench
# Loading work.board_state
# ** Warning: (vsim-3839) ./collision_checker.sv(51): Variable '/collision_checker_testbench/GrnPixels[9]', driven via a port connection, is multiply driven. See ./collision_checker.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /collision_checker_testbench File: ./collision_checker.sv
# ** Warning: (vsim-3839) ./collision_checker.sv(50): Variable '/collision_checker_testbench/GrnPixels[15]', driven via a port connection, is multiply driven. See ./collision_checker.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /collision_checker_testbench File: ./collision_checker.sv
# ** Warning: (vsim-3839) ./collision_checker.sv(46): Variable '/collision_checker_testbench/GrnPixels', driven via a port connection, is multiply driven. See ./collision_checker.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /collision_checker_testbench File: ./collision_checker.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlftn0jcfk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn0jcfk
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i00'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i01'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i10'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i11'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel0'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel1'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/out'.
# Executing ONERROR command at macro ./wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collision_checker.sv(89)
#    Time: 4050 ps  Iteration: 1  Instance: /collision_checker_testbench
# Break in Module collision_checker_testbench at ./collision_checker.sv line 89
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 03:10:53 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 03:10:53 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 03:10:53 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 03:10:53 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 03:10:53 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# flat_compact(): DATABASE ERROR: cannot insert fileid=-1 exemptname=(null) into auxiliary database (path=C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/work auxid=1, gen=69)
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 03:10:53 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Jun 06,2022
# vlog -reportprogress 300 ./collision_checker.sv 
# -- Compiling module collision_checker
# -- Compiling module collision_checker_testbench
# 
# Top level modules:
# 	collision_checker_testbench
# End time: 03:10:53 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:10:56 on Jun 06,2022, Elapsed time: 0:01:59
# Errors: 21, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work collision_checker_testbench 
# Start time: 03:10:56 on Jun 06,2022
# Loading sv_std.std
# Loading work.collision_checker_testbench
# Loading work.collision_checker
# ** Warning: (vsim-3015) ./collision_checker.sv(34): [PCDPC] - Port size (2) does not match connection size (1) for port 'result'. The port definition is at: ./collision_checker.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /collision_checker_testbench/dut File: ./collision_checker.sv
# ** Warning: (vsim-3015) ./collision_checker.sv(34): [PCDPC] - Port size (5) does not match connection size (4) for port 'pos'. The port definition is at: ./collision_checker.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /collision_checker_testbench/dut File: ./collision_checker.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlft3c8f47".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3c8f47
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i00'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i01'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i10'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i11'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel0'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel1'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/out'.
# Executing ONERROR command at macro ./wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collision_checker.sv(89)
#    Time: 4050 ps  Iteration: 1  Instance: /collision_checker_testbench
# Break in Module collision_checker_testbench at ./collision_checker.sv line 89
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:30 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 03:12:30 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:30 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 03:12:30 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:31 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 03:12:31 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:31 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 03:12:31 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:31 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 03:12:31 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:31 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 03:12:31 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:31 on Jun 06,2022
# vlog -reportprogress 300 ./collision_checker.sv 
# -- Compiling module collision_checker
# -- Compiling module collision_checker_testbench
# 
# Top level modules:
# 	collision_checker_testbench
# End time: 03:12:31 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:12:36 on Jun 06,2022, Elapsed time: 0:01:40
# Errors: 21, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work collision_checker_testbench 
# Start time: 03:12:36 on Jun 06,2022
# Loading sv_std.std
# Loading work.collision_checker_testbench
# Loading work.collision_checker
# ** Warning: (vsim-3015) ./collision_checker.sv(34): [PCDPC] - Port size (5) does not match connection size (4) for port 'pos'. The port definition is at: ./collision_checker.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /collision_checker_testbench/dut File: ./collision_checker.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlfttvm103".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttvm103
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i00'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i01'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i10'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i11'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel0'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel1'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/out'.
# Executing ONERROR command at macro ./wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collision_checker.sv(89)
#    Time: 4050 ps  Iteration: 1  Instance: /collision_checker_testbench
# Break in Module collision_checker_testbench at ./collision_checker.sv line 89
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:26 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 03:13:26 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:26 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 03:13:26 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:26 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 03:13:26 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:26 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# flat_compact(): DATABASE ERROR: cannot insert fileid=-1 exemptname=(null) into auxiliary database (path=C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/work auxid=1, gen=69)
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 03:13:26 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:26 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 03:13:26 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:26 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 03:13:26 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:26 on Jun 06,2022
# vlog -reportprogress 300 ./collision_checker.sv 
# -- Compiling module collision_checker
# -- Compiling module collision_checker_testbench
# 
# Top level modules:
# 	collision_checker_testbench
# End time: 03:13:26 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:13:30 on Jun 06,2022, Elapsed time: 0:00:54
# Errors: 21, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work collision_checker_testbench 
# Start time: 03:13:30 on Jun 06,2022
# Loading sv_std.std
# Loading work.collision_checker_testbench
# Loading work.collision_checker
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlftv6e1nm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv6e1nm
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i00'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i01'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i10'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i11'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel0'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel1'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/out'.
# Executing ONERROR command at macro ./wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collision_checker.sv(89)
#    Time: 4050 ps  Iteration: 1  Instance: /collision_checker_testbench
# Break in Module collision_checker_testbench at ./collision_checker.sv line 89
add wave -position end  sim:/collision_checker_testbench/CLK
add wave -position end  sim:/collision_checker_testbench/RST
add wave -position end  sim:/collision_checker_testbench/GrnPixels
add wave -position end  sim:/collision_checker_testbench/pos
add wave -position end  sim:/collision_checker_testbench/result
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/collision_checker_wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/collision_checker_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:41 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 03:14:41 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:41 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 03:14:41 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:41 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 03:14:41 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:41 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 03:14:41 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:41 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 03:14:41 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:41 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 03:14:41 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:41 on Jun 06,2022
# vlog -reportprogress 300 ./collision_checker.sv 
# -- Compiling module collision_checker
# -- Compiling module collision_checker_testbench
# 
# Top level modules:
# 	collision_checker_testbench
# End time: 03:14:42 on Jun 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 03:14:44 on Jun 06,2022, Elapsed time: 0:01:14
# Errors: 21, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work collision_checker_testbench 
# Start time: 03:14:44 on Jun 06,2022
# Loading sv_std.std
# Loading work.collision_checker_testbench
# Loading work.collision_checker
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlft2d75m3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2d75m3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collision_checker.sv(89)
#    Time: 4050 ps  Iteration: 1  Instance: /collision_checker_testbench
# Break in Module collision_checker_testbench at ./collision_checker.sv line 89
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:20 on Jun 06,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# flat_compact(): DATABASE ERROR: cannot insert fileid=-1 exemptname=(null) into auxiliary database (path=C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/work auxid=1, gen=69)
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 03:17:20 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:20 on Jun 06,2022
# vlog -reportprogress 300 ./kinematics.sv 
# -- Compiling module kinematics
# -- Compiling module kinematics_testbench
# 
# Top level modules:
# 	kinematics_testbench
# End time: 03:17:20 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:20 on Jun 06,2022
# vlog -reportprogress 300 ./position.sv 
# -- Compiling module position
# -- Compiling module position_testbench
# 
# Top level modules:
# 	position_testbench
# End time: 03:17:20 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:20 on Jun 06,2022
# vlog -reportprogress 300 ./pipe_generator.sv 
# -- Compiling module pipe_generator
# -- Compiling module pipe_generator_testbench
# 
# Top level modules:
# 	pipe_generator_testbench
# End time: 03:17:20 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:20 on Jun 06,2022
# vlog -reportprogress 300 ./board_state.sv 
# -- Compiling module board_state
# -- Compiling module board_state_testbench
# 
# Top level modules:
# 	board_state_testbench
# End time: 03:17:20 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:20 on Jun 06,2022
# vlog -reportprogress 300 ./LFSR_10_bit.sv 
# -- Compiling module LFSR_10_bit
# -- Compiling module LFSR_10_bit_testbench
# 
# Top level modules:
# 	LFSR_10_bit_testbench
# End time: 03:17:20 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:20 on Jun 06,2022
# vlog -reportprogress 300 ./collision_checker.sv 
# -- Compiling module collision_checker
# -- Compiling module collision_checker_testbench
# 
# Top level modules:
# 	collision_checker_testbench
# End time: 03:17:20 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:17:26 on Jun 06,2022, Elapsed time: 0:02:42
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work collision_checker_testbench 
# Start time: 03:17:26 on Jun 06,2022
# Loading sv_std.std
# Loading work.collision_checker_testbench
# Loading work.collision_checker
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-365PC26  ProcessID: 12924
#           Attempting to use alternate WLF file "./wlft7wfyxx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7wfyxx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collision_checker.sv(89)
#    Time: 4050 ps  Iteration: 1  Instance: /collision_checker_testbench
# Break in Module collision_checker_testbench at ./collision_checker.sv line 89
# End time: 15:47:56 on Jun 06,2022, Elapsed time: 12:30:30
# Errors: 0, Warnings: 2
