NDSummary.OnToolTipsLoaded("File6:svdb_ral_uvm/tb_uvm/rtl/design.sv",{89:"<div class=\"NDToolTip TFile LSystemVerilog\"><div class=\"TTSummary\">Copyright (c) 2025 IC Verimeter. All rights reserved.</div></div>",90:"<div class=\"NDToolTip TModule LSystemVerilog\"><div class=\"TTSummary\">Register block DUT implementing REGBUS protocol interface</div></div>",91:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">Defines the base address and address range for the register block</div></div>",92:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">Defines the address offsets for each register in the block</div></div>",93:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">Internal registers with different access types</div></div>",95:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype95\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] status_register</div></div><div class=\"TTSummary\">Read-only status register containing system status information. This register holds the system_ready bit and other status indicators. Can only be read by the bus interface, writes are ignored and generate error responses.</div></div>",96:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype96\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] control_register</div></div><div class=\"TTSummary\">Write-only control register containing system control bits. This register holds the reset_system bit and other control signals. Can only be written by the bus interface, reads generate error responses.</div></div>",97:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype97\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] configuration_register</div></div><div class=\"TTSummary\">Read/write configuration register containing system configuration settings.&nbsp; This register holds the operation_mode field and other configuration bits.&nbsp; Supports both read and write operations through the bus interface.</div></div>",98:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype98\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] security_register</div></div><div class=\"TTSummary\">Read/write-once security register containing security level settings.&nbsp; This register can only be written once after reset. Subsequent write attempts are ignored. Read operations always return the current value.</div></div>",99:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype99\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>] status_flags</div></div><div class=\"TTSummary\">Read-only status flags register containing various status indicators and error flags. This 8-bit register provides detailed status information and is zero-extended to 32 bits when read.</div></div>",100:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype100\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">3</span>:<span class=\"SHNumber\">0</span>] control_bits</div></div><div class=\"TTSummary\">Read/write control bits register containing fine-grained control signals.&nbsp; This 4-bit register provides additional control capabilities and is zero-extended to 32 bits when read.</div></div>",101:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype101\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> security_written</div></div><div class=\"TTSummary\">Flag to track if the security_register has been written once after reset.&nbsp; This signal prevents multiple writes to the write-once security register.&nbsp; Set to 1\'b1 after the first write to security_register.</div></div>"});