<use f='tvm/include/tvm/ir/expr.h' l='586' u='c' c='_ZNK3tvm4BoolntEv'/>
<use f='tvm/include/tvm/ir/expr.h' l='587' u='c' c='_ZNK3tvm4BoolcvbEv'/>
<use f='tvm/src/target/source/codegen_cuda.cc' l='762' u='c' c='_ZN3tvm7codegen11CodeGenCUDA10VisitExpr_EPKNS_3tir8CallNodeERSo'/>
<use f='tvm/src/target/source/codegen_cuda.cc' l='802' u='c' c='_ZN3tvm7codegen11CodeGenCUDA10VisitExpr_EPKNS_3tir8CallNodeERSo'/>
<use f='tvm/src/target/source/codegen_cuda.cc' l='816' u='c' c='_ZN3tvm7codegen11CodeGenCUDA10VisitExpr_EPKNS_3tir8CallNodeERSo'/>
<use f='tvm/src/tir/usmp/transform/convert_pool_allocations_to_offsets.cc' l='462' u='c' c='_ZN3tvm3tir4usmp9transform31ConvertPoolAllocationsToOffsetsERKNS_7runtime3MapINS0_4StmtENS1_14PoolAllocationEvvEENS_4BoolE'/>
