vendor_name = ModelSim
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Testbench.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Gates.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/DUT.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Decoder3to8.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Decoder2to4.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/FullAdder.vhd
source_file = 1, /home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector[2]~I\, input_vector[2], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \add_instance|carry|Y~0\, add_instance|carry|Y~0, DUT, 1
instance = comp, \add_instance|sum|Y~0\, add_instance|sum|Y~0, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
instance = comp, \output_vector[1]~I\, output_vector[1], DUT, 1
