#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555b4d10a4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555b4d12f840 .scope module, "addiu" "addiu" 3 1;
 .timescale 0 0;
P_0x555b4d170eb0 .param/l "TIMEOUT_CYCLES" 0 3 24, +C4<00000000000000000010011100010000>;
v0x555b4d1d5870_0 .net "active", 0 0, v0x555b4d1d25e0_0;  1 drivers
v0x555b4d1d5940_0 .var "clk", 0 0;
v0x555b4d1d59e0_0 .var "clk_enable", 0 0;
v0x555b4d1d5ae0_0 .net "data_address", 31 0, L_0x555b4d1e9af0;  1 drivers
v0x555b4d1d5bb0_0 .net "data_read", 0 0, L_0x555b4d1a0f70;  1 drivers
v0x555b4d1d5c50_0 .var "data_readdata", 31 0;
v0x555b4d1d5d20_0 .net "data_write", 0 0, L_0x555b4d1ad160;  1 drivers
v0x555b4d1d5df0_0 .net "data_writedata", 31 0, L_0x555b4d172450;  1 drivers
v0x555b4d1d5ec0_0 .net "instr_address", 31 0, L_0x555b4d1eb6e0;  1 drivers
v0x555b4d1d6020_0 .var "instr_readdata", 31 0;
v0x555b4d1d60f0_0 .net "register_v0", 31 0, L_0x555b4d12e820;  1 drivers
v0x555b4d1d61c0_0 .var "reset", 0 0;
E_0x555b4d132280 .event negedge, v0x555b4d1cbb30_0;
S_0x555b4d18f760 .scope module, "h" "mips_cpu_harvard" 3 63, 4 1 0, S_0x555b4d12f840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
v0x555b4d1ce260_2 .array/port v0x555b4d1ce260, 2;
L_0x555b4d12e820 .functor BUFZ 32, v0x555b4d1ce260_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b4d1a0f70 .functor BUFZ 1, v0x555b4d1cb3d0_0, C4<0>, C4<0>, C4<0>;
L_0x555b4d1ad160 .functor BUFZ 1, v0x555b4d1cb550_0, C4<0>, C4<0>, C4<0>;
L_0x555b4d1e71a0 .functor OR 1, L_0x555b4d1e7a90, L_0x555b4d1e7db0, C4<0>, C4<0>;
L_0x555b4d139300 .functor BUFZ 1, v0x555b4d1cb7b0_0, C4<0>, C4<0>, C4<0>;
L_0x555b4d172450 .functor BUFZ 32, L_0x555b4d1ebff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b4d1e8ca0 .functor BUFZ 32, L_0x555b4d1ebda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b4d1e9990 .functor BUFZ 4, v0x555b4d1caec0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555b4d1e9af0 .functor BUFZ 32, v0x555b4d1ca730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b4d1e9eb0 .functor BUFZ 32, L_0x555b4d1ebda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b4d1eb6e0 .functor BUFZ 32, v0x555b4d1cd060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b4d1eb7a0 .functor BUFZ 32, v0x555b4d1ca730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b4d1eb8d0 .functor BUFZ 32, v0x555b4d1ca810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b4d1eb990 .functor BUFZ 1, v0x555b4d1ca0f0_0, C4<0>, C4<0>, C4<0>;
L_0x555b4d1eb860 .functor BUFZ 1, v0x555b4d1ca330_0, C4<0>, C4<0>, C4<0>;
L_0x7fe8871f6498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cecf0_0 .net/2u *"_ivl_100", 31 0, L_0x7fe8871f6498;  1 drivers
v0x555b4d1cedf0_0 .net *"_ivl_102", 0 0, L_0x555b4d1e8ef0;  1 drivers
L_0x7fe8871f64e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1ceeb0_0 .net/2u *"_ivl_104", 15 0, L_0x7fe8871f64e0;  1 drivers
v0x555b4d1cef70_0 .net *"_ivl_107", 15 0, L_0x555b4d1e9120;  1 drivers
v0x555b4d1cf050_0 .net *"_ivl_108", 31 0, L_0x555b4d1e92d0;  1 drivers
v0x555b4d1cf180_0 .net *"_ivl_126", 31 0, L_0x555b4d1e9fd0;  1 drivers
L_0x7fe8871f6528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cf260_0 .net *"_ivl_129", 30 0, L_0x7fe8871f6528;  1 drivers
L_0x7fe8871f6570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cf340_0 .net/2u *"_ivl_130", 31 0, L_0x7fe8871f6570;  1 drivers
v0x555b4d1cf420_0 .net *"_ivl_132", 0 0, L_0x555b4d1e9ca0;  1 drivers
L_0x7fe8871f65b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cf4e0_0 .net/2u *"_ivl_134", 0 0, L_0x7fe8871f65b8;  1 drivers
v0x555b4d1cf5c0_0 .net *"_ivl_138", 31 0, L_0x555b4d1ea510;  1 drivers
v0x555b4d1cf6a0_0 .net *"_ivl_14", 31 0, L_0x555b4d1d6830;  1 drivers
L_0x7fe8871f6600 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cf780_0 .net *"_ivl_141", 30 0, L_0x7fe8871f6600;  1 drivers
L_0x7fe8871f6648 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cf860_0 .net/2u *"_ivl_142", 31 0, L_0x7fe8871f6648;  1 drivers
v0x555b4d1cf940_0 .net *"_ivl_144", 0 0, L_0x555b4d1ea600;  1 drivers
L_0x7fe8871f6690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cfa00_0 .net/2u *"_ivl_146", 0 0, L_0x7fe8871f6690;  1 drivers
v0x555b4d1cfae0_0 .net *"_ivl_150", 31 0, L_0x555b4d1eaa70;  1 drivers
L_0x7fe8871f66d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cfcd0_0 .net *"_ivl_153", 30 0, L_0x7fe8871f66d8;  1 drivers
L_0x7fe8871f6720 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cfdb0_0 .net/2u *"_ivl_154", 31 0, L_0x7fe8871f6720;  1 drivers
v0x555b4d1cfe90_0 .net *"_ivl_156", 0 0, L_0x555b4d1eacc0;  1 drivers
L_0x7fe8871f6768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cff50_0 .net/2u *"_ivl_158", 0 0, L_0x7fe8871f6768;  1 drivers
v0x555b4d1d0030_0 .net *"_ivl_162", 31 0, L_0x555b4d1eb150;  1 drivers
L_0x7fe8871f67b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d0110_0 .net *"_ivl_165", 30 0, L_0x7fe8871f67b0;  1 drivers
L_0x7fe8871f67f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d01f0_0 .net/2u *"_ivl_166", 31 0, L_0x7fe8871f67f8;  1 drivers
v0x555b4d1d02d0_0 .net *"_ivl_168", 0 0, L_0x555b4d1eb240;  1 drivers
L_0x7fe8871f6018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d0390_0 .net *"_ivl_17", 30 0, L_0x7fe8871f6018;  1 drivers
L_0x7fe8871f6840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d0470_0 .net/2u *"_ivl_170", 0 0, L_0x7fe8871f6840;  1 drivers
L_0x7fe8871f6060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d0550_0 .net/2u *"_ivl_18", 31 0, L_0x7fe8871f6060;  1 drivers
v0x555b4d1d0630_0 .net *"_ivl_20", 0 0, L_0x555b4d1e6980;  1 drivers
L_0x7fe8871f60a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d06f0_0 .net/2u *"_ivl_22", 4 0, L_0x7fe8871f60a8;  1 drivers
v0x555b4d1d07d0_0 .net *"_ivl_24", 31 0, L_0x555b4d1e6b00;  1 drivers
L_0x7fe8871f60f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d08b0_0 .net *"_ivl_27", 30 0, L_0x7fe8871f60f0;  1 drivers
L_0x7fe8871f6138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d0990_0 .net/2u *"_ivl_28", 31 0, L_0x7fe8871f6138;  1 drivers
v0x555b4d1d0c80_0 .net *"_ivl_30", 0 0, L_0x555b4d1e6c90;  1 drivers
v0x555b4d1d0d40_0 .net *"_ivl_33", 4 0, L_0x555b4d1e6e20;  1 drivers
v0x555b4d1d0e20_0 .net *"_ivl_35", 4 0, L_0x555b4d1e6ec0;  1 drivers
v0x555b4d1d0f00_0 .net *"_ivl_36", 4 0, L_0x555b4d1e6fc0;  1 drivers
v0x555b4d1d0fe0_0 .net *"_ivl_40", 31 0, L_0x555b4d1e7350;  1 drivers
L_0x7fe8871f6180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d10c0_0 .net *"_ivl_43", 30 0, L_0x7fe8871f6180;  1 drivers
L_0x7fe8871f61c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d11a0_0 .net/2u *"_ivl_44", 31 0, L_0x7fe8871f61c8;  1 drivers
v0x555b4d1d1280_0 .net *"_ivl_46", 0 0, L_0x555b4d1e7490;  1 drivers
v0x555b4d1d1340_0 .net *"_ivl_48", 31 0, L_0x555b4d1e7650;  1 drivers
L_0x7fe8871f6210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d1420_0 .net *"_ivl_51", 30 0, L_0x7fe8871f6210;  1 drivers
L_0x7fe8871f6258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d1500_0 .net/2u *"_ivl_52", 31 0, L_0x7fe8871f6258;  1 drivers
v0x555b4d1d15e0_0 .net *"_ivl_54", 0 0, L_0x555b4d1e7820;  1 drivers
v0x555b4d1d16a0_0 .net *"_ivl_56", 31 0, L_0x555b4d1e79a0;  1 drivers
L_0x7fe8871f62a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d1780_0 .net *"_ivl_59", 30 0, L_0x7fe8871f62a0;  1 drivers
L_0x7fe8871f62e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d1860_0 .net/2u *"_ivl_60", 31 0, L_0x7fe8871f62e8;  1 drivers
v0x555b4d1d1940_0 .net *"_ivl_62", 0 0, L_0x555b4d1e7a90;  1 drivers
v0x555b4d1d1a00_0 .net *"_ivl_64", 31 0, L_0x555b4d1e7c70;  1 drivers
L_0x7fe8871f6330 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d1ae0_0 .net *"_ivl_67", 30 0, L_0x7fe8871f6330;  1 drivers
L_0x7fe8871f6378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d1bc0_0 .net/2u *"_ivl_68", 31 0, L_0x7fe8871f6378;  1 drivers
v0x555b4d1d1ca0_0 .net *"_ivl_70", 0 0, L_0x555b4d1e7db0;  1 drivers
v0x555b4d1d1d60_0 .net *"_ivl_73", 0 0, L_0x555b4d1e71a0;  1 drivers
v0x555b4d1d1e20_0 .net *"_ivl_74", 31 0, L_0x555b4d1e7bd0;  1 drivers
L_0x7fe8871f63c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d1f00_0 .net *"_ivl_77", 30 0, L_0x7fe8871f63c0;  1 drivers
L_0x7fe8871f6408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d1fe0_0 .net/2u *"_ivl_78", 31 0, L_0x7fe8871f6408;  1 drivers
v0x555b4d1d20c0_0 .net *"_ivl_80", 0 0, L_0x555b4d1e80e0;  1 drivers
v0x555b4d1d2180_0 .net *"_ivl_82", 31 0, L_0x555b4d1e82e0;  1 drivers
v0x555b4d1d2260_0 .net *"_ivl_84", 31 0, L_0x555b4d1e8470;  1 drivers
v0x555b4d1d2340_0 .net *"_ivl_86", 31 0, L_0x555b4d1e86d0;  1 drivers
v0x555b4d1d2420_0 .net *"_ivl_96", 31 0, L_0x555b4d1e8db0;  1 drivers
L_0x7fe8871f6450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1d2500_0 .net *"_ivl_99", 30 0, L_0x7fe8871f6450;  1 drivers
v0x555b4d1d25e0_0 .var "active", 0 0;
v0x555b4d1d26a0_0 .net "alu_aluop", 3 0, L_0x555b4d1e9990;  1 drivers
v0x555b4d1d2b70_0 .net "alu_branch_con", 0 0, v0x555b4d1b0160_0;  1 drivers
v0x555b4d1d2c10_0 .net "alu_hi_en", 0 0, v0x555b4d1ca0f0_0;  1 drivers
v0x555b4d1d2cb0_0 .net "alu_jump_reg", 0 0, v0x555b4d1ca1b0_0;  1 drivers
v0x555b4d1d2d50_0 .net "alu_lo_en", 0 0, v0x555b4d1ca330_0;  1 drivers
v0x555b4d1d2e20_0 .net "alusrc", 0 0, v0x555b4d1cafc0_0;  1 drivers
v0x555b4d1d2ef0_0 .net "branch_type", 4 0, L_0x555b4d1d63e0;  1 drivers
v0x555b4d1d2fc0_0 .net "clk", 0 0, v0x555b4d1d5940_0;  1 drivers
v0x555b4d1d3060_0 .net "clk_enable", 0 0, v0x555b4d1d59e0_0;  1 drivers
v0x555b4d1d3100_0 .net "ctrl_aluop", 3 0, v0x555b4d1caec0_0;  1 drivers
v0x555b4d1d31d0_0 .net "ctrl_branch", 0 0, v0x555b4d1cb080_0;  1 drivers
v0x555b4d1d32a0_0 .net "ctrl_jump", 0 0, v0x555b4d1cb200_0;  1 drivers
v0x555b4d1d3370_0 .net "data_1", 31 0, L_0x555b4d1e8ca0;  1 drivers
v0x555b4d1d3440_0 .net "data_2", 31 0, L_0x555b4d1e9510;  1 drivers
v0x555b4d1d3510_0 .net "data_address", 31 0, L_0x555b4d1e9af0;  alias, 1 drivers
v0x555b4d1d35b0_0 .net "data_hi", 31 0, L_0x555b4d1eb7a0;  1 drivers
v0x555b4d1d3680_0 .net "data_lo", 31 0, L_0x555b4d1eb8d0;  1 drivers
v0x555b4d1d3750_0 .net "data_read", 0 0, L_0x555b4d1a0f70;  alias, 1 drivers
v0x555b4d1d37f0_0 .net "data_readdata", 31 0, v0x555b4d1d5c50_0;  1 drivers
v0x555b4d1d3890_0 .net "data_write", 0 0, L_0x555b4d1ad160;  alias, 1 drivers
v0x555b4d1d3930_0 .net "data_writedata", 31 0, L_0x555b4d172450;  alias, 1 drivers
v0x555b4d1d39f0_0 .net "fn", 5 0, L_0x555b4d1e96a0;  1 drivers
v0x555b4d1d3ae0_0 .net "hilo_hi_en", 0 0, L_0x555b4d1eb990;  1 drivers
v0x555b4d1d3bb0_0 .net "hilo_lo_en", 0 0, L_0x555b4d1eb860;  1 drivers
v0x555b4d1d3c80_0 .net "i_instr_addr", 15 0, L_0x555b4d1e9dc0;  1 drivers
v0x555b4d1d3d50_0 .net "instr_address", 31 0, L_0x555b4d1eb6e0;  alias, 1 drivers
v0x555b4d1d3df0_0 .net "instr_readdata", 31 0, v0x555b4d1d6020_0;  1 drivers
v0x555b4d1d3eb0_0 .net "j_instr_addr", 25 0, L_0x555b4d1e9bb0;  1 drivers
v0x555b4d1d3fa0_0 .net "link", 0 0, v0x555b4d1cb310_0;  1 drivers
v0x555b4d1d4070_0 .net "link_reg", 0 0, v0x555b4d1ca270_0;  1 drivers
v0x555b4d1d4140_0 .net "memread", 0 0, v0x555b4d1cb3d0_0;  1 drivers
v0x555b4d1d4210_0 .net "memtoreg", 0 0, v0x555b4d1cb490_0;  1 drivers
v0x555b4d1d42e0_0 .net "memwrite", 0 0, v0x555b4d1cb550_0;  1 drivers
v0x555b4d1d43b0_0 .net "mfhi", 0 0, v0x555b4d1ca3f0_0;  1 drivers
v0x555b4d1d4480_0 .net "mflo", 0 0, v0x555b4d1ca4b0_0;  1 drivers
v0x555b4d1d4550_0 .net "opcode", 5 0, L_0x555b4d1d62f0;  1 drivers
v0x555b4d1d4620_0 .net "pc", 31 0, v0x555b4d1cd060_0;  1 drivers
v0x555b4d1d46f0_0 .net "pc_branch", 0 0, L_0x555b4d1ea1f0;  1 drivers
v0x555b4d1d47c0_0 .net "pc_branch_con", 0 0, L_0x555b4d1eb500;  1 drivers
v0x555b4d1d4890_0 .net "pc_jump", 0 0, L_0x555b4d1ea890;  1 drivers
v0x555b4d1d4960_0 .net "pc_jump_reg", 0 0, L_0x555b4d1eae00;  1 drivers
v0x555b4d1d4a30_0 .net "r", 31 0, v0x555b4d1ca730_0;  1 drivers
v0x555b4d1d4b00_0 .net "r_lo", 31 0, v0x555b4d1ca810_0;  1 drivers
v0x555b4d1d4bd0_0 .net "read_data_1", 31 0, L_0x555b4d1ebda0;  1 drivers
v0x555b4d1d4ca0_0 .net "read_data_2", 31 0, L_0x555b4d1ebff0;  1 drivers
v0x555b4d1d4d70_0 .net "read_hi", 31 0, v0x555b4d1cbdb0_0;  1 drivers
v0x555b4d1d4e40_0 .net "read_lo", 31 0, v0x555b4d1cbfa0_0;  1 drivers
v0x555b4d1d4f10_0 .net "read_reg_1", 4 0, L_0x555b4d1d6610;  1 drivers
v0x555b4d1d4fe0_0 .net "read_reg_2", 4 0, L_0x555b4d1d6790;  1 drivers
v0x555b4d1d50b0_0 .net "reg_addr", 31 0, L_0x555b4d1e9eb0;  1 drivers
v0x555b4d1d5180_0 .net "reg_register_v0", 31 0, v0x555b4d1ce260_2;  1 drivers
v0x555b4d1d5250_0 .net "regdst", 0 0, v0x555b4d1cb6f0_0;  1 drivers
v0x555b4d1d5320_0 .net "register_v0", 31 0, L_0x555b4d12e820;  alias, 1 drivers
v0x555b4d1d53c0_0 .net "regwrite", 0 0, v0x555b4d1cb7b0_0;  1 drivers
v0x555b4d1d5490_0 .net "reset", 0 0, v0x555b4d1d61c0_0;  1 drivers
v0x555b4d1d5530_0 .net "sa", 4 0, L_0x555b4d1e98a0;  1 drivers
v0x555b4d1d5600_0 .net "write_data", 31 0, L_0x555b4d1e8860;  1 drivers
v0x555b4d1d56d0_0 .net "write_en", 0 0, L_0x555b4d139300;  1 drivers
v0x555b4d1d57a0_0 .net "write_reg", 4 0, L_0x555b4d1e7100;  1 drivers
L_0x555b4d1d62f0 .part v0x555b4d1d6020_0, 26, 6;
L_0x555b4d1d63e0 .part v0x555b4d1d6020_0, 16, 5;
L_0x555b4d1d6610 .part v0x555b4d1d6020_0, 21, 5;
L_0x555b4d1d6790 .part v0x555b4d1d6020_0, 16, 5;
L_0x555b4d1d6830 .concat [ 1 31 0 0], v0x555b4d1cb310_0, L_0x7fe8871f6018;
L_0x555b4d1e6980 .cmp/eq 32, L_0x555b4d1d6830, L_0x7fe8871f6060;
L_0x555b4d1e6b00 .concat [ 1 31 0 0], v0x555b4d1cb6f0_0, L_0x7fe8871f60f0;
L_0x555b4d1e6c90 .cmp/eq 32, L_0x555b4d1e6b00, L_0x7fe8871f6138;
L_0x555b4d1e6e20 .part v0x555b4d1d6020_0, 11, 5;
L_0x555b4d1e6ec0 .part v0x555b4d1d6020_0, 16, 5;
L_0x555b4d1e6fc0 .functor MUXZ 5, L_0x555b4d1e6ec0, L_0x555b4d1e6e20, L_0x555b4d1e6c90, C4<>;
L_0x555b4d1e7100 .functor MUXZ 5, L_0x555b4d1e6fc0, L_0x7fe8871f60a8, L_0x555b4d1e6980, C4<>;
L_0x555b4d1e7350 .concat [ 1 31 0 0], v0x555b4d1ca3f0_0, L_0x7fe8871f6180;
L_0x555b4d1e7490 .cmp/eq 32, L_0x555b4d1e7350, L_0x7fe8871f61c8;
L_0x555b4d1e7650 .concat [ 1 31 0 0], v0x555b4d1ca4b0_0, L_0x7fe8871f6210;
L_0x555b4d1e7820 .cmp/eq 32, L_0x555b4d1e7650, L_0x7fe8871f6258;
L_0x555b4d1e79a0 .concat [ 1 31 0 0], v0x555b4d1cb310_0, L_0x7fe8871f62a0;
L_0x555b4d1e7a90 .cmp/eq 32, L_0x555b4d1e79a0, L_0x7fe8871f62e8;
L_0x555b4d1e7c70 .concat [ 1 31 0 0], v0x555b4d1ca270_0, L_0x7fe8871f6330;
L_0x555b4d1e7db0 .cmp/eq 32, L_0x555b4d1e7c70, L_0x7fe8871f6378;
L_0x555b4d1e7bd0 .concat [ 1 31 0 0], v0x555b4d1cb490_0, L_0x7fe8871f63c0;
L_0x555b4d1e80e0 .cmp/eq 32, L_0x555b4d1e7bd0, L_0x7fe8871f6408;
L_0x555b4d1e82e0 .functor MUXZ 32, v0x555b4d1ca730_0, v0x555b4d1d5c50_0, L_0x555b4d1e80e0, C4<>;
L_0x555b4d1e8470 .functor MUXZ 32, L_0x555b4d1e82e0, v0x555b4d1cd060_0, L_0x555b4d1e71a0, C4<>;
L_0x555b4d1e86d0 .functor MUXZ 32, L_0x555b4d1e8470, v0x555b4d1cbfa0_0, L_0x555b4d1e7820, C4<>;
L_0x555b4d1e8860 .functor MUXZ 32, L_0x555b4d1e86d0, v0x555b4d1cbdb0_0, L_0x555b4d1e7490, C4<>;
L_0x555b4d1e8db0 .concat [ 1 31 0 0], v0x555b4d1cafc0_0, L_0x7fe8871f6450;
L_0x555b4d1e8ef0 .cmp/eq 32, L_0x555b4d1e8db0, L_0x7fe8871f6498;
L_0x555b4d1e9120 .part v0x555b4d1d6020_0, 0, 16;
L_0x555b4d1e92d0 .concat [ 16 16 0 0], L_0x555b4d1e9120, L_0x7fe8871f64e0;
L_0x555b4d1e9510 .functor MUXZ 32, L_0x555b4d1ebff0, L_0x555b4d1e92d0, L_0x555b4d1e8ef0, C4<>;
L_0x555b4d1e96a0 .part v0x555b4d1d6020_0, 0, 6;
L_0x555b4d1e98a0 .part v0x555b4d1d6020_0, 6, 5;
L_0x555b4d1e9bb0 .part v0x555b4d1d6020_0, 0, 26;
L_0x555b4d1e9dc0 .part v0x555b4d1d6020_0, 0, 16;
L_0x555b4d1e9fd0 .concat [ 1 31 0 0], v0x555b4d1d61c0_0, L_0x7fe8871f6528;
L_0x555b4d1e9ca0 .cmp/eq 32, L_0x555b4d1e9fd0, L_0x7fe8871f6570;
L_0x555b4d1ea1f0 .functor MUXZ 1, v0x555b4d1cb080_0, L_0x7fe8871f65b8, L_0x555b4d1e9ca0, C4<>;
L_0x555b4d1ea510 .concat [ 1 31 0 0], v0x555b4d1d61c0_0, L_0x7fe8871f6600;
L_0x555b4d1ea600 .cmp/eq 32, L_0x555b4d1ea510, L_0x7fe8871f6648;
L_0x555b4d1ea890 .functor MUXZ 1, v0x555b4d1cb200_0, L_0x7fe8871f6690, L_0x555b4d1ea600, C4<>;
L_0x555b4d1eaa70 .concat [ 1 31 0 0], v0x555b4d1d61c0_0, L_0x7fe8871f66d8;
L_0x555b4d1eacc0 .cmp/eq 32, L_0x555b4d1eaa70, L_0x7fe8871f6720;
L_0x555b4d1eae00 .functor MUXZ 1, v0x555b4d1ca1b0_0, L_0x7fe8871f6768, L_0x555b4d1eacc0, C4<>;
L_0x555b4d1eb150 .concat [ 1 31 0 0], v0x555b4d1d61c0_0, L_0x7fe8871f67b0;
L_0x555b4d1eb240 .cmp/eq 32, L_0x555b4d1eb150, L_0x7fe8871f67f8;
L_0x555b4d1eb500 .functor MUXZ 1, v0x555b4d1b0160_0, L_0x7fe8871f6840, L_0x555b4d1eb240, C4<>;
S_0x555b4d1904e0 .scope module, "alu" "mips_cpu_alu" 4 156, 5 1 0, S_0x555b4d18f760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_1";
    .port_info 1 /INPUT 32 "data_2";
    .port_info 2 /INPUT 6 "fn";
    .port_info 3 /INPUT 5 "sa";
    .port_info 4 /INPUT 4 "aluop";
    .port_info 5 /OUTPUT 32 "r";
    .port_info 6 /OUTPUT 32 "r_lo";
    .port_info 7 /OUTPUT 1 "hi_en";
    .port_info 8 /OUTPUT 1 "lo_en";
    .port_info 9 /OUTPUT 1 "mfhi";
    .port_info 10 /OUTPUT 1 "mflo";
    .port_info 11 /OUTPUT 1 "branch_con";
    .port_info 12 /OUTPUT 1 "jump_reg";
    .port_info 13 /OUTPUT 1 "link_reg";
v0x555b4d1af8b0_0 .net "aluop", 3 0, L_0x555b4d1e9990;  alias, 1 drivers
v0x555b4d1b0160_0 .var "branch_con", 0 0;
v0x555b4d1b05c0_0 .net "data_1", 31 0, L_0x555b4d1e8ca0;  alias, 1 drivers
v0x555b4d1a1090_0 .net "data_2", 31 0, L_0x555b4d1e9510;  alias, 1 drivers
v0x555b4d1ad280_0 .var "div_r", 31 0;
v0x555b4d1c9f30_0 .var "div_r_u", 31 0;
v0x555b4d1ca010_0 .net "fn", 5 0, L_0x555b4d1e96a0;  alias, 1 drivers
v0x555b4d1ca0f0_0 .var "hi_en", 0 0;
v0x555b4d1ca1b0_0 .var "jump_reg", 0 0;
v0x555b4d1ca270_0 .var "link_reg", 0 0;
v0x555b4d1ca330_0 .var "lo_en", 0 0;
v0x555b4d1ca3f0_0 .var "mfhi", 0 0;
v0x555b4d1ca4b0_0 .var "mflo", 0 0;
v0x555b4d1ca570_0 .var "mult_r", 63 0;
v0x555b4d1ca650_0 .var "mult_r_u", 63 0;
v0x555b4d1ca730_0 .var "r", 31 0;
v0x555b4d1ca810_0 .var "r_lo", 31 0;
v0x555b4d1ca8f0_0 .var "remainder", 31 0;
v0x555b4d1ca9d0_0 .var "remainder_u", 31 0;
v0x555b4d1caab0_0 .net "sa", 4 0, L_0x555b4d1e98a0;  alias, 1 drivers
E_0x555b4d1314f0/0 .event anyedge, v0x555b4d1b05c0_0, v0x555b4d1a1090_0, v0x555b4d1af8b0_0, v0x555b4d1ca010_0;
E_0x555b4d1314f0/1 .event anyedge, v0x555b4d1ca570_0, v0x555b4d1ca650_0, v0x555b4d1caab0_0, v0x555b4d1ca8f0_0;
E_0x555b4d1314f0/2 .event anyedge, v0x555b4d1ad280_0, v0x555b4d1ca9d0_0, v0x555b4d1c9f30_0;
E_0x555b4d1314f0 .event/or E_0x555b4d1314f0/0, E_0x555b4d1314f0/1, E_0x555b4d1314f0/2;
S_0x555b4d1969c0 .scope module, "control" "mips_cpu_control" 4 128, 6 1 0, S_0x555b4d18f760;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 5 "branch_type";
    .port_info 2 /OUTPUT 1 "regdst";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "jump";
    .port_info 5 /OUTPUT 1 "memread";
    .port_info 6 /OUTPUT 1 "memtoreg";
    .port_info 7 /OUTPUT 4 "aluop";
    .port_info 8 /OUTPUT 1 "memwrite";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /OUTPUT 1 "regwrite";
    .port_info 11 /OUTPUT 1 "link";
v0x555b4d1caec0_0 .var "aluop", 3 0;
v0x555b4d1cafc0_0 .var "alusrc", 0 0;
v0x555b4d1cb080_0 .var "branch", 0 0;
v0x555b4d1cb120_0 .net "branch_type", 4 0, L_0x555b4d1d63e0;  alias, 1 drivers
v0x555b4d1cb200_0 .var "jump", 0 0;
v0x555b4d1cb310_0 .var "link", 0 0;
v0x555b4d1cb3d0_0 .var "memread", 0 0;
v0x555b4d1cb490_0 .var "memtoreg", 0 0;
v0x555b4d1cb550_0 .var "memwrite", 0 0;
v0x555b4d1cb610_0 .net "opcode", 5 0, L_0x555b4d1d62f0;  alias, 1 drivers
v0x555b4d1cb6f0_0 .var "regdst", 0 0;
v0x555b4d1cb7b0_0 .var "regwrite", 0 0;
E_0x555b4d131840 .event anyedge, v0x555b4d1cb610_0, v0x555b4d1cb120_0;
S_0x555b4d196d90 .scope module, "hilo" "mips_cpu_hilo" 4 186, 7 1 0, S_0x555b4d18f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "data_hi";
    .port_info 3 /INPUT 32 "data_lo";
    .port_info 4 /INPUT 1 "hi_en";
    .port_info 5 /INPUT 1 "lo_en";
    .port_info 6 /OUTPUT 32 "read_hi";
    .port_info 7 /OUTPUT 32 "read_lo";
v0x555b4d1cbb30_0 .net "clk", 0 0, v0x555b4d1d5940_0;  alias, 1 drivers
v0x555b4d1cbc10_0 .net "data_hi", 31 0, L_0x555b4d1eb7a0;  alias, 1 drivers
v0x555b4d1cbcf0_0 .net "data_lo", 31 0, L_0x555b4d1eb8d0;  alias, 1 drivers
v0x555b4d1cbdb0_0 .var "hi", 31 0;
v0x555b4d1cbe90_0 .net "hi_en", 0 0, L_0x555b4d1eb990;  alias, 1 drivers
v0x555b4d1cbfa0_0 .var "lo", 31 0;
v0x555b4d1cc080_0 .net "lo_en", 0 0, L_0x555b4d1eb860;  alias, 1 drivers
v0x555b4d1cc140_0 .net "read_hi", 31 0, v0x555b4d1cbdb0_0;  alias, 1 drivers
v0x555b4d1cc220_0 .net "read_lo", 31 0, v0x555b4d1cbfa0_0;  alias, 1 drivers
v0x555b4d1cc390_0 .net "reset", 0 0, v0x555b4d1d61c0_0;  alias, 1 drivers
E_0x555b4d0f9750 .event posedge, v0x555b4d1cbb30_0;
S_0x555b4d1971c0 .scope module, "programc" "mips_cpu_pc" 4 173, 8 1 0, S_0x555b4d18f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 26 "j_instr_addr";
    .port_info 3 /INPUT 16 "i_instr_addr";
    .port_info 4 /INPUT 32 "reg_addr";
    .port_info 5 /INPUT 1 "branch";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /INPUT 1 "jump_reg";
    .port_info 8 /INPUT 1 "branch_con";
    .port_info 9 /OUTPUT 32 "pc";
L_0x7fe8871f6918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cc6c0_0 .net/2u *"_ivl_0", 1 0, L_0x7fe8871f6918;  1 drivers
L_0x7fe8871f6960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cc7c0_0 .net/2u *"_ivl_4", 15 0, L_0x7fe8871f6960;  1 drivers
v0x555b4d1cc8a0_0 .net "branch", 0 0, L_0x555b4d1ea1f0;  alias, 1 drivers
v0x555b4d1cc940_0 .net "branch_con", 0 0, L_0x555b4d1eb500;  alias, 1 drivers
v0x555b4d1cca00_0 .net "clk", 0 0, v0x555b4d1d5940_0;  alias, 1 drivers
v0x555b4d1ccaf0_0 .net "i_instr_addr", 15 0, L_0x555b4d1e9dc0;  alias, 1 drivers
v0x555b4d1ccbb0_0 .net "i_instr_addr_se", 31 0, L_0x555b4d1ec1c0;  1 drivers
v0x555b4d1ccc90_0 .net "j_instr_addr", 25 0, L_0x555b4d1e9bb0;  alias, 1 drivers
v0x555b4d1ccd70_0 .net "j_instr_addr_s2", 27 0, L_0x555b4d1ec0d0;  1 drivers
v0x555b4d1ccee0_0 .net "jump", 0 0, L_0x555b4d1ea890;  alias, 1 drivers
v0x555b4d1ccfa0_0 .net "jump_reg", 0 0, L_0x555b4d1eae00;  alias, 1 drivers
v0x555b4d1cd060_0 .var "pc", 31 0;
v0x555b4d1cd140_0 .var "pc_next", 31 0;
v0x555b4d1cd220_0 .net "reg_addr", 31 0, L_0x555b4d1e9eb0;  alias, 1 drivers
v0x555b4d1cd300_0 .net "reset", 0 0, v0x555b4d1d61c0_0;  alias, 1 drivers
E_0x555b4d0f92d0/0 .event anyedge, v0x555b4d1cc390_0, v0x555b4d1ccfa0_0, v0x555b4d1cd220_0, v0x555b4d1ccee0_0;
E_0x555b4d0f92d0/1 .event anyedge, v0x555b4d1cd060_0, v0x555b4d1ccd70_0, v0x555b4d1cc8a0_0, v0x555b4d1cc940_0;
E_0x555b4d0f92d0/2 .event anyedge, v0x555b4d1ccbb0_0;
E_0x555b4d0f92d0 .event/or E_0x555b4d0f92d0/0, E_0x555b4d0f92d0/1, E_0x555b4d0f92d0/2;
L_0x555b4d1ec0d0 .concat [ 2 26 0 0], L_0x7fe8871f6918, L_0x555b4d1e9bb0;
L_0x555b4d1ec1c0 .concat [ 16 16 0 0], L_0x555b4d1e9dc0, L_0x7fe8871f6960;
S_0x555b4d1975f0 .scope module, "regs" "mips_cpu_regs" 4 143, 9 1 0, S_0x555b4d18f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_reg_1";
    .port_info 3 /INPUT 5 "read_reg_2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
    .port_info 9 /OUTPUT 32 "register_v0";
L_0x555b4d1ebda0 .functor BUFZ 32, L_0x555b4d1ebbc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b4d1ebff0 .functor BUFZ 32, L_0x555b4d1ebe10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555b4d1cd610_0 .net *"_ivl_0", 31 0, L_0x555b4d1ebbc0;  1 drivers
v0x555b4d1cd710_0 .net *"_ivl_10", 6 0, L_0x555b4d1ebeb0;  1 drivers
L_0x7fe8871f68d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cd7f0_0 .net *"_ivl_13", 1 0, L_0x7fe8871f68d0;  1 drivers
v0x555b4d1cd8b0_0 .net *"_ivl_2", 6 0, L_0x555b4d1ebc60;  1 drivers
L_0x7fe8871f6888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555b4d1cd990_0 .net *"_ivl_5", 1 0, L_0x7fe8871f6888;  1 drivers
v0x555b4d1cdac0_0 .net *"_ivl_8", 31 0, L_0x555b4d1ebe10;  1 drivers
v0x555b4d1cdba0_0 .net "clk", 0 0, v0x555b4d1d5940_0;  alias, 1 drivers
v0x555b4d1cdc90_0 .var/i "i", 31 0;
v0x555b4d1cdd70_0 .net "read_data_1", 31 0, L_0x555b4d1ebda0;  alias, 1 drivers
v0x555b4d1cdee0_0 .net "read_data_2", 31 0, L_0x555b4d1ebff0;  alias, 1 drivers
v0x555b4d1cdfc0_0 .net "read_reg_1", 4 0, L_0x555b4d1d6610;  alias, 1 drivers
v0x555b4d1ce0a0_0 .net "read_reg_2", 4 0, L_0x555b4d1d6790;  alias, 1 drivers
v0x555b4d1ce180_0 .net "register_v0", 31 0, v0x555b4d1ce260_2;  alias, 1 drivers
v0x555b4d1ce260 .array "regs", 0 31, 31 0;
v0x555b4d1ce720_0 .net "reset", 0 0, v0x555b4d1d61c0_0;  alias, 1 drivers
v0x555b4d1ce7c0_0 .net "write_data", 31 0, L_0x555b4d1e8860;  alias, 1 drivers
v0x555b4d1ce8a0_0 .net "write_en", 0 0, L_0x555b4d139300;  alias, 1 drivers
v0x555b4d1cea70_0 .net "write_reg", 4 0, L_0x555b4d1e7100;  alias, 1 drivers
L_0x555b4d1ebbc0 .array/port v0x555b4d1ce260, L_0x555b4d1ebc60;
L_0x555b4d1ebc60 .concat [ 5 2 0 0], L_0x555b4d1d6610, L_0x7fe8871f6888;
L_0x555b4d1ebe10 .array/port v0x555b4d1ce260, L_0x555b4d1ebeb0;
L_0x555b4d1ebeb0 .concat [ 5 2 0 0], L_0x555b4d1d6790, L_0x7fe8871f68d0;
    .scope S_0x555b4d1969c0;
T_0 ;
    %wait E_0x555b4d131840;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cafc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb310_0, 0;
    %load/vec4 v0x555b4d1cb610_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %jmp T_0.14;
T_0.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cafc0_0, 0;
    %jmp T_0.14;
T_0.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cafc0_0, 0;
    %jmp T_0.14;
T_0.2 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb7b0_0, 0;
    %jmp T_0.14;
T_0.3 ;
    %load/vec4 v0x555b4d1cb120_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.15 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb7b0_0, 0;
    %jmp T_0.19;
T_0.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb310_0, 0;
    %jmp T_0.19;
T_0.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb7b0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb310_0, 0;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.14;
T_0.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb7b0_0, 0;
    %jmp T_0.14;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb7b0_0, 0;
    %jmp T_0.14;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb7b0_0, 0;
    %jmp T_0.14;
T_0.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cafc0_0, 0;
    %jmp T_0.14;
T_0.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cafc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb7b0_0, 0;
    %jmp T_0.14;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb7b0_0, 0;
    %jmp T_0.14;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cb310_0, 0;
    %jmp T_0.14;
T_0.11 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cafc0_0, 0;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cafc0_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x555b4d1caec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1cb6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1cafc0_0, 0;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555b4d1975f0;
T_1 ;
    %wait E_0x555b4d0f9750;
    %load/vec4 v0x555b4d1ce720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b4d1cdc90_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x555b4d1cdc90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555b4d1cdc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b4d1ce260, 0, 4;
    %load/vec4 v0x555b4d1cdc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555b4d1cdc90_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555b4d1ce8a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x555b4d1ce7c0_0;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x555b4d1cea70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555b4d1ce260, 4;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %load/vec4 v0x555b4d1cea70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b4d1ce260, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555b4d1904e0;
T_2 ;
    %wait E_0x555b4d1314f0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x555b4d1ca810_0, 0;
    %load/vec4 v0x555b4d1b05c0_0;
    %pad/u 64;
    %load/vec4 v0x555b4d1a1090_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x555b4d1ca650_0, 0;
    %load/vec4 v0x555b4d1b05c0_0;
    %pad/s 64;
    %load/vec4 v0x555b4d1a1090_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x555b4d1ca570_0, 0;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %mod;
    %assign/vec4 v0x555b4d1ca9d0_0, 0;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %div;
    %assign/vec4 v0x555b4d1c9f30_0, 0;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %mod/s;
    %assign/vec4 v0x555b4d1ca8f0_0, 0;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %div/s;
    %assign/vec4 v0x555b4d1ad280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1ca0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1ca330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1ca3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1ca4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1b0160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1ca1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1ca270_0, 0;
    %load/vec4 v0x555b4d1af8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v0x555b4d1ca010_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %jmp T_2.36;
T_2.13 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %add;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.14 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %and;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca1b0_0, 0;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %add;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca1b0_0, 0;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %add;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca270_0, 0;
    %jmp T_2.36;
T_2.17 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca0f0_0, 0;
    %jmp T_2.36;
T_2.18 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %assign/vec4 v0x555b4d1ca810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca330_0, 0;
    %jmp T_2.36;
T_2.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca3f0_0, 0;
    %jmp T_2.36;
T_2.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca4b0_0, 0;
    %jmp T_2.36;
T_2.21 ;
    %load/vec4 v0x555b4d1ca570_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %load/vec4 v0x555b4d1ca570_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x555b4d1ca810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca330_0, 0;
    %jmp T_2.36;
T_2.22 ;
    %load/vec4 v0x555b4d1ca650_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %load/vec4 v0x555b4d1ca650_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x555b4d1ca810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca330_0, 0;
    %jmp T_2.36;
T_2.23 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %or;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.24 ;
    %load/vec4 v0x555b4d1a1090_0;
    %ix/getv 4, v0x555b4d1caab0_0;
    %shiftl 4;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.25 ;
    %load/vec4 v0x555b4d1a1090_0;
    %ix/getv 4, v0x555b4d1b05c0_0;
    %shiftl 4;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.26 ;
    %load/vec4 v0x555b4d1a1090_0;
    %ix/getv 4, v0x555b4d1caab0_0;
    %shiftr 4;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.27 ;
    %load/vec4 v0x555b4d1a1090_0;
    %ix/getv 4, v0x555b4d1b05c0_0;
    %shiftr 4;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.28 ;
    %load/vec4 v0x555b4d1a1090_0;
    %ix/getv 4, v0x555b4d1caab0_0;
    %shiftr 4;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.29 ;
    %load/vec4 v0x555b4d1a1090_0;
    %ix/getv 4, v0x555b4d1b05c0_0;
    %shiftr 4;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.30 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %sub;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.31 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %xor;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.32 ;
    %load/vec4 v0x555b4d1ca8f0_0;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %load/vec4 v0x555b4d1ad280_0;
    %assign/vec4 v0x555b4d1ca810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca330_0, 0;
    %jmp T_2.36;
T_2.33 ;
    %load/vec4 v0x555b4d1ca9d0_0;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %load/vec4 v0x555b4d1c9f30_0;
    %assign/vec4 v0x555b4d1ca810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1ca330_0, 0;
    %jmp T_2.36;
T_2.34 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.37, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.38, 8;
T_2.37 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.38, 8;
 ; End of false expr.
    %blend;
T_2.38;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.35 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.36;
T_2.36 ;
    %pop/vec4 1;
    %jmp T_2.12;
T_2.1 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %add;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.12;
T_2.2 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %and;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.12;
T_2.3 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %cmp/e;
    %jmp/0xz  T_2.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1b0160_0, 0;
T_2.41 ;
    %jmp T_2.12;
T_2.4 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.43, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1b0160_0, 0;
T_2.43 ;
    %jmp T_2.12;
T_2.5 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.45, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1b0160_0, 0;
T_2.45 ;
    %jmp T_2.12;
T_2.6 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.47, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1b0160_0, 0;
T_2.47 ;
    %jmp T_2.12;
T_2.7 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.49, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1b0160_0, 0;
T_2.49 ;
    %jmp T_2.12;
T_2.8 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %cmp/ne;
    %jmp/0xz  T_2.51, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1b0160_0, 0;
T_2.51 ;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %or;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.53, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.54, 8;
T_2.53 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.54, 8;
 ; End of false expr.
    %blend;
T_2.54;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x555b4d1b05c0_0;
    %load/vec4 v0x555b4d1a1090_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.55, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.56, 8;
T_2.55 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.56, 8;
 ; End of false expr.
    %blend;
T_2.56;
    %assign/vec4 v0x555b4d1ca730_0, 0;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555b4d1971c0;
T_3 ;
    %wait E_0x555b4d0f92d0;
    %load/vec4 v0x555b4d1cd300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x555b4d1ccfa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x555b4d1cd220_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x555b4d1ccee0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_3.4, 10;
    %load/vec4 v0x555b4d1cd060_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x555b4d1ccd70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_3.5, 10;
T_3.4 ; End of true expr.
    %load/vec4 v0x555b4d1cc8a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b4d1cc940_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 11;
    %jmp/0 T_3.6, 11;
    %load/vec4 v0x555b4d1cd060_0;
    %load/vec4 v0x555b4d1ccbb0_0;
    %add;
    %jmp/1 T_3.7, 11;
T_3.6 ; End of true expr.
    %load/vec4 v0x555b4d1cd060_0;
    %addi 4, 0, 32;
    %jmp/0 T_3.7, 11;
 ; End of false expr.
    %blend;
T_3.7;
    %jmp/0 T_3.5, 10;
 ; End of false expr.
    %blend;
T_3.5;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x555b4d1cd140_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555b4d1971c0;
T_4 ;
    %wait E_0x555b4d0f9750;
    %load/vec4 v0x555b4d1cd140_0;
    %assign/vec4 v0x555b4d1cd060_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555b4d196d90;
T_5 ;
    %wait E_0x555b4d0f9750;
    %load/vec4 v0x555b4d1cc390_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x555b4d1cbe90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x555b4d1cbc10_0;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v0x555b4d1cbdb0_0;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x555b4d1cbdb0_0, 0;
    %load/vec4 v0x555b4d1cc390_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v0x555b4d1cc080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x555b4d1cbcf0_0;
    %jmp/1 T_5.7, 9;
T_5.6 ; End of true expr.
    %load/vec4 v0x555b4d1cbfa0_0;
    %jmp/0 T_5.7, 9;
 ; End of false expr.
    %blend;
T_5.7;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %assign/vec4 v0x555b4d1cbfa0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555b4d12f840;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b4d1d5940_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x555b4d1d5940_0;
    %nor/r;
    %store/vec4 v0x555b4d1d5940_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555b4d1d5940_0;
    %nor/r;
    %store/vec4 v0x555b4d1d5940_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x555b4d170eb0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x555b4d12f840;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1d61c0_0, 0;
    %wait E_0x555b4d0f9750;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4d1d61c0_0, 0;
    %wait E_0x555b4d0f9750;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4d1d61c0_0, 0;
    %pushi/vec4 606208032, 0, 32;
    %store/vec4 v0x555b4d1d6020_0, 0, 32;
    %wait E_0x555b4d132280;
    %vpi_call/w 3 53 "$display", "c1 instr_address = %h", v0x555b4d1d5ec0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "c1 reg_v0 = %h", v0x555b4d1d60f0_0 {0 0 0};
    %wait E_0x555b4d132280;
    %vpi_call/w 3 57 "$display", "c2 instr_address = %h", v0x555b4d1d5ec0_0 {0 0 0};
    %vpi_call/w 3 58 "$display", "c2 reg_v0 = %h", v0x555b4d1d60f0_0 {0 0 0};
    %load/vec4 v0x555b4d1d60f0_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 59 "$fatal", 32'sb00000000000000000000000000000001, "Fail" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 60 "$display", "ADDIU Pass" {0 0 0};
    %vpi_call/w 3 61 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "tb/addiu.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_control.v";
    "rtl/mips_cpu_hilo.v";
    "rtl/mips_cpu_pc.v";
    "rtl/mips_cpu_regs.v";
