\doxysection{Peripheral\+\_\+declaration}
\label{group___peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ TIM2}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM2\+\_\+\+BASE)
\item 
\#define \textbf{ TIM3}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM3\+\_\+\+BASE)
\item 
\#define \textbf{ TIM4}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM4\+\_\+\+BASE)
\item 
\#define \textbf{ TIM5}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM5\+\_\+\+BASE)
\item 
\#define \textbf{ TIM6}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM6\+\_\+\+BASE)
\item 
\#define \textbf{ TIM7}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM7\+\_\+\+BASE)
\item 
\#define \textbf{ CRS}~((\textbf{ CRS\+\_\+\+Type\+Def} $\ast$) CRS\+\_\+\+BASE)
\item 
\#define \textbf{ TAMP}~((\textbf{ TAMP\+\_\+\+Type\+Def} $\ast$) TAMP\+\_\+\+BASE)
\item 
\#define \textbf{ RTC}~((\textbf{ RTC\+\_\+\+Type\+Def} $\ast$) RTC\+\_\+\+BASE)
\item 
\#define \textbf{ WWDG}~((\textbf{ WWDG\+\_\+\+Type\+Def} $\ast$) WWDG\+\_\+\+BASE)
\item 
\#define \textbf{ IWDG}~((\textbf{ IWDG\+\_\+\+Type\+Def} $\ast$) IWDG\+\_\+\+BASE)
\item 
\#define \textbf{ SPI2}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) SPI2\+\_\+\+BASE)
\item 
\#define \textbf{ SPI3}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) SPI3\+\_\+\+BASE)
\item 
\#define \textbf{ USART2}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) USART2\+\_\+\+BASE)
\item 
\#define \textbf{ USART3}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) USART3\+\_\+\+BASE)
\item 
\#define \textbf{ UART4}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) UART4\+\_\+\+BASE)
\item 
\#define \textbf{ UART5}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) UART5\+\_\+\+BASE)
\item 
\#define \textbf{ I2\+C1}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C1\+\_\+\+BASE)
\item 
\#define \textbf{ I2\+C2}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C2\+\_\+\+BASE)
\item 
\#define \textbf{ USB}~((\textbf{ USB\+\_\+\+Type\+Def} $\ast$) \textbf{ USB\+\_\+\+BASE})
\item 
\#define \textbf{ FDCAN1}~((\textbf{ FDCAN\+\_\+\+Global\+Type\+Def} $\ast$) FDCAN1\+\_\+\+BASE)
\item 
\#define \textbf{ FDCAN\+\_\+\+CONFIG}~((\textbf{ FDCAN\+\_\+\+Config\+\_\+\+Type\+Def} $\ast$) \textbf{ FDCAN\+\_\+\+CONFIG\+\_\+\+BASE})
\item 
\#define \textbf{ FDCAN2}~((\textbf{ FDCAN\+\_\+\+Global\+Type\+Def} $\ast$) FDCAN2\+\_\+\+BASE)
\item 
\#define \textbf{ FDCAN3}~((\textbf{ FDCAN\+\_\+\+Global\+Type\+Def} $\ast$) FDCAN3\+\_\+\+BASE)
\item 
\#define \textbf{ PWR}~((\textbf{ PWR\+\_\+\+Type\+Def} $\ast$) PWR\+\_\+\+BASE)
\item 
\#define \textbf{ I2\+C3}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C3\+\_\+\+BASE)
\item 
\#define \textbf{ LPTIM1}~((\textbf{ LPTIM\+\_\+\+Type\+Def} $\ast$) LPTIM1\+\_\+\+BASE)
\item 
\#define \textbf{ LPUART1}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) LPUART1\+\_\+\+BASE)
\item 
\#define \textbf{ I2\+C4}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C4\+\_\+\+BASE)
\item 
\#define \textbf{ UCPD1}~((\textbf{ UCPD\+\_\+\+Type\+Def} $\ast$) UCPD1\+\_\+\+BASE)
\item 
\#define \textbf{ SYSCFG}~((\textbf{ SYSCFG\+\_\+\+Type\+Def} $\ast$) SYSCFG\+\_\+\+BASE)
\item 
\#define \textbf{ VREFBUF}~((\textbf{ VREFBUF\+\_\+\+Type\+Def} $\ast$) VREFBUF\+\_\+\+BASE)
\item 
\#define \textbf{ COMP1}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP1\+\_\+\+BASE)
\item 
\#define \textbf{ COMP2}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP2\+\_\+\+BASE)
\item 
\#define \textbf{ COMP3}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP3\+\_\+\+BASE)
\item 
\#define \textbf{ COMP4}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP4\+\_\+\+BASE)
\item 
\#define \textbf{ COMP5}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP5\+\_\+\+BASE)
\item 
\#define \textbf{ COMP6}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP6\+\_\+\+BASE)
\item 
\#define \textbf{ COMP7}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP7\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP1}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP1\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP2}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP2\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP3}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP3\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP4}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP4\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP5}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP5\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP6}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP6\+\_\+\+BASE)
\item 
\#define \textbf{ EXTI}~((\textbf{ EXTI\+\_\+\+Type\+Def} $\ast$) EXTI\+\_\+\+BASE)
\item 
\#define \textbf{ TIM1}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM1\+\_\+\+BASE)
\item 
\#define \textbf{ SPI1}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) SPI1\+\_\+\+BASE)
\item 
\#define \textbf{ TIM8}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM8\+\_\+\+BASE)
\item 
\#define \textbf{ USART1}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) USART1\+\_\+\+BASE)
\item 
\#define \textbf{ SPI4}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) SPI4\+\_\+\+BASE)
\item 
\#define \textbf{ TIM15}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM15\+\_\+\+BASE)
\item 
\#define \textbf{ TIM16}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM16\+\_\+\+BASE)
\item 
\#define \textbf{ TIM17}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM17\+\_\+\+BASE)
\item 
\#define \textbf{ TIM20}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM20\+\_\+\+BASE)
\item 
\#define \textbf{ SAI1}~((\textbf{ SAI\+\_\+\+Type\+Def} $\ast$) SAI1\+\_\+\+BASE)
\item 
\#define \textbf{ SAI1\+\_\+\+Block\+\_\+A}~((\textbf{ SAI\+\_\+\+Block\+\_\+\+Type\+Def} $\ast$)SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE)
\item 
\#define \textbf{ SAI1\+\_\+\+Block\+\_\+B}~((\textbf{ SAI\+\_\+\+Block\+\_\+\+Type\+Def} $\ast$)SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1}~((\textbf{ HRTIM\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMA}~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMA\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMB}~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMB\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMC}~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMC\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMD}~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMD\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIME}~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIME\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMF}~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMF\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+COMMON}~((\textbf{ HRTIM\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) \textbf{ HRTIM1\+\_\+\+COMMON\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+BASE)
\item 
\#define \textbf{ CORDIC}~((\textbf{ CORDIC\+\_\+\+Type\+Def} $\ast$) CORDIC\+\_\+\+BASE)
\item 
\#define \textbf{ RCC}~((\textbf{ RCC\+\_\+\+Type\+Def} $\ast$) RCC\+\_\+\+BASE)
\item 
\#define \textbf{ FMAC}~((\textbf{ FMAC\+\_\+\+Type\+Def} $\ast$) FMAC\+\_\+\+BASE)
\item 
\#define \textbf{ FLASH}~((\textbf{ FLASH\+\_\+\+Type\+Def} $\ast$) FLASH\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \textbf{ CRC}~((\textbf{ CRC\+\_\+\+Type\+Def} $\ast$) CRC\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOA}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOA\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOB}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOB\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOC}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOC\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOD}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOD\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOE}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOE\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOF}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOF\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOG}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOG\+\_\+\+BASE)
\item 
\#define \textbf{ ADC1}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC1\+\_\+\+BASE)
\item 
\#define \textbf{ ADC2}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC2\+\_\+\+BASE)
\item 
\#define \textbf{ ADC12\+\_\+\+COMMON}~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) ADC12\+\_\+\+COMMON\+\_\+\+BASE)
\item 
\#define \textbf{ ADC3}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC3\+\_\+\+BASE)
\item 
\#define \textbf{ ADC4}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC4\+\_\+\+BASE)
\item 
\#define \textbf{ ADC5}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC5\+\_\+\+BASE)
\item 
\#define \textbf{ ADC345\+\_\+\+COMMON}~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) ADC345\+\_\+\+COMMON\+\_\+\+BASE)
\item 
\#define \textbf{ DAC}~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) DAC\+\_\+\+BASE)
\item 
\#define \textbf{ DAC1}~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) DAC1\+\_\+\+BASE)
\item 
\#define \textbf{ DAC2}~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) DAC2\+\_\+\+BASE)
\item 
\#define \textbf{ DAC3}~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) DAC3\+\_\+\+BASE)
\item 
\#define \textbf{ DAC4}~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) \textbf{ DAC4\+\_\+\+BASE})
\item 
\#define \textbf{ RNG}~((\textbf{ RNG\+\_\+\+Type\+Def} $\ast$) RNG\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel1}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel2}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel3}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel4}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel5}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel6}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel7}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel8}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel8\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel1}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel2}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel3}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel4}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel5}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel6}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel7}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel8}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel8\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel0}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel1}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel2}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel3}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel4}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel5}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel6}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel7}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel8}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel9}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel10}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel11}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel12}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel13}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel14}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel14\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel15}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel15\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator0}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator1}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator2}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator3}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel\+Status}~((\textbf{ DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Gen\+Status}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE})
\item 
\#define \textbf{ FMC\+\_\+\+Bank1\+\_\+R}~((\textbf{ FMC\+\_\+\+Bank1\+\_\+\+Type\+Def} $\ast$) FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \textbf{ FMC\+\_\+\+Bank1\+E\+\_\+R}~((\textbf{ FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} $\ast$) FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \textbf{ FMC\+\_\+\+Bank3\+\_\+R}~((\textbf{ FMC\+\_\+\+Bank3\+\_\+\+Type\+Def} $\ast$) FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \textbf{ QUADSPI}~((\textbf{ QUADSPI\+\_\+\+Type\+Def} $\ast$) \textbf{ QSPI\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ DBGMCU}~((\textbf{ DBGMCU\+\_\+\+Type\+Def} $\ast$) DBGMCU\+\_\+\+BASE)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{ADC1}
{\footnotesize\ttfamily \#define ADC1~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC1\+\_\+\+BASE)}



Definition at line \textbf{ 1421} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaf14f3ee44d5eab3d8f7dac1006cb5582}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC12\_COMMON@{ADC12\_COMMON}}
\index{ADC12\_COMMON@{ADC12\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{ADC12\_COMMON}
{\footnotesize\ttfamily \#define ADC12\+\_\+\+COMMON~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) ADC12\+\_\+\+COMMON\+\_\+\+BASE)}



Definition at line \textbf{ 1423} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{ADC2}
{\footnotesize\ttfamily \#define ADC2~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC2\+\_\+\+BASE)}



Definition at line \textbf{ 1422} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{ADC3}
{\footnotesize\ttfamily \#define ADC3~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC3\+\_\+\+BASE)}



Definition at line \textbf{ 1424} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gab96bbd048d6222305929988d3c4b27e5}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC345\_COMMON@{ADC345\_COMMON}}
\index{ADC345\_COMMON@{ADC345\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{ADC345\_COMMON}
{\footnotesize\ttfamily \#define ADC345\+\_\+\+COMMON~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) ADC345\+\_\+\+COMMON\+\_\+\+BASE)}



Definition at line \textbf{ 1427} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaf89e07bd5958276f10d90865d55628ff}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC4@{ADC4}}
\index{ADC4@{ADC4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{ADC4}
{\footnotesize\ttfamily \#define ADC4~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC4\+\_\+\+BASE)}



Definition at line \textbf{ 1425} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga020c5b6c4035e47763ee9e6d4ad60be9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC5@{ADC5}}
\index{ADC5@{ADC5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{ADC5}
{\footnotesize\ttfamily \#define ADC5~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC5\+\_\+\+BASE)}



Definition at line \textbf{ 1426} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP1@{COMP1}}
\index{COMP1@{COMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{COMP1}
{\footnotesize\ttfamily \#define COMP1~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP1\+\_\+\+BASE)}



Definition at line \textbf{ 1368} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP2@{COMP2}}
\index{COMP2@{COMP2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{COMP2}
{\footnotesize\ttfamily \#define COMP2~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP2\+\_\+\+BASE)}



Definition at line \textbf{ 1369} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga7cd36f77acf44dc2334491e0dbbed380}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP3@{COMP3}}
\index{COMP3@{COMP3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{COMP3}
{\footnotesize\ttfamily \#define COMP3~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP3\+\_\+\+BASE)}



Definition at line \textbf{ 1370} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga69dc10f4226eadc618df274bb7810a0b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP4@{COMP4}}
\index{COMP4@{COMP4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{COMP4}
{\footnotesize\ttfamily \#define COMP4~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP4\+\_\+\+BASE)}



Definition at line \textbf{ 1371} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga6444430dfcb36ff1dd09822fc0a640f5}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP5@{COMP5}}
\index{COMP5@{COMP5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{COMP5}
{\footnotesize\ttfamily \#define COMP5~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP5\+\_\+\+BASE)}



Definition at line \textbf{ 1372} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga72fb7a5743a0c82c60e3c60dd84db39c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP6@{COMP6}}
\index{COMP6@{COMP6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{COMP6}
{\footnotesize\ttfamily \#define COMP6~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP6\+\_\+\+BASE)}



Definition at line \textbf{ 1373} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gad5cb11f3d7a954ec2e23f18323d439fd}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP7@{COMP7}}
\index{COMP7@{COMP7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{COMP7}
{\footnotesize\ttfamily \#define COMP7~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP7\+\_\+\+BASE)}



Definition at line \textbf{ 1374} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gab3cbad2117174f7379d649264df8841a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CORDIC@{CORDIC}}
\index{CORDIC@{CORDIC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{CORDIC}
{\footnotesize\ttfamily \#define CORDIC~((\textbf{ CORDIC\+\_\+\+Type\+Def} $\ast$) CORDIC\+\_\+\+BASE)}



Definition at line \textbf{ 1408} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{CRC}
{\footnotesize\ttfamily \#define CRC~((\textbf{ CRC\+\_\+\+Type\+Def} $\ast$) CRC\+\_\+\+BASE)}



Definition at line \textbf{ 1412} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRS@{CRS}}
\index{CRS@{CRS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{CRS}
{\footnotesize\ttfamily \#define CRS~((\textbf{ CRS\+\_\+\+Type\+Def} $\ast$) CRS\+\_\+\+BASE)}



Definition at line \textbf{ 1341} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DAC}
{\footnotesize\ttfamily \#define DAC~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) DAC\+\_\+\+BASE)}



Definition at line \textbf{ 1428} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DAC1}
{\footnotesize\ttfamily \#define DAC1~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) DAC1\+\_\+\+BASE)}



Definition at line \textbf{ 1429} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gad222814a0a0683908325a3b720f3379a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC2@{DAC2}}
\index{DAC2@{DAC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DAC2}
{\footnotesize\ttfamily \#define DAC2~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) DAC2\+\_\+\+BASE)}



Definition at line \textbf{ 1430} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaffae522338646da6d432051282abfc10}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC3@{DAC3}}
\index{DAC3@{DAC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DAC3}
{\footnotesize\ttfamily \#define DAC3~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) DAC3\+\_\+\+BASE)}



Definition at line \textbf{ 1431} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga9cfe1b5faf757708c5f17b5695c50491}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC4@{DAC4}}
\index{DAC4@{DAC4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DAC4}
{\footnotesize\ttfamily \#define DAC4~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) \textbf{ DAC4\+\_\+\+BASE})}



Definition at line \textbf{ 1432} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DBGMCU}
{\footnotesize\ttfamily \#define DBGMCU~((\textbf{ DBGMCU\+\_\+\+Type\+Def} $\ast$) DBGMCU\+\_\+\+BASE)}



Definition at line \textbf{ 1484} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1}
{\footnotesize\ttfamily \#define DMA1~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+BASE)}



Definition at line \textbf{ 1405} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel1@{DMA1\_Channel1}}
\index{DMA1\_Channel1@{DMA1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Channel1}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel1~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel1\+\_\+\+BASE)}



Definition at line \textbf{ 1435} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel2@{DMA1\_Channel2}}
\index{DMA1\_Channel2@{DMA1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Channel2}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel2~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel2\+\_\+\+BASE)}



Definition at line \textbf{ 1436} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel3@{DMA1\_Channel3}}
\index{DMA1\_Channel3@{DMA1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Channel3}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel3~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel3\+\_\+\+BASE)}



Definition at line \textbf{ 1437} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel4@{DMA1\_Channel4}}
\index{DMA1\_Channel4@{DMA1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Channel4}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel4~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel4\+\_\+\+BASE)}



Definition at line \textbf{ 1438} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel5@{DMA1\_Channel5}}
\index{DMA1\_Channel5@{DMA1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Channel5}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel5~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel5\+\_\+\+BASE)}



Definition at line \textbf{ 1439} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel6@{DMA1\_Channel6}}
\index{DMA1\_Channel6@{DMA1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Channel6}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel6~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel6\+\_\+\+BASE)}



Definition at line \textbf{ 1440} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel7@{DMA1\_Channel7}}
\index{DMA1\_Channel7@{DMA1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Channel7}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel7~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel7\+\_\+\+BASE)}



Definition at line \textbf{ 1441} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga4fec17b29f6b5163bbaf2f980d8b7668}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel8@{DMA1\_Channel8}}
\index{DMA1\_Channel8@{DMA1\_Channel8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Channel8}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel8~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel8\+\_\+\+BASE)}



Definition at line \textbf{ 1442} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2}
{\footnotesize\ttfamily \#define DMA2~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+BASE)}



Definition at line \textbf{ 1406} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel1@{DMA2\_Channel1}}
\index{DMA2\_Channel1@{DMA2\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Channel1}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel1~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel1\+\_\+\+BASE)}



Definition at line \textbf{ 1444} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel2@{DMA2\_Channel2}}
\index{DMA2\_Channel2@{DMA2\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Channel2}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel2~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel2\+\_\+\+BASE)}



Definition at line \textbf{ 1445} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel3@{DMA2\_Channel3}}
\index{DMA2\_Channel3@{DMA2\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Channel3}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel3~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel3\+\_\+\+BASE)}



Definition at line \textbf{ 1446} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel4@{DMA2\_Channel4}}
\index{DMA2\_Channel4@{DMA2\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Channel4}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel4~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel4\+\_\+\+BASE)}



Definition at line \textbf{ 1447} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel5@{DMA2\_Channel5}}
\index{DMA2\_Channel5@{DMA2\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Channel5}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel5~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel5\+\_\+\+BASE)}



Definition at line \textbf{ 1448} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel6@{DMA2\_Channel6}}
\index{DMA2\_Channel6@{DMA2\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Channel6}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel6~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel6\+\_\+\+BASE)}



Definition at line \textbf{ 1449} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel7@{DMA2\_Channel7}}
\index{DMA2\_Channel7@{DMA2\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Channel7}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel7~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel7\+\_\+\+BASE)}



Definition at line \textbf{ 1450} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga92c7ff745cfa2c27fd61b81c7327fb4b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel8@{DMA2\_Channel8}}
\index{DMA2\_Channel8@{DMA2\_Channel8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Channel8}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel8~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel8\+\_\+\+BASE)}



Definition at line \textbf{ 1451} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gacdd9451393b5f43783b46b8e5ca54a22}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1@{DMAMUX1}}
\index{DMAMUX1@{DMAMUX1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1}
{\footnotesize\ttfamily \#define DMAMUX1~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+BASE)}



Definition at line \textbf{ 1407} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga7672f776007b4a365bd34f2432142ab4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel0@{DMAMUX1\_Channel0}}
\index{DMAMUX1\_Channel0@{DMAMUX1\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel0}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel0~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE)}



Definition at line \textbf{ 1453} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gadadd8a5c0cf583d6416a3932b3445c08}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel1@{DMAMUX1\_Channel1}}
\index{DMAMUX1\_Channel1@{DMAMUX1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel1}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel1~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE)}



Definition at line \textbf{ 1454} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga37cc369f673843e4fc67d109e3c1f59a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel10@{DMAMUX1\_Channel10}}
\index{DMAMUX1\_Channel10@{DMAMUX1\_Channel10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel10}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel10~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE)}



Definition at line \textbf{ 1463} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga9c963235ceb229ecdb6a2ccb99af0651}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel11@{DMAMUX1\_Channel11}}
\index{DMAMUX1\_Channel11@{DMAMUX1\_Channel11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel11}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel11~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE)}



Definition at line \textbf{ 1464} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga83dac4fb064b7e864da490b149510f2c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel12@{DMAMUX1\_Channel12}}
\index{DMAMUX1\_Channel12@{DMAMUX1\_Channel12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel12}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel12~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE)}



Definition at line \textbf{ 1465} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gacb233f5ce25db8624100fcfde2b973bb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel13@{DMAMUX1\_Channel13}}
\index{DMAMUX1\_Channel13@{DMAMUX1\_Channel13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel13}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel13~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE)}



Definition at line \textbf{ 1466} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga997304acb0dee4cd29d401da06ae531c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel14@{DMAMUX1\_Channel14}}
\index{DMAMUX1\_Channel14@{DMAMUX1\_Channel14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel14}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel14~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel14\+\_\+\+BASE)}



Definition at line \textbf{ 1467} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga419d05d456c426c8d48f801f3e88e4c8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel15@{DMAMUX1\_Channel15}}
\index{DMAMUX1\_Channel15@{DMAMUX1\_Channel15}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel15}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel15~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel15\+\_\+\+BASE)}



Definition at line \textbf{ 1468} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gacff7c36abeb207a583b7941a83d3c5c6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel2@{DMAMUX1\_Channel2}}
\index{DMAMUX1\_Channel2@{DMAMUX1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel2}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel2~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE)}



Definition at line \textbf{ 1455} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaad984a052e01de77e5f34675c432eeaa}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel3@{DMAMUX1\_Channel3}}
\index{DMAMUX1\_Channel3@{DMAMUX1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel3}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel3~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE)}



Definition at line \textbf{ 1456} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaa61ad2c7671da23901e0e608a2afe602}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel4@{DMAMUX1\_Channel4}}
\index{DMAMUX1\_Channel4@{DMAMUX1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel4}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel4~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE)}



Definition at line \textbf{ 1457} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga78334be34430180aad55371ed13c72e2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel5@{DMAMUX1\_Channel5}}
\index{DMAMUX1\_Channel5@{DMAMUX1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel5}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel5~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE)}



Definition at line \textbf{ 1458} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaf441cef1c7258d5a12d2651b76bc48b9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel6@{DMAMUX1\_Channel6}}
\index{DMAMUX1\_Channel6@{DMAMUX1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel6}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel6~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE)}



Definition at line \textbf{ 1459} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga69ff0ff07eb8075872d9ff8dcad68dc7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel7@{DMAMUX1\_Channel7}}
\index{DMAMUX1\_Channel7@{DMAMUX1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel7}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel7~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE)}



Definition at line \textbf{ 1460} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga29fb28f3d90e2c13003e5d585e95b4e8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel8@{DMAMUX1\_Channel8}}
\index{DMAMUX1\_Channel8@{DMAMUX1\_Channel8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel8}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel8~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE)}



Definition at line \textbf{ 1461} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga07a529ccb51fd00980bb4ac4ff2908c6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel9@{DMAMUX1\_Channel9}}
\index{DMAMUX1\_Channel9@{DMAMUX1\_Channel9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_Channel9}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel9~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE)}



Definition at line \textbf{ 1462} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaa3bf9725a03595373c83946d3666174a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_ChannelStatus@{DMAMUX1\_ChannelStatus}}
\index{DMAMUX1\_ChannelStatus@{DMAMUX1\_ChannelStatus}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_ChannelStatus}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel\+Status~((\textbf{ DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE)}



Definition at line \textbf{ 1475} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga7f2de783aee1e5411ae43f2e59dc49d6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator0@{DMAMUX1\_RequestGenerator0}}
\index{DMAMUX1\_RequestGenerator0@{DMAMUX1\_RequestGenerator0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_RequestGenerator0}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator0~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE)}



Definition at line \textbf{ 1470} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga83e88aa28c950544c6ebf1abb20c373d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator1@{DMAMUX1\_RequestGenerator1}}
\index{DMAMUX1\_RequestGenerator1@{DMAMUX1\_RequestGenerator1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_RequestGenerator1}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator1~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE)}



Definition at line \textbf{ 1471} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga1450a8de2768f65e97bf6df9d4cecb4a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator2@{DMAMUX1\_RequestGenerator2}}
\index{DMAMUX1\_RequestGenerator2@{DMAMUX1\_RequestGenerator2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_RequestGenerator2}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator2~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE)}



Definition at line \textbf{ 1472} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga8a66bf5b6f1c6303f622ab091dcce796}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator3@{DMAMUX1\_RequestGenerator3}}
\index{DMAMUX1\_RequestGenerator3@{DMAMUX1\_RequestGenerator3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_RequestGenerator3}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator3~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE)}



Definition at line \textbf{ 1473} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga6c9a2e5335db4ae71ef7c2536fcf97b3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenStatus@{DMAMUX1\_RequestGenStatus}}
\index{DMAMUX1\_RequestGenStatus@{DMAMUX1\_RequestGenStatus}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMAMUX1\_RequestGenStatus}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Gen\+Status~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE})}



Definition at line \textbf{ 1476} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{EXTI}
{\footnotesize\ttfamily \#define EXTI~((\textbf{ EXTI\+\_\+\+Type\+Def} $\ast$) EXTI\+\_\+\+BASE)}



Definition at line \textbf{ 1384} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga9b57881b72f2f70e874d6dc0cd289202}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FDCAN1@{FDCAN1}}
\index{FDCAN1@{FDCAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{FDCAN1}
{\footnotesize\ttfamily \#define FDCAN1~((\textbf{ FDCAN\+\_\+\+Global\+Type\+Def} $\ast$) FDCAN1\+\_\+\+BASE)}



Definition at line \textbf{ 1355} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gac00618f44558d3a29a87eaab38c22126}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FDCAN2@{FDCAN2}}
\index{FDCAN2@{FDCAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{FDCAN2}
{\footnotesize\ttfamily \#define FDCAN2~((\textbf{ FDCAN\+\_\+\+Global\+Type\+Def} $\ast$) FDCAN2\+\_\+\+BASE)}



Definition at line \textbf{ 1357} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga13ee20df664516c21a6d5affe0cea3cd}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FDCAN3@{FDCAN3}}
\index{FDCAN3@{FDCAN3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{FDCAN3}
{\footnotesize\ttfamily \#define FDCAN3~((\textbf{ FDCAN\+\_\+\+Global\+Type\+Def} $\ast$) FDCAN3\+\_\+\+BASE)}



Definition at line \textbf{ 1358} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga3e58ce846f38ee6234422498cd04549b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FDCAN\_CONFIG@{FDCAN\_CONFIG}}
\index{FDCAN\_CONFIG@{FDCAN\_CONFIG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{FDCAN\_CONFIG}
{\footnotesize\ttfamily \#define FDCAN\+\_\+\+CONFIG~((\textbf{ FDCAN\+\_\+\+Config\+\_\+\+Type\+Def} $\ast$) \textbf{ FDCAN\+\_\+\+CONFIG\+\_\+\+BASE})}



Definition at line \textbf{ 1356} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{FLASH}
{\footnotesize\ttfamily \#define FLASH~((\textbf{ FLASH\+\_\+\+Type\+Def} $\ast$) FLASH\+\_\+\+R\+\_\+\+BASE)}



Definition at line \textbf{ 1411} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gab4d9554f49986e01a4b8ffde10ac6f6e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FMAC@{FMAC}}
\index{FMAC@{FMAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{FMAC}
{\footnotesize\ttfamily \#define FMAC~((\textbf{ FMAC\+\_\+\+Type\+Def} $\ast$) FMAC\+\_\+\+BASE)}



Definition at line \textbf{ 1410} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga409771490258e51aa189077b63e2711b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1\_R@{FMC\_Bank1\_R}}
\index{FMC\_Bank1\_R@{FMC\_Bank1\_R}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{FMC\_Bank1\_R}
{\footnotesize\ttfamily \#define FMC\+\_\+\+Bank1\+\_\+R~((\textbf{ FMC\+\_\+\+Bank1\+\_\+\+Type\+Def} $\ast$) FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE)}



Definition at line \textbf{ 1478} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga5cdcf9fcfd0b117ba4b6c204bda5f092}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1E\_R@{FMC\_Bank1E\_R}}
\index{FMC\_Bank1E\_R@{FMC\_Bank1E\_R}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{FMC\_Bank1E\_R}
{\footnotesize\ttfamily \#define FMC\+\_\+\+Bank1\+E\+\_\+R~((\textbf{ FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} $\ast$) FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE)}



Definition at line \textbf{ 1479} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga4fdf310e0faefc84189f27f4186c6712}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank3\_R@{FMC\_Bank3\_R}}
\index{FMC\_Bank3\_R@{FMC\_Bank3\_R}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{FMC\_Bank3\_R}
{\footnotesize\ttfamily \#define FMC\+\_\+\+Bank3\+\_\+R~((\textbf{ FMC\+\_\+\+Bank3\+\_\+\+Type\+Def} $\ast$) FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE)}



Definition at line \textbf{ 1480} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{GPIOA}
{\footnotesize\ttfamily \#define GPIOA~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOA\+\_\+\+BASE)}



Definition at line \textbf{ 1414} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{GPIOB}
{\footnotesize\ttfamily \#define GPIOB~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOB\+\_\+\+BASE)}



Definition at line \textbf{ 1415} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{GPIOC}
{\footnotesize\ttfamily \#define GPIOC~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOC\+\_\+\+BASE)}



Definition at line \textbf{ 1416} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{GPIOD}
{\footnotesize\ttfamily \#define GPIOD~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOD\+\_\+\+BASE)}



Definition at line \textbf{ 1417} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{GPIOE}
{\footnotesize\ttfamily \#define GPIOE~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOE\+\_\+\+BASE)}



Definition at line \textbf{ 1418} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{GPIOF}
{\footnotesize\ttfamily \#define GPIOF~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOF\+\_\+\+BASE)}



Definition at line \textbf{ 1419} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{GPIOG}
{\footnotesize\ttfamily \#define GPIOG~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOG\+\_\+\+BASE)}



Definition at line \textbf{ 1420} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga7386336852ecc8ea26c4bee5cfbaf4ca}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1@{HRTIM1}}
\index{HRTIM1@{HRTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{HRTIM1}
{\footnotesize\ttfamily \#define HRTIM1~((\textbf{ HRTIM\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+BASE)}



Definition at line \textbf{ 1397} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaf7b0f42b285f0ae4317e797542cc4987}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1\_COMMON@{HRTIM1\_COMMON}}
\index{HRTIM1\_COMMON@{HRTIM1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{HRTIM1\_COMMON}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+COMMON~((\textbf{ HRTIM\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) \textbf{ HRTIM1\+\_\+\+COMMON\+\_\+\+BASE})}



Definition at line \textbf{ 1404} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga8d126738d4be730c795c6c9d77e9aa3d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1\_TIMA@{HRTIM1\_TIMA}}
\index{HRTIM1\_TIMA@{HRTIM1\_TIMA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{HRTIM1\_TIMA}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMA~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMA\+\_\+\+BASE)}



Definition at line \textbf{ 1398} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga2bab3b4c0b3dad47558712011c985ce6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1\_TIMB@{HRTIM1\_TIMB}}
\index{HRTIM1\_TIMB@{HRTIM1\_TIMB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{HRTIM1\_TIMB}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMB~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMB\+\_\+\+BASE)}



Definition at line \textbf{ 1399} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga4acd4ab9cc088247327672900c8a3e8f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1\_TIMC@{HRTIM1\_TIMC}}
\index{HRTIM1\_TIMC@{HRTIM1\_TIMC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{HRTIM1\_TIMC}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMC~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMC\+\_\+\+BASE)}



Definition at line \textbf{ 1400} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaff1e5e112cf5d1eb35427de5e3f17435}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1\_TIMD@{HRTIM1\_TIMD}}
\index{HRTIM1\_TIMD@{HRTIM1\_TIMD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{HRTIM1\_TIMD}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMD~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMD\+\_\+\+BASE)}



Definition at line \textbf{ 1401} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga7a6bc8dfbd7e86d3ee4f779de12e5f82}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1\_TIME@{HRTIM1\_TIME}}
\index{HRTIM1\_TIME@{HRTIM1\_TIME}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{HRTIM1\_TIME}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIME~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIME\+\_\+\+BASE)}



Definition at line \textbf{ 1402} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga043a96839b30d4fa4e1c0a3847c82287}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1\_TIMF@{HRTIM1\_TIMF}}
\index{HRTIM1\_TIMF@{HRTIM1\_TIMF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{HRTIM1\_TIMF}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMF~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMF\+\_\+\+BASE)}



Definition at line \textbf{ 1403} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{I2C1}
{\footnotesize\ttfamily \#define I2\+C1~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C1\+\_\+\+BASE)}



Definition at line \textbf{ 1352} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{I2C2}
{\footnotesize\ttfamily \#define I2\+C2~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C2\+\_\+\+BASE)}



Definition at line \textbf{ 1353} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{I2C3}
{\footnotesize\ttfamily \#define I2\+C3~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C3\+\_\+\+BASE)}



Definition at line \textbf{ 1360} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga6ad965bc77e04c8f4d47d8867f2b75d8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C4@{I2C4}}
\index{I2C4@{I2C4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{I2C4}
{\footnotesize\ttfamily \#define I2\+C4~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C4\+\_\+\+BASE)}



Definition at line \textbf{ 1363} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{IWDG}
{\footnotesize\ttfamily \#define IWDG~((\textbf{ IWDG\+\_\+\+Type\+Def} $\ast$) IWDG\+\_\+\+BASE)}



Definition at line \textbf{ 1345} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM1@{LPTIM1}}
\index{LPTIM1@{LPTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{LPTIM1}
{\footnotesize\ttfamily \#define LPTIM1~((\textbf{ LPTIM\+\_\+\+Type\+Def} $\ast$) LPTIM1\+\_\+\+BASE)}



Definition at line \textbf{ 1361} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPUART1@{LPUART1}}
\index{LPUART1@{LPUART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{LPUART1}
{\footnotesize\ttfamily \#define LPUART1~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) LPUART1\+\_\+\+BASE)}



Definition at line \textbf{ 1362} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP@{OPAMP}}
\index{OPAMP@{OPAMP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{OPAMP}
{\footnotesize\ttfamily \#define OPAMP~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP\+\_\+\+BASE)}



Definition at line \textbf{ 1376} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP1@{OPAMP1}}
\index{OPAMP1@{OPAMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{OPAMP1}
{\footnotesize\ttfamily \#define OPAMP1~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP1\+\_\+\+BASE)}



Definition at line \textbf{ 1377} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gabc11c296d6d15ca861b6378bc056848e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP2@{OPAMP2}}
\index{OPAMP2@{OPAMP2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{OPAMP2}
{\footnotesize\ttfamily \#define OPAMP2~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP2\+\_\+\+BASE)}



Definition at line \textbf{ 1378} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga50369700b1093ec17ad8d1835223b1e0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP3@{OPAMP3}}
\index{OPAMP3@{OPAMP3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{OPAMP3}
{\footnotesize\ttfamily \#define OPAMP3~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP3\+\_\+\+BASE)}



Definition at line \textbf{ 1379} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga0cb5be089dc74713b56c227dd2f57968}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP4@{OPAMP4}}
\index{OPAMP4@{OPAMP4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{OPAMP4}
{\footnotesize\ttfamily \#define OPAMP4~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP4\+\_\+\+BASE)}



Definition at line \textbf{ 1380} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga7064956d36c9921f2ce3a65ef4087eb5}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP5@{OPAMP5}}
\index{OPAMP5@{OPAMP5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{OPAMP5}
{\footnotesize\ttfamily \#define OPAMP5~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP5\+\_\+\+BASE)}



Definition at line \textbf{ 1381} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga51308f2bdb7f7822280f9a53017a6146}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP6@{OPAMP6}}
\index{OPAMP6@{OPAMP6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{OPAMP6}
{\footnotesize\ttfamily \#define OPAMP6~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP6\+\_\+\+BASE)}



Definition at line \textbf{ 1382} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{PWR}
{\footnotesize\ttfamily \#define PWR~((\textbf{ PWR\+\_\+\+Type\+Def} $\ast$) PWR\+\_\+\+BASE)}



Definition at line \textbf{ 1359} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{QUADSPI}
{\footnotesize\ttfamily \#define QUADSPI~((\textbf{ QUADSPI\+\_\+\+Type\+Def} $\ast$) \textbf{ QSPI\+\_\+\+R\+\_\+\+BASE})}



Definition at line \textbf{ 1482} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{RCC}
{\footnotesize\ttfamily \#define RCC~((\textbf{ RCC\+\_\+\+Type\+Def} $\ast$) RCC\+\_\+\+BASE)}



Definition at line \textbf{ 1409} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{RNG}
{\footnotesize\ttfamily \#define RNG~((\textbf{ RNG\+\_\+\+Type\+Def} $\ast$) RNG\+\_\+\+BASE)}



Definition at line \textbf{ 1433} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{RTC}
{\footnotesize\ttfamily \#define RTC~((\textbf{ RTC\+\_\+\+Type\+Def} $\ast$) RTC\+\_\+\+BASE)}



Definition at line \textbf{ 1343} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SAI1}
{\footnotesize\ttfamily \#define SAI1~((\textbf{ SAI\+\_\+\+Type\+Def} $\ast$) SAI1\+\_\+\+BASE)}



Definition at line \textbf{ 1394} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SAI1\_Block\_A}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+A~((\textbf{ SAI\+\_\+\+Block\+\_\+\+Type\+Def} $\ast$)SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE)}



Definition at line \textbf{ 1395} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SAI1\_Block\_B}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+B~((\textbf{ SAI\+\_\+\+Block\+\_\+\+Type\+Def} $\ast$)SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE)}



Definition at line \textbf{ 1396} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SPI1}
{\footnotesize\ttfamily \#define SPI1~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) SPI1\+\_\+\+BASE)}



Definition at line \textbf{ 1386} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SPI2}
{\footnotesize\ttfamily \#define SPI2~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) SPI2\+\_\+\+BASE)}



Definition at line \textbf{ 1346} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SPI3}
{\footnotesize\ttfamily \#define SPI3~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) SPI3\+\_\+\+BASE)}



Definition at line \textbf{ 1347} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SPI4}
{\footnotesize\ttfamily \#define SPI4~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) SPI4\+\_\+\+BASE)}



Definition at line \textbf{ 1389} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SYSCFG}
{\footnotesize\ttfamily \#define SYSCFG~((\textbf{ SYSCFG\+\_\+\+Type\+Def} $\ast$) SYSCFG\+\_\+\+BASE)}



Definition at line \textbf{ 1366} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gad3c4110792684d6735dab4cd8d25d5e6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TAMP@{TAMP}}
\index{TAMP@{TAMP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TAMP}
{\footnotesize\ttfamily \#define TAMP~((\textbf{ TAMP\+\_\+\+Type\+Def} $\ast$) TAMP\+\_\+\+BASE)}



Definition at line \textbf{ 1342} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM1}
{\footnotesize\ttfamily \#define TIM1~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM1\+\_\+\+BASE)}



Definition at line \textbf{ 1385} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM15@{TIM15}}
\index{TIM15@{TIM15}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM15}
{\footnotesize\ttfamily \#define TIM15~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM15\+\_\+\+BASE)}



Definition at line \textbf{ 1390} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM16@{TIM16}}
\index{TIM16@{TIM16}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM16}
{\footnotesize\ttfamily \#define TIM16~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM16\+\_\+\+BASE)}



Definition at line \textbf{ 1391} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM17@{TIM17}}
\index{TIM17@{TIM17}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM17}
{\footnotesize\ttfamily \#define TIM17~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM17\+\_\+\+BASE)}



Definition at line \textbf{ 1392} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM2}
{\footnotesize\ttfamily \#define TIM2~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM2\+\_\+\+BASE)}



Definition at line \textbf{ 1335} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gacb92ce73473f1cb8e9c4ef1c96b60eae}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM20@{TIM20}}
\index{TIM20@{TIM20}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM20}
{\footnotesize\ttfamily \#define TIM20~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM20\+\_\+\+BASE)}



Definition at line \textbf{ 1393} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM3}
{\footnotesize\ttfamily \#define TIM3~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM3\+\_\+\+BASE)}



Definition at line \textbf{ 1336} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM4}
{\footnotesize\ttfamily \#define TIM4~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM4\+\_\+\+BASE)}



Definition at line \textbf{ 1337} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM5}
{\footnotesize\ttfamily \#define TIM5~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM5\+\_\+\+BASE)}



Definition at line \textbf{ 1338} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM6}
{\footnotesize\ttfamily \#define TIM6~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM6\+\_\+\+BASE)}



Definition at line \textbf{ 1339} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM7}
{\footnotesize\ttfamily \#define TIM7~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM7\+\_\+\+BASE)}



Definition at line \textbf{ 1340} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM8}
{\footnotesize\ttfamily \#define TIM8~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM8\+\_\+\+BASE)}



Definition at line \textbf{ 1387} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{UART4}
{\footnotesize\ttfamily \#define UART4~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) UART4\+\_\+\+BASE)}



Definition at line \textbf{ 1350} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{UART5}
{\footnotesize\ttfamily \#define UART5~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) UART5\+\_\+\+BASE)}



Definition at line \textbf{ 1351} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga60558eacca44077e9b72424413f785f3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UCPD1@{UCPD1}}
\index{UCPD1@{UCPD1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{UCPD1}
{\footnotesize\ttfamily \#define UCPD1~((\textbf{ UCPD\+\_\+\+Type\+Def} $\ast$) UCPD1\+\_\+\+BASE)}



Definition at line \textbf{ 1364} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{USART1}
{\footnotesize\ttfamily \#define USART1~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) USART1\+\_\+\+BASE)}



Definition at line \textbf{ 1388} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{USART2}
{\footnotesize\ttfamily \#define USART2~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) USART2\+\_\+\+BASE)}



Definition at line \textbf{ 1348} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{USART3}
{\footnotesize\ttfamily \#define USART3~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) USART3\+\_\+\+BASE)}



Definition at line \textbf{ 1349} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB@{USB}}
\index{USB@{USB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{USB}
{\footnotesize\ttfamily \#define USB~((\textbf{ USB\+\_\+\+Type\+Def} $\ast$) \textbf{ USB\+\_\+\+BASE})}



Definition at line \textbf{ 1354} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga1446a32e57e1b1cfa1683494561a5b2f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!VREFBUF@{VREFBUF}}
\index{VREFBUF@{VREFBUF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{VREFBUF}
{\footnotesize\ttfamily \#define VREFBUF~((\textbf{ VREFBUF\+\_\+\+Type\+Def} $\ast$) VREFBUF\+\_\+\+BASE)}



Definition at line \textbf{ 1367} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{WWDG}
{\footnotesize\ttfamily \#define WWDG~((\textbf{ WWDG\+\_\+\+Type\+Def} $\ast$) WWDG\+\_\+\+BASE)}



Definition at line \textbf{ 1344} of file \textbf{ stm32g474xx.\+h}.

