Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 25 16:42:00 2019
| Host         : Drew running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mc_top_wrapper_timing_summary_routed.rpt -pb mc_top_wrapper_timing_summary_routed.pb -rpx mc_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mc_top_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOPADOP[1] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 6424 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.531        0.000                      0                21241        0.018        0.000                      0                21169        3.000        0.000                       0                  6913  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
ddr_clock                                                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_mc_top_clk_wiz_0                                                                 {0.000 6.667}      13.333          75.000          
  clkfbout_mc_top_clk_wiz_0                                                                 {0.000 20.000}     40.000          25.000          
sys_clk_pin                                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_mc_top_clk_wiz_0_1                                                               {0.000 6.667}      13.333          75.000          
  clkfbout_mc_top_clk_wiz_0_1                                                               {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.279        0.000                      0                  928        0.086        0.000                      0                  928       15.250        0.000                       0                   483  
ddr_clock                                                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_mc_top_clk_wiz_0                                                                       0.531        0.000                      0                19755        0.136        0.000                      0                19699        5.417        0.000                       0                  6426  
  clkfbout_mc_top_clk_wiz_0                                                                                                                                                                                                                  37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_mc_top_clk_wiz_0_1                                                                     0.533        0.000                      0                19755        0.136        0.000                      0                19699        5.417        0.000                       0                  6426  
  clkfbout_mc_top_clk_wiz_0_1                                                                                                                                                                                                                37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mc_top_clk_wiz_0                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       11.970        0.000                      0                    8                                                                        
clk_out1_mc_top_clk_wiz_0_1                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       11.970        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_mc_top_clk_wiz_0                                                                        31.708        0.000                      0                    8                                                                        
clk_out1_mc_top_clk_wiz_0_1                                                                 clk_out1_mc_top_clk_wiz_0                                                                         0.531        0.000                      0                19755        0.018        0.000                      0                19699  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_mc_top_clk_wiz_0_1                                                                      31.708        0.000                      0                    8                                                                        
clk_out1_mc_top_clk_wiz_0                                                                   clk_out1_mc_top_clk_wiz_0_1                                                                       0.531        0.000                      0                19755        0.018        0.000                      0                19699  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_mc_top_clk_wiz_0                                                                   clk_out1_mc_top_clk_wiz_0                                                                         5.455        0.000                      0                  442        0.346        0.000                      0                  442  
**async_default**                                                                           clk_out1_mc_top_clk_wiz_0_1                                                                 clk_out1_mc_top_clk_wiz_0                                                                         5.455        0.000                      0                  442        0.227        0.000                      0                  442  
**async_default**                                                                           clk_out1_mc_top_clk_wiz_0                                                                   clk_out1_mc_top_clk_wiz_0_1                                                                       5.455        0.000                      0                  442        0.227        0.000                      0                  442  
**async_default**                                                                           clk_out1_mc_top_clk_wiz_0_1                                                                 clk_out1_mc_top_clk_wiz_0_1                                                                       5.458        0.000                      0                  442        0.346        0.000                      0                  442  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.848        0.000                      0                  100        0.343        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 1.740ns (25.862%)  route 4.988ns (74.138%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 36.204 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.412     5.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.299     5.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.018     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X2Y2           LUT6 (Prop_lut6_I3_O)        0.124     6.857 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.353     8.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I1_O)        0.124     8.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.206    10.189    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.124    10.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520    36.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y1           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.346    36.550    
                         clock uncertainty           -0.035    36.515    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.077    36.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.592    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                 26.279    

Slack (MET) :             26.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.740ns (26.672%)  route 4.784ns (73.328%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 36.204 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.412     5.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.299     5.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.018     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X2Y2           LUT6 (Prop_lut6_I3_O)        0.124     6.857 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.353     8.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I1_O)        0.124     8.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.001     9.985    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.124    10.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520    36.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y1           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.346    36.550    
                         clock uncertainty           -0.035    36.515    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.079    36.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                 26.485    

Slack (MET) :             26.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 1.740ns (26.703%)  route 4.776ns (73.297%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 36.204 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.412     5.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.299     5.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.018     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X2Y2           LUT6 (Prop_lut6_I3_O)        0.124     6.857 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.353     8.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I1_O)        0.124     8.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.994     9.977    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.124    10.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520    36.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y1           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.346    36.550    
                         clock uncertainty           -0.035    36.515    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.079    36.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                 26.493    

Slack (MET) :             26.782ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 1.740ns (27.934%)  route 4.489ns (72.066%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 36.204 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.412     5.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.299     5.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.018     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X2Y2           LUT6 (Prop_lut6_I3_O)        0.124     6.857 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.353     8.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I1_O)        0.124     8.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.707     9.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.124     9.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520    36.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y1           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.346    36.550    
                         clock uncertainty           -0.035    36.515    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.081    36.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.596    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                 26.782    

Slack (MET) :             26.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 0.966ns (17.501%)  route 4.554ns (82.499%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.786     5.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.299     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.766     7.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y42          LUT4 (Prop_lut4_I1_O)        0.124     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I4_O)        0.124     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.569     9.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X2Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X2Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524    35.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.989    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 26.884    

Slack (MET) :             26.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 0.966ns (17.501%)  route 4.554ns (82.499%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.786     5.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.299     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.766     7.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y42          LUT4 (Prop_lut4_I1_O)        0.124     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I4_O)        0.124     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.569     9.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X2Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X2Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524    35.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.989    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 26.884    

Slack (MET) :             26.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 0.966ns (17.501%)  route 4.554ns (82.499%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.786     5.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.299     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.766     7.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y42          LUT4 (Prop_lut4_I1_O)        0.124     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I4_O)        0.124     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.569     9.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X2Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X2Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524    35.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.989    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 26.884    

Slack (MET) :             26.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 0.966ns (17.501%)  route 4.554ns (82.499%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.786     5.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.299     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.766     7.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y42          LUT4 (Prop_lut4_I1_O)        0.124     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I4_O)        0.124     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.569     9.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X2Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X2Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524    35.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.989    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 26.884    

Slack (MET) :             26.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 0.966ns (17.501%)  route 4.554ns (82.499%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.786     5.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.299     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.766     7.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y42          LUT4 (Prop_lut4_I1_O)        0.124     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I4_O)        0.124     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.569     9.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X2Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X2Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524    35.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.989    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 26.884    

Slack (MET) :             26.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 0.966ns (17.501%)  route 4.554ns (82.499%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.786     5.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.299     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.766     7.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y42          LUT4 (Prop_lut4_I1_O)        0.124     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I4_O)        0.124     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.569     9.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X2Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X2Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524    35.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.989    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 26.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.578%)  route 0.198ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X5Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.502 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.198     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X6Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X6Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                         clock pessimism             -0.119     1.630    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.578%)  route 0.198ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X5Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.502 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.198     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X6Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X6Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -0.119     1.630    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.748%)  route 0.220ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.220     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X10Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.353     1.368    
    SLICE_X10Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.748%)  route 0.220ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.220     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X10Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.353     1.368    
    SLICE_X10Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.748%)  route 0.220ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.220     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X10Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.353     1.368    
    SLICE_X10Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.748%)  route 0.220ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.220     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X10Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.353     1.368    
    SLICE_X10Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.748%)  route 0.220ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.220     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X10Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.353     1.368    
    SLICE_X10Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.748%)  route 0.220ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.220     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X10Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.353     1.368    
    SLICE_X10Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.748%)  route 0.220ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.220     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X10Y50         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y50         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.353     1.368    
    SLICE_X10Y50         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.748%)  route 0.220ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.220     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X10Y50         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y50         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.353     1.368    
    SLICE_X10Y50         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y45    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y45    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr_clock
  To Clock:  ddr_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mc_top_clk_wiz_0
  To Clock:  clk_out1_mc_top_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.714ns  (logic 3.217ns (25.303%)  route 9.497ns (74.697%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.339    11.036    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.160 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[0]_i_1/O
                         net (fo=1, routed)           0.000    11.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[0]
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.119    11.612    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.079    11.691    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.708ns  (logic 3.217ns (25.315%)  route 9.491ns (74.685%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.333    11.030    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.154 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[1]_i_1/O
                         net (fo=1, routed)           0.000    11.154    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[1]
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.119    11.612    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.077    11.689    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.704ns  (logic 3.217ns (25.323%)  route 9.487ns (74.677%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.329    11.026    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_memwrite_i_1/O
                         net (fo=1, routed)           0.000    11.150    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg_0
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.119    11.612    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.079    11.691    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.705ns  (logic 3.217ns (25.321%)  route 9.488ns (74.679%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.330    11.027    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.151 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_jalr_i_1/O
                         net (fo=1, routed)           0.000    11.151    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg_0
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.119    11.612    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.081    11.693    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 3.820ns (31.228%)  route 8.412ns (68.772%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 11.208 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.560    -1.556    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/i_aclk
    SLICE_X36Y13         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/Q
                         net (fo=33, routed)          1.059    -0.041    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/store_data_reg[0][0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.124     0.083 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/id_op2[1]_i_2/O
                         net (fo=6, routed)           0.920     1.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/ma_fwd[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry_i_24/O
                         net (fo=1, routed)           0.694     1.821    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/tag[16]_i_6
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124     1.945 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_13/O
                         net (fo=110, routed)         1.017     2.961    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/immediate_reg[1]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.153     3.114 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.644     3.758    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_0_in[1]
    SLICE_X38Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727     4.485 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     4.485    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.602 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.602    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.925 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__1/O[1]
                         net (fo=3, routed)           0.753     5.678    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data0_1[9]
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.306     5.984 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9/O
                         net (fo=2, routed)           0.783     6.767    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_4/O
                         net (fo=1, routed)           0.605     7.496    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[4]_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[4]_i_1/O
                         net (fo=4, routed)           0.776     8.396    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[9]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_4/O
                         net (fo=40, routed)          0.754     9.274    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/A4
    SLICE_X54Y16         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.378     9.652 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000     9.652    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/OB
    SLICE_X54Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     9.861 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     9.861    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/O1
    SLICE_X54Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     9.949 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.408    10.357    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[0]
    SLICE_X55Y17         LUT3 (Prop_lut3_I2_O)        0.319    10.676 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000    10.676    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[0]
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.444    11.208    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/C
                         clock pessimism              0.533    11.742    
                         clock uncertainty           -0.119    11.623    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)        0.031    11.654    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.180ns  (logic 2.461ns (20.203%)  route 9.719ns (79.797%))
  Logic Levels:           13  (LUT3=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 11.208 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          0.806     1.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.335 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry_i_9/O
                         net (fo=64, routed)          1.007     2.342    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_a[1]
    SLICE_X43Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.466 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_12/O
                         net (fo=106, routed)         1.222     3.688    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a[31]
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.812 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_14/O
                         net (fo=3, routed)           0.882     4.694    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_14_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.124     4.818 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[1]_i_10/O
                         net (fo=4, routed)           0.747     5.565    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[1]_i_10_n_0
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.689 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[0]_i_6/O
                         net (fo=1, routed)           0.558     6.246    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[0]_i_6_n_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.370 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[0]_i_3/O
                         net (fo=1, routed)           0.721     7.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[0]
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[0]_i_1/O
                         net (fo=4, routed)           0.620     7.835    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[5]
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.959 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_8/O
                         net (fo=40, routed)          1.275     9.234    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/A0
    SLICE_X54Y17         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.239     9.473 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.473    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/OA
    SLICE_X54Y17         MUXF7 (Prop_muxf7_I1_O)      0.214     9.687 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     9.687    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/O1
    SLICE_X54Y17         MUXF8 (Prop_muxf8_I1_O)      0.088     9.775 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.504    10.279    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[1]
    SLICE_X55Y17         LUT3 (Prop_lut3_I2_O)        0.348    10.627 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.627    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[1]
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.444    11.208    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/C
                         clock pessimism              0.461    11.670    
                         clock uncertainty           -0.119    11.551    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)        0.075    11.626    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.626    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.235ns  (logic 3.093ns (25.281%)  route 9.142ns (74.719%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.456    10.371    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/CO[0]
    SLICE_X30Y20         LUT3 (Prop_lut3_I1_O)        0.310    10.681 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_regwrite_i_1/O
                         net (fo=1, routed)           0.000    10.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg_0
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg/C
                         clock pessimism              0.533    11.732    
                         clock uncertainty           -0.119    11.613    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.081    11.694    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 3.093ns (25.303%)  route 9.131ns (74.697%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.445    10.360    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/CO[0]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.310    10.670 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_memaccess_i_1/O
                         net (fo=1, routed)           0.000    10.670    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg_0
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg/C
                         clock pessimism              0.533    11.732    
                         clock uncertainty           -0.119    11.613    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.077    11.690    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.435ns  (logic 2.826ns (24.713%)  route 8.609ns (75.287%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 11.260 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.560    -1.556    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/i_aclk
    SLICE_X36Y13         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/Q
                         net (fo=33, routed)          1.059    -0.041    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/store_data_reg[0][0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.124     0.083 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/id_op2[1]_i_2/O
                         net (fo=6, routed)           0.920     1.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/ma_fwd[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry_i_24/O
                         net (fo=1, routed)           0.694     1.821    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/tag[16]_i_6
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124     1.945 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_13/O
                         net (fo=110, routed)         1.017     2.961    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/immediate_reg[1]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.153     3.114 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.644     3.758    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_0_in[1]
    SLICE_X38Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727     4.485 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     4.485    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.602 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.602    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.925 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__1/O[1]
                         net (fo=3, routed)           0.753     5.678    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data0_1[9]
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.306     5.984 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9/O
                         net (fo=2, routed)           0.783     6.767    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_4/O
                         net (fo=1, routed)           0.605     7.496    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[4]_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[4]_i_1/O
                         net (fo=4, routed)           0.776     8.396    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[9]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_4/O
                         net (fo=40, routed)          1.360     9.880    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/A[4]
    RAMB18_X2Y0          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.496    11.260    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/i_aclk
    RAMB18_X2Y0          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2/CLKARDCLK
                         clock pessimism              0.533    11.793    
                         clock uncertainty           -0.119    11.675    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.109    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.435ns  (logic 2.826ns (24.713%)  route 8.609ns (75.287%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 11.260 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.560    -1.556    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/i_aclk
    SLICE_X36Y13         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/Q
                         net (fo=33, routed)          1.059    -0.041    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/store_data_reg[0][0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.124     0.083 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/id_op2[1]_i_2/O
                         net (fo=6, routed)           0.920     1.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/ma_fwd[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry_i_24/O
                         net (fo=1, routed)           0.694     1.821    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/tag[16]_i_6
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124     1.945 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_13/O
                         net (fo=110, routed)         1.017     2.961    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/immediate_reg[1]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.153     3.114 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.644     3.758    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_0_in[1]
    SLICE_X38Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727     4.485 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     4.485    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.602 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.602    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.925 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__1/O[1]
                         net (fo=3, routed)           0.753     5.678    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data0_1[9]
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.306     5.984 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9/O
                         net (fo=2, routed)           0.783     6.767    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_4/O
                         net (fo=1, routed)           0.605     7.496    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[4]_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[4]_i_1/O
                         net (fo=4, routed)           0.776     8.396    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[9]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_4/O
                         net (fo=40, routed)          1.360     9.880    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[4]
    RAMB18_X2Y1          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.496    11.260    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X2Y1          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/CLKARDCLK
                         clock pessimism              0.533    11.793    
                         clock uncertainty           -0.119    11.675    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.109    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  1.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA/CLK
                         clock pessimism              0.410    -0.511    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.271    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB/CLK
                         clock pessimism              0.410    -0.511    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.271    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC/CLK
                         clock pessimism              0.410    -0.511    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.271    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD/CLK
                         clock pessimism              0.410    -0.511    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.271    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.392ns (72.472%)  route 0.149ns (27.528%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.596    -0.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X2Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/Q
                         net (fo=3, routed)           0.148    -0.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.044    -0.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_3_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_7
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.864    -0.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/C
                         clock pessimism              0.666    -0.223    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134    -0.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.562    -0.526    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X39Y52         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/Q
                         net (fo=1, routed)           0.087    -0.298    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[24]
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.830    -0.923    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X38Y52         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/C
                         clock pessimism              0.410    -0.513    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.120    -0.393    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.556    -0.532    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X51Y28         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/Q
                         net (fo=1, routed)           0.087    -0.304    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[16]
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.259 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[16]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer[16]
    SLICE_X50Y28         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.825    -0.929    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X50Y28         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/C
                         clock pessimism              0.410    -0.519    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.120    -0.399    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.562    -0.526    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X35Y45         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.087    -0.298    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.045    -0.253 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[29]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.253    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer[29]
    SLICE_X34Y45         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.831    -0.923    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X34Y45         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/C
                         clock pessimism              0.410    -0.513    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120    -0.393    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.563    -0.525    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X47Y51         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.297    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[0]
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.045    -0.252 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0
    SLICE_X46Y51         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X46Y51         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/C
                         clock pessimism              0.409    -0.512    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.120    -0.392    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.561    -0.527    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X35Y50         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.299    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[17]
    SLICE_X34Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.254 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.829    -0.924    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X34Y50         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
                         clock pessimism              0.410    -0.514    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.120    -0.394    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mc_top_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y6      mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y6      mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y11     mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y11     mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y9      mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y9      mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y10     mc_top_i/spare_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y10     mc_top_i/spare_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y14     mc_top_i/spare_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y14     mc_top_i/spare_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y33     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y33     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_21_23/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y33     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_21_23/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y33     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_21_23/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y36     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y36     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y39     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y39     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y39     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y39     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y31     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y31     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y31     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_18_20/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mc_top_clk_wiz_0
  To Clock:  clkfbout_mc_top_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mc_top_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    mc_top_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mc_top_clk_wiz_0_1
  To Clock:  clk_out1_mc_top_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.714ns  (logic 3.217ns (25.303%)  route 9.497ns (74.697%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.339    11.036    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.160 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[0]_i_1/O
                         net (fo=1, routed)           0.000    11.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[0]
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.116    11.615    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.079    11.694    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.708ns  (logic 3.217ns (25.315%)  route 9.491ns (74.685%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.333    11.030    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.154 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[1]_i_1/O
                         net (fo=1, routed)           0.000    11.154    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[1]
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.116    11.615    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.077    11.692    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]
  -------------------------------------------------------------------
                         required time                         11.692    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.704ns  (logic 3.217ns (25.323%)  route 9.487ns (74.677%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.329    11.026    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_memwrite_i_1/O
                         net (fo=1, routed)           0.000    11.150    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg_0
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.116    11.615    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.079    11.694    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.705ns  (logic 3.217ns (25.321%)  route 9.488ns (74.679%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.330    11.027    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.151 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_jalr_i_1/O
                         net (fo=1, routed)           0.000    11.151    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg_0
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.116    11.615    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.081    11.696    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 3.820ns (31.228%)  route 8.412ns (68.772%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 11.208 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.560    -1.556    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/i_aclk
    SLICE_X36Y13         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/Q
                         net (fo=33, routed)          1.059    -0.041    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/store_data_reg[0][0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.124     0.083 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/id_op2[1]_i_2/O
                         net (fo=6, routed)           0.920     1.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/ma_fwd[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry_i_24/O
                         net (fo=1, routed)           0.694     1.821    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/tag[16]_i_6
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124     1.945 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_13/O
                         net (fo=110, routed)         1.017     2.961    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/immediate_reg[1]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.153     3.114 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.644     3.758    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_0_in[1]
    SLICE_X38Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727     4.485 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     4.485    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.602 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.602    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.925 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__1/O[1]
                         net (fo=3, routed)           0.753     5.678    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data0_1[9]
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.306     5.984 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9/O
                         net (fo=2, routed)           0.783     6.767    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_4/O
                         net (fo=1, routed)           0.605     7.496    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[4]_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[4]_i_1/O
                         net (fo=4, routed)           0.776     8.396    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[9]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_4/O
                         net (fo=40, routed)          0.754     9.274    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/A4
    SLICE_X54Y16         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.378     9.652 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000     9.652    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/OB
    SLICE_X54Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     9.861 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     9.861    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/O1
    SLICE_X54Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     9.949 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.408    10.357    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[0]
    SLICE_X55Y17         LUT3 (Prop_lut3_I2_O)        0.319    10.676 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000    10.676    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[0]
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.444    11.208    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/C
                         clock pessimism              0.533    11.742    
                         clock uncertainty           -0.116    11.626    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)        0.031    11.657    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.180ns  (logic 2.461ns (20.203%)  route 9.719ns (79.797%))
  Logic Levels:           13  (LUT3=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 11.208 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          0.806     1.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.335 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry_i_9/O
                         net (fo=64, routed)          1.007     2.342    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_a[1]
    SLICE_X43Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.466 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_12/O
                         net (fo=106, routed)         1.222     3.688    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a[31]
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.812 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_14/O
                         net (fo=3, routed)           0.882     4.694    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_14_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.124     4.818 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[1]_i_10/O
                         net (fo=4, routed)           0.747     5.565    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[1]_i_10_n_0
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.689 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[0]_i_6/O
                         net (fo=1, routed)           0.558     6.246    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[0]_i_6_n_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.370 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[0]_i_3/O
                         net (fo=1, routed)           0.721     7.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[0]
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[0]_i_1/O
                         net (fo=4, routed)           0.620     7.835    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[5]
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.959 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_8/O
                         net (fo=40, routed)          1.275     9.234    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/A0
    SLICE_X54Y17         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.239     9.473 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.473    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/OA
    SLICE_X54Y17         MUXF7 (Prop_muxf7_I1_O)      0.214     9.687 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     9.687    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/O1
    SLICE_X54Y17         MUXF8 (Prop_muxf8_I1_O)      0.088     9.775 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.504    10.279    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[1]
    SLICE_X55Y17         LUT3 (Prop_lut3_I2_O)        0.348    10.627 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.627    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[1]
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.444    11.208    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/C
                         clock pessimism              0.461    11.670    
                         clock uncertainty           -0.116    11.554    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)        0.075    11.629    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.235ns  (logic 3.093ns (25.281%)  route 9.142ns (74.719%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.456    10.371    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/CO[0]
    SLICE_X30Y20         LUT3 (Prop_lut3_I1_O)        0.310    10.681 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_regwrite_i_1/O
                         net (fo=1, routed)           0.000    10.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg_0
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg/C
                         clock pessimism              0.533    11.732    
                         clock uncertainty           -0.116    11.616    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.081    11.697    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 3.093ns (25.303%)  route 9.131ns (74.697%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.445    10.360    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/CO[0]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.310    10.670 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_memaccess_i_1/O
                         net (fo=1, routed)           0.000    10.670    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg_0
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg/C
                         clock pessimism              0.533    11.732    
                         clock uncertainty           -0.116    11.616    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.077    11.693    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.435ns  (logic 2.826ns (24.713%)  route 8.609ns (75.287%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 11.260 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.560    -1.556    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/i_aclk
    SLICE_X36Y13         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/Q
                         net (fo=33, routed)          1.059    -0.041    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/store_data_reg[0][0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.124     0.083 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/id_op2[1]_i_2/O
                         net (fo=6, routed)           0.920     1.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/ma_fwd[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry_i_24/O
                         net (fo=1, routed)           0.694     1.821    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/tag[16]_i_6
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124     1.945 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_13/O
                         net (fo=110, routed)         1.017     2.961    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/immediate_reg[1]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.153     3.114 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.644     3.758    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_0_in[1]
    SLICE_X38Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727     4.485 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     4.485    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.602 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.602    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.925 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__1/O[1]
                         net (fo=3, routed)           0.753     5.678    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data0_1[9]
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.306     5.984 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9/O
                         net (fo=2, routed)           0.783     6.767    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_4/O
                         net (fo=1, routed)           0.605     7.496    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[4]_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[4]_i_1/O
                         net (fo=4, routed)           0.776     8.396    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[9]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_4/O
                         net (fo=40, routed)          1.360     9.880    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/A[4]
    RAMB18_X2Y0          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.496    11.260    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/i_aclk
    RAMB18_X2Y0          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2/CLKARDCLK
                         clock pessimism              0.533    11.793    
                         clock uncertainty           -0.116    11.677    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.111    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2
  -------------------------------------------------------------------
                         required time                         11.111    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.435ns  (logic 2.826ns (24.713%)  route 8.609ns (75.287%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 11.260 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.560    -1.556    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/i_aclk
    SLICE_X36Y13         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/Q
                         net (fo=33, routed)          1.059    -0.041    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/store_data_reg[0][0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.124     0.083 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/id_op2[1]_i_2/O
                         net (fo=6, routed)           0.920     1.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/ma_fwd[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry_i_24/O
                         net (fo=1, routed)           0.694     1.821    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/tag[16]_i_6
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124     1.945 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_13/O
                         net (fo=110, routed)         1.017     2.961    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/immediate_reg[1]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.153     3.114 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.644     3.758    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_0_in[1]
    SLICE_X38Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727     4.485 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     4.485    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.602 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.602    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.925 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__1/O[1]
                         net (fo=3, routed)           0.753     5.678    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data0_1[9]
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.306     5.984 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9/O
                         net (fo=2, routed)           0.783     6.767    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_4/O
                         net (fo=1, routed)           0.605     7.496    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[4]_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[4]_i_1/O
                         net (fo=4, routed)           0.776     8.396    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[9]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_4/O
                         net (fo=40, routed)          1.360     9.880    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[4]
    RAMB18_X2Y1          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.496    11.260    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X2Y1          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/CLKARDCLK
                         clock pessimism              0.533    11.793    
                         clock uncertainty           -0.116    11.677    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.111    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2
  -------------------------------------------------------------------
                         required time                         11.111    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  1.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA/CLK
                         clock pessimism              0.410    -0.511    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.271    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB/CLK
                         clock pessimism              0.410    -0.511    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.271    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC/CLK
                         clock pessimism              0.410    -0.511    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.271    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD/CLK
                         clock pessimism              0.410    -0.511    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.271    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.392ns (72.472%)  route 0.149ns (27.528%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.596    -0.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X2Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/Q
                         net (fo=3, routed)           0.148    -0.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.044    -0.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_3_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_7
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.864    -0.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/C
                         clock pessimism              0.666    -0.223    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134    -0.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.562    -0.526    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X39Y52         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/Q
                         net (fo=1, routed)           0.087    -0.298    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[24]
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.830    -0.923    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X38Y52         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/C
                         clock pessimism              0.410    -0.513    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.120    -0.393    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.556    -0.532    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X51Y28         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/Q
                         net (fo=1, routed)           0.087    -0.304    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[16]
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.259 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[16]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer[16]
    SLICE_X50Y28         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.825    -0.929    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X50Y28         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/C
                         clock pessimism              0.410    -0.519    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.120    -0.399    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.562    -0.526    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X35Y45         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.087    -0.298    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.045    -0.253 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[29]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.253    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer[29]
    SLICE_X34Y45         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.831    -0.923    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X34Y45         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/C
                         clock pessimism              0.410    -0.513    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120    -0.393    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.563    -0.525    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X47Y51         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.297    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[0]
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.045    -0.252 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0
    SLICE_X46Y51         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X46Y51         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/C
                         clock pessimism              0.409    -0.512    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.120    -0.392    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.561    -0.527    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X35Y50         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.299    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[17]
    SLICE_X34Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.254 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.829    -0.924    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X34Y50         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
                         clock pessimism              0.410    -0.514    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.120    -0.394    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mc_top_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y6      mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y6      mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y11     mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y11     mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y9      mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y9      mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y10     mc_top_i/spare_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y10     mc_top_i/spare_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y14     mc_top_i/spare_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y14     mc_top_i/spare_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y33     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y33     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_21_23/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y33     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_21_23/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y33     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_21_23/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y36     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X54Y36     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y39     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y39     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y39     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y39     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X38Y46     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y31     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y31     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y31     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_18_20/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mc_top_clk_wiz_0_1
  To Clock:  clkfbout_mc_top_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mc_top_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    mc_top_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mc_top_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       11.970ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.612%)  route 0.618ns (56.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.618     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X5Y42          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)       -0.267    13.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                 11.970    

Slack (MET) :             12.139ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.099ns  (logic 0.518ns (47.126%)  route 0.581ns (52.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.581     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X5Y42          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)       -0.095    13.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 12.139    

Slack (MET) :             12.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.778%)  route 0.477ns (53.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.477     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X11Y52         FDCE (Setup_fdce_C_D)       -0.265    13.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 12.172    

Slack (MET) :             12.182ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.881ns  (logic 0.419ns (47.540%)  route 0.462ns (52.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.462     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X5Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)       -0.270    13.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.063    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                 12.182    

Slack (MET) :             12.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.061%)  route 0.453ns (51.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X11Y53         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X10Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X10Y52         FDCE (Setup_fdce_C_D)       -0.219    13.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 12.242    

Slack (MET) :             12.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.968ns  (logic 0.518ns (53.530%)  route 0.450ns (46.470%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.450     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X4Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X4Y41          FDCE (Setup_fdce_C_D)       -0.095    13.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                 12.270    

Slack (MET) :             12.323ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.917ns  (logic 0.456ns (49.709%)  route 0.461ns (50.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.461     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X9Y52          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X9Y52          FDCE (Setup_fdce_C_D)       -0.093    13.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 12.323    

Slack (MET) :             12.323ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.915ns  (logic 0.456ns (49.826%)  route 0.459ns (50.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X11Y53         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.459     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X11Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X11Y52         FDCE (Setup_fdce_C_D)       -0.095    13.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 12.323    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mc_top_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       11.970ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.612%)  route 0.618ns (56.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.618     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X5Y42          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)       -0.267    13.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                 11.970    

Slack (MET) :             12.139ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.099ns  (logic 0.518ns (47.126%)  route 0.581ns (52.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.581     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X5Y42          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)       -0.095    13.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 12.139    

Slack (MET) :             12.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.778%)  route 0.477ns (53.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.477     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X11Y52         FDCE (Setup_fdce_C_D)       -0.265    13.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 12.172    

Slack (MET) :             12.182ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.881ns  (logic 0.419ns (47.540%)  route 0.462ns (52.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.462     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X5Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)       -0.270    13.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.063    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                 12.182    

Slack (MET) :             12.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.061%)  route 0.453ns (51.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X11Y53         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X10Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X10Y52         FDCE (Setup_fdce_C_D)       -0.219    13.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 12.242    

Slack (MET) :             12.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.968ns  (logic 0.518ns (53.530%)  route 0.450ns (46.470%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.450     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X4Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X4Y41          FDCE (Setup_fdce_C_D)       -0.095    13.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                 12.270    

Slack (MET) :             12.323ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.917ns  (logic 0.456ns (49.709%)  route 0.461ns (50.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.461     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X9Y52          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X9Y52          FDCE (Setup_fdce_C_D)       -0.093    13.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 12.323    

Slack (MET) :             12.323ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.915ns  (logic 0.456ns (49.826%)  route 0.459ns (50.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X11Y53         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.459     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X11Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X11Y52         FDCE (Setup_fdce_C_D)       -0.095    13.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 12.323    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_mc_top_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.708ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (40.996%)  route 0.603ns (59.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.603     1.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X13Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y52         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 31.708    

Slack (MET) :             31.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.222%)  route 0.597ns (58.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.597     1.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 31.719    

Slack (MET) :             31.783ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.002ns  (logic 0.419ns (41.818%)  route 0.583ns (58.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.583     1.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X6Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y41          FDCE (Setup_fdce_C_D)       -0.215    32.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.785    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                 31.783    

Slack (MET) :             31.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.068ns  (logic 0.456ns (42.689%)  route 0.612ns (57.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.612     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X13Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y53         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 31.839    

Slack (MET) :             31.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.997ns  (logic 0.518ns (51.972%)  route 0.479ns (48.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.479     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y53         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 31.908    

Slack (MET) :             31.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.786%)  route 0.479ns (51.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.479     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 31.970    

Slack (MET) :             31.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.911ns  (logic 0.456ns (50.056%)  route 0.455ns (49.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.455     0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X13Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y53         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 31.994    

Slack (MET) :             32.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.649%)  route 0.444ns (49.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.444     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 32.007    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mc_top_clk_wiz_0_1
  To Clock:  clk_out1_mc_top_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.714ns  (logic 3.217ns (25.303%)  route 9.497ns (74.697%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.339    11.036    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.160 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[0]_i_1/O
                         net (fo=1, routed)           0.000    11.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[0]
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.119    11.612    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.079    11.691    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.708ns  (logic 3.217ns (25.315%)  route 9.491ns (74.685%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.333    11.030    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.154 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[1]_i_1/O
                         net (fo=1, routed)           0.000    11.154    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[1]
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.119    11.612    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.077    11.689    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.704ns  (logic 3.217ns (25.323%)  route 9.487ns (74.677%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.329    11.026    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_memwrite_i_1/O
                         net (fo=1, routed)           0.000    11.150    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg_0
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.119    11.612    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.079    11.691    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.705ns  (logic 3.217ns (25.321%)  route 9.488ns (74.679%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.330    11.027    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.151 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_jalr_i_1/O
                         net (fo=1, routed)           0.000    11.151    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg_0
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.119    11.612    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.081    11.693    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 3.820ns (31.228%)  route 8.412ns (68.772%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 11.208 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.560    -1.556    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/i_aclk
    SLICE_X36Y13         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/Q
                         net (fo=33, routed)          1.059    -0.041    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/store_data_reg[0][0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.124     0.083 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/id_op2[1]_i_2/O
                         net (fo=6, routed)           0.920     1.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/ma_fwd[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry_i_24/O
                         net (fo=1, routed)           0.694     1.821    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/tag[16]_i_6
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124     1.945 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_13/O
                         net (fo=110, routed)         1.017     2.961    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/immediate_reg[1]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.153     3.114 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.644     3.758    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_0_in[1]
    SLICE_X38Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727     4.485 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     4.485    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.602 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.602    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.925 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__1/O[1]
                         net (fo=3, routed)           0.753     5.678    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data0_1[9]
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.306     5.984 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9/O
                         net (fo=2, routed)           0.783     6.767    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_4/O
                         net (fo=1, routed)           0.605     7.496    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[4]_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[4]_i_1/O
                         net (fo=4, routed)           0.776     8.396    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[9]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_4/O
                         net (fo=40, routed)          0.754     9.274    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/A4
    SLICE_X54Y16         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.378     9.652 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000     9.652    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/OB
    SLICE_X54Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     9.861 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     9.861    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/O1
    SLICE_X54Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     9.949 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.408    10.357    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[0]
    SLICE_X55Y17         LUT3 (Prop_lut3_I2_O)        0.319    10.676 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000    10.676    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[0]
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.444    11.208    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/C
                         clock pessimism              0.533    11.742    
                         clock uncertainty           -0.119    11.623    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)        0.031    11.654    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.180ns  (logic 2.461ns (20.203%)  route 9.719ns (79.797%))
  Logic Levels:           13  (LUT3=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 11.208 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          0.806     1.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.335 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry_i_9/O
                         net (fo=64, routed)          1.007     2.342    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_a[1]
    SLICE_X43Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.466 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_12/O
                         net (fo=106, routed)         1.222     3.688    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a[31]
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.812 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_14/O
                         net (fo=3, routed)           0.882     4.694    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_14_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.124     4.818 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[1]_i_10/O
                         net (fo=4, routed)           0.747     5.565    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[1]_i_10_n_0
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.689 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[0]_i_6/O
                         net (fo=1, routed)           0.558     6.246    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[0]_i_6_n_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.370 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[0]_i_3/O
                         net (fo=1, routed)           0.721     7.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[0]
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[0]_i_1/O
                         net (fo=4, routed)           0.620     7.835    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[5]
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.959 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_8/O
                         net (fo=40, routed)          1.275     9.234    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/A0
    SLICE_X54Y17         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.239     9.473 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.473    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/OA
    SLICE_X54Y17         MUXF7 (Prop_muxf7_I1_O)      0.214     9.687 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     9.687    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/O1
    SLICE_X54Y17         MUXF8 (Prop_muxf8_I1_O)      0.088     9.775 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.504    10.279    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[1]
    SLICE_X55Y17         LUT3 (Prop_lut3_I2_O)        0.348    10.627 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.627    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[1]
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.444    11.208    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/C
                         clock pessimism              0.461    11.670    
                         clock uncertainty           -0.119    11.551    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)        0.075    11.626    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.626    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.235ns  (logic 3.093ns (25.281%)  route 9.142ns (74.719%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.456    10.371    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/CO[0]
    SLICE_X30Y20         LUT3 (Prop_lut3_I1_O)        0.310    10.681 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_regwrite_i_1/O
                         net (fo=1, routed)           0.000    10.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg_0
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg/C
                         clock pessimism              0.533    11.732    
                         clock uncertainty           -0.119    11.613    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.081    11.694    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 3.093ns (25.303%)  route 9.131ns (74.697%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.445    10.360    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/CO[0]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.310    10.670 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_memaccess_i_1/O
                         net (fo=1, routed)           0.000    10.670    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg_0
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg/C
                         clock pessimism              0.533    11.732    
                         clock uncertainty           -0.119    11.613    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.077    11.690    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.435ns  (logic 2.826ns (24.713%)  route 8.609ns (75.287%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 11.260 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.560    -1.556    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/i_aclk
    SLICE_X36Y13         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/Q
                         net (fo=33, routed)          1.059    -0.041    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/store_data_reg[0][0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.124     0.083 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/id_op2[1]_i_2/O
                         net (fo=6, routed)           0.920     1.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/ma_fwd[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry_i_24/O
                         net (fo=1, routed)           0.694     1.821    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/tag[16]_i_6
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124     1.945 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_13/O
                         net (fo=110, routed)         1.017     2.961    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/immediate_reg[1]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.153     3.114 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.644     3.758    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_0_in[1]
    SLICE_X38Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727     4.485 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     4.485    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.602 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.602    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.925 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__1/O[1]
                         net (fo=3, routed)           0.753     5.678    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data0_1[9]
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.306     5.984 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9/O
                         net (fo=2, routed)           0.783     6.767    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_4/O
                         net (fo=1, routed)           0.605     7.496    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[4]_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[4]_i_1/O
                         net (fo=4, routed)           0.776     8.396    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[9]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_4/O
                         net (fo=40, routed)          1.360     9.880    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/A[4]
    RAMB18_X2Y0          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.496    11.260    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/i_aclk
    RAMB18_X2Y0          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2/CLKARDCLK
                         clock pessimism              0.533    11.793    
                         clock uncertainty           -0.119    11.675    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.109    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.435ns  (logic 2.826ns (24.713%)  route 8.609ns (75.287%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 11.260 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.560    -1.556    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/i_aclk
    SLICE_X36Y13         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/Q
                         net (fo=33, routed)          1.059    -0.041    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/store_data_reg[0][0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.124     0.083 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/id_op2[1]_i_2/O
                         net (fo=6, routed)           0.920     1.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/ma_fwd[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry_i_24/O
                         net (fo=1, routed)           0.694     1.821    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/tag[16]_i_6
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124     1.945 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_13/O
                         net (fo=110, routed)         1.017     2.961    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/immediate_reg[1]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.153     3.114 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.644     3.758    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_0_in[1]
    SLICE_X38Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727     4.485 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     4.485    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.602 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.602    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.925 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__1/O[1]
                         net (fo=3, routed)           0.753     5.678    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data0_1[9]
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.306     5.984 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9/O
                         net (fo=2, routed)           0.783     6.767    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_4/O
                         net (fo=1, routed)           0.605     7.496    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[4]_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[4]_i_1/O
                         net (fo=4, routed)           0.776     8.396    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[9]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_4/O
                         net (fo=40, routed)          1.360     9.880    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[4]
    RAMB18_X2Y1          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.496    11.260    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X2Y1          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/CLKARDCLK
                         clock pessimism              0.533    11.793    
                         clock uncertainty           -0.119    11.675    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.109    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  1.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA/CLK
                         clock pessimism              0.410    -0.511    
                         clock uncertainty            0.119    -0.393    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.153    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB/CLK
                         clock pessimism              0.410    -0.511    
                         clock uncertainty            0.119    -0.393    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.153    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC/CLK
                         clock pessimism              0.410    -0.511    
                         clock uncertainty            0.119    -0.393    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.153    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD/CLK
                         clock pessimism              0.410    -0.511    
                         clock uncertainty            0.119    -0.393    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.153    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.392ns (72.472%)  route 0.149ns (27.528%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.596    -0.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X2Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/Q
                         net (fo=3, routed)           0.148    -0.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.044    -0.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_3_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_7
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.864    -0.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/C
                         clock pessimism              0.666    -0.223    
                         clock uncertainty            0.119    -0.105    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.562    -0.526    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X39Y52         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/Q
                         net (fo=1, routed)           0.087    -0.298    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[24]
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.830    -0.923    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X38Y52         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/C
                         clock pessimism              0.410    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.120    -0.275    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.556    -0.532    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X51Y28         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/Q
                         net (fo=1, routed)           0.087    -0.304    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[16]
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.259 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[16]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer[16]
    SLICE_X50Y28         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.825    -0.929    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X50Y28         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/C
                         clock pessimism              0.410    -0.519    
                         clock uncertainty            0.119    -0.401    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.120    -0.281    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.562    -0.526    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X35Y45         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.087    -0.298    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.045    -0.253 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[29]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.253    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer[29]
    SLICE_X34Y45         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.831    -0.923    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X34Y45         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/C
                         clock pessimism              0.410    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120    -0.275    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.563    -0.525    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X47Y51         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.297    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[0]
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.045    -0.252 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0
    SLICE_X46Y51         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X46Y51         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/C
                         clock pessimism              0.409    -0.512    
                         clock uncertainty            0.119    -0.394    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.120    -0.274    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.561    -0.527    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X35Y50         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.299    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[17]
    SLICE_X34Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.254 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.829    -0.924    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X34Y50         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
                         clock pessimism              0.410    -0.514    
                         clock uncertainty            0.119    -0.396    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.120    -0.276    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_mc_top_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.708ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (40.996%)  route 0.603ns (59.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.603     1.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X13Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y52         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 31.708    

Slack (MET) :             31.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.222%)  route 0.597ns (58.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.597     1.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 31.719    

Slack (MET) :             31.783ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.002ns  (logic 0.419ns (41.818%)  route 0.583ns (58.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.583     1.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X6Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y41          FDCE (Setup_fdce_C_D)       -0.215    32.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.785    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                 31.783    

Slack (MET) :             31.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.068ns  (logic 0.456ns (42.689%)  route 0.612ns (57.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.612     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X13Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y53         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 31.839    

Slack (MET) :             31.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.997ns  (logic 0.518ns (51.972%)  route 0.479ns (48.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.479     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y53         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 31.908    

Slack (MET) :             31.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.786%)  route 0.479ns (51.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.479     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 31.970    

Slack (MET) :             31.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.911ns  (logic 0.456ns (50.056%)  route 0.455ns (49.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.455     0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X13Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y53         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 31.994    

Slack (MET) :             32.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.649%)  route 0.444ns (49.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.444     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 32.007    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mc_top_clk_wiz_0
  To Clock:  clk_out1_mc_top_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.714ns  (logic 3.217ns (25.303%)  route 9.497ns (74.697%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.339    11.036    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.160 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[0]_i_1/O
                         net (fo=1, routed)           0.000    11.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[0]
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.119    11.612    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.079    11.691    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.708ns  (logic 3.217ns (25.315%)  route 9.491ns (74.685%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.333    11.030    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.154 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[1]_i_1/O
                         net (fo=1, routed)           0.000    11.154    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[1]
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.119    11.612    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.077    11.689    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.704ns  (logic 3.217ns (25.323%)  route 9.487ns (74.677%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.329    11.026    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_memwrite_i_1/O
                         net (fo=1, routed)           0.000    11.150    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg_0
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.119    11.612    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.079    11.691    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.705ns  (logic 3.217ns (25.321%)  route 9.488ns (74.679%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.197 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.472    10.387    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.310    10.697 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.330    11.027    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.151 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_jalr_i_1/O
                         net (fo=1, routed)           0.000    11.151    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg_0
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.433    11.197    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y21         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/C
                         clock pessimism              0.533    11.731    
                         clock uncertainty           -0.119    11.612    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.081    11.693    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 3.820ns (31.228%)  route 8.412ns (68.772%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 11.208 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.560    -1.556    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/i_aclk
    SLICE_X36Y13         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/Q
                         net (fo=33, routed)          1.059    -0.041    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/store_data_reg[0][0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.124     0.083 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/id_op2[1]_i_2/O
                         net (fo=6, routed)           0.920     1.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/ma_fwd[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry_i_24/O
                         net (fo=1, routed)           0.694     1.821    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/tag[16]_i_6
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124     1.945 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_13/O
                         net (fo=110, routed)         1.017     2.961    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/immediate_reg[1]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.153     3.114 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.644     3.758    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_0_in[1]
    SLICE_X38Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727     4.485 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     4.485    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.602 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.602    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.925 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__1/O[1]
                         net (fo=3, routed)           0.753     5.678    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data0_1[9]
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.306     5.984 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9/O
                         net (fo=2, routed)           0.783     6.767    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_4/O
                         net (fo=1, routed)           0.605     7.496    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[4]_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[4]_i_1/O
                         net (fo=4, routed)           0.776     8.396    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[9]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_4/O
                         net (fo=40, routed)          0.754     9.274    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/A4
    SLICE_X54Y16         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.378     9.652 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000     9.652    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/OB
    SLICE_X54Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     9.861 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     9.861    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/O1
    SLICE_X54Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     9.949 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.408    10.357    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[0]
    SLICE_X55Y17         LUT3 (Prop_lut3_I2_O)        0.319    10.676 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000    10.676    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[0]
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.444    11.208    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/C
                         clock pessimism              0.533    11.742    
                         clock uncertainty           -0.119    11.623    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)        0.031    11.654    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.180ns  (logic 2.461ns (20.203%)  route 9.719ns (79.797%))
  Logic Levels:           13  (LUT3=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 11.208 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          0.806     1.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.335 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry_i_9/O
                         net (fo=64, routed)          1.007     2.342    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_a[1]
    SLICE_X43Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.466 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_12/O
                         net (fo=106, routed)         1.222     3.688    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a[31]
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.812 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_14/O
                         net (fo=3, routed)           0.882     4.694    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_14_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.124     4.818 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[1]_i_10/O
                         net (fo=4, routed)           0.747     5.565    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[1]_i_10_n_0
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.689 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[0]_i_6/O
                         net (fo=1, routed)           0.558     6.246    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[0]_i_6_n_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.370 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[0]_i_3/O
                         net (fo=1, routed)           0.721     7.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[0]
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[0]_i_1/O
                         net (fo=4, routed)           0.620     7.835    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[5]
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.959 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_8/O
                         net (fo=40, routed)          1.275     9.234    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/A0
    SLICE_X54Y17         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.239     9.473 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.473    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/OA
    SLICE_X54Y17         MUXF7 (Prop_muxf7_I1_O)      0.214     9.687 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     9.687    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/O1
    SLICE_X54Y17         MUXF8 (Prop_muxf8_I1_O)      0.088     9.775 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.504    10.279    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[1]
    SLICE_X55Y17         LUT3 (Prop_lut3_I2_O)        0.348    10.627 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.627    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[1]
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.444    11.208    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X55Y17         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/C
                         clock pessimism              0.461    11.670    
                         clock uncertainty           -0.119    11.551    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)        0.075    11.626    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.626    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.235ns  (logic 3.093ns (25.281%)  route 9.142ns (74.719%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.456    10.371    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/CO[0]
    SLICE_X30Y20         LUT3 (Prop_lut3_I1_O)        0.310    10.681 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_regwrite_i_1/O
                         net (fo=1, routed)           0.000    10.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg_0
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg/C
                         clock pessimism              0.533    11.732    
                         clock uncertainty           -0.119    11.613    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.081    11.694    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_regwrite_reg
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 3.093ns (25.303%)  route 9.131ns (74.697%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.562    -1.554    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X35Y9          FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.098 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_id_rs1_reg[4]/Q
                         net (fo=5, routed)           1.379     0.281    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__6_i_13[4]
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.405 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_18/O
                         net (fo=34, routed)          1.223     1.628    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry__6_i_12_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.752 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i__carry__0_i_23/O
                         net (fo=1, routed)           0.778     2.531    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_33_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i__carry__0_i_11/O
                         net (fo=8, routed)           1.022     3.677    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_op_a__0[12]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.801 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14/O
                         net (fo=5, routed)           0.846     4.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[2]_i_14_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.771 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10/O
                         net (fo=3, routed)           0.658     5.429    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/word[0]_i_10_n_0
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.150     5.579 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7/O
                         net (fo=2, routed)           0.688     6.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[2]_i_7_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.326     6.593 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_4/O
                         net (fo=1, routed)           0.567     7.160    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.284 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[1]_i_3/O
                         net (fo=1, routed)           0.761     8.045    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[1]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.169 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[1]_i_2/O
                         net (fo=2, routed)           0.763     8.932    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.056    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.569 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.569    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.686    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.915 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.445    10.360    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/CO[0]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.310    10.670 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_memaccess_i_1/O
                         net (fo=1, routed)           0.000    10.670    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg_0
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X30Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg/C
                         clock pessimism              0.533    11.732    
                         clock uncertainty           -0.119    11.613    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.077    11.690    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memaccess_reg
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.435ns  (logic 2.826ns (24.713%)  route 8.609ns (75.287%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 11.260 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.560    -1.556    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/i_aclk
    SLICE_X36Y13         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/Q
                         net (fo=33, routed)          1.059    -0.041    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/store_data_reg[0][0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.124     0.083 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/id_op2[1]_i_2/O
                         net (fo=6, routed)           0.920     1.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/ma_fwd[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry_i_24/O
                         net (fo=1, routed)           0.694     1.821    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/tag[16]_i_6
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124     1.945 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_13/O
                         net (fo=110, routed)         1.017     2.961    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/immediate_reg[1]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.153     3.114 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.644     3.758    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_0_in[1]
    SLICE_X38Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727     4.485 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     4.485    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.602 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.602    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.925 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__1/O[1]
                         net (fo=3, routed)           0.753     5.678    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data0_1[9]
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.306     5.984 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9/O
                         net (fo=2, routed)           0.783     6.767    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_4/O
                         net (fo=1, routed)           0.605     7.496    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[4]_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[4]_i_1/O
                         net (fo=4, routed)           0.776     8.396    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[9]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_4/O
                         net (fo=40, routed)          1.360     9.880    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/A[4]
    RAMB18_X2Y0          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.496    11.260    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/i_aclk
    RAMB18_X2Y0          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2/CLKARDCLK
                         clock pessimism              0.533    11.793    
                         clock uncertainty           -0.119    11.675    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.109    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.435ns  (logic 2.826ns (24.713%)  route 8.609ns (75.287%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 11.260 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.560    -1.556    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/i_aclk
    SLICE_X36Y13         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_cu_memtoreg_reg[0]/Q
                         net (fo=33, routed)          1.059    -0.041    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/store_data_reg[0][0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.124     0.083 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/id_op2[1]_i_2/O
                         net (fo=6, routed)           0.920     1.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/ma_fwd[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/p_2_out_carry_i_24/O
                         net (fo=1, routed)           0.694     1.821    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/tag[16]_i_6
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124     1.945 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_13/O
                         net (fo=110, routed)         1.017     2.961    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/immediate_reg[1]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.153     3.114 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.644     3.758    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_0_in[1]
    SLICE_X38Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727     4.485 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     4.485    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.602 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.602    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.925 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/alu_exe/p_2_out_carry__1/O[1]
                         net (fo=3, routed)           0.753     5.678    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data0_1[9]
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.306     5.984 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9/O
                         net (fo=2, routed)           0.783     6.767    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_9_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[4]_i_4/O
                         net (fo=1, routed)           0.605     7.496    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[4]_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[4]_i_1/O
                         net (fo=4, routed)           0.776     8.396    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[9]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_4/O
                         net (fo=40, routed)          1.360     9.880    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[4]
    RAMB18_X2Y1          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.496    11.260    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X2Y1          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/CLKARDCLK
                         clock pessimism              0.533    11.793    
                         clock uncertainty           -0.119    11.675    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.109    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  1.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA/CLK
                         clock pessimism              0.410    -0.511    
                         clock uncertainty            0.119    -0.393    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.153    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB/CLK
                         clock pessimism              0.410    -0.511    
                         clock uncertainty            0.119    -0.393    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.153    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC/CLK
                         clock pessimism              0.410    -0.511    
                         clock uncertainty            0.119    -0.393    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.153    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y48         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.248    -0.135    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/ADDRD3
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/WCLK
    SLICE_X38Y48         RAMD64E                                      r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD/CLK
                         clock pessimism              0.410    -0.511    
                         clock uncertainty            0.119    -0.393    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.153    mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_27_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.392ns (72.472%)  route 0.149ns (27.528%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.596    -0.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X2Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/Q
                         net (fo=3, routed)           0.148    -0.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.044    -0.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_3_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_7
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.864    -0.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/C
                         clock pessimism              0.666    -0.223    
                         clock uncertainty            0.119    -0.105    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.562    -0.526    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X39Y52         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/Q
                         net (fo=1, routed)           0.087    -0.298    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[24]
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.830    -0.923    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X38Y52         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/C
                         clock pessimism              0.410    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.120    -0.275    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.556    -0.532    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X51Y28         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/Q
                         net (fo=1, routed)           0.087    -0.304    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[16]
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.259 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[16]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer[16]
    SLICE_X50Y28         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.825    -0.929    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X50Y28         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/C
                         clock pessimism              0.410    -0.519    
                         clock uncertainty            0.119    -0.401    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.120    -0.281    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.562    -0.526    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X35Y45         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.087    -0.298    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.045    -0.253 r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[29]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.253    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer[29]
    SLICE_X34Y45         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.831    -0.923    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X34Y45         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/C
                         clock pessimism              0.410    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120    -0.275    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.563    -0.525    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X47Y51         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.297    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[0]
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.045    -0.252 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0
    SLICE_X46Y51         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.921    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X46Y51         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/C
                         clock pessimism              0.409    -0.512    
                         clock uncertainty            0.119    -0.394    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.120    -0.274    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.561    -0.527    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X35Y50         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.299    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[17]
    SLICE_X34Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.254 r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.829    -0.924    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X34Y50         FDRE                                         r  mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
                         clock pessimism              0.410    -0.514    
                         clock uncertainty            0.119    -0.396    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.120    -0.276    mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mc_top_clk_wiz_0
  To Clock:  clk_out1_mc_top_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.580ns (8.020%)  route 6.652ns (91.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.587     5.683    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X57Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X57Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/C
                         clock pessimism              0.461    11.662    
                         clock uncertainty           -0.119    11.543    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.138    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.580ns (8.020%)  route 6.652ns (91.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.587     5.683    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X57Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X57Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0/C
                         clock pessimism              0.461    11.662    
                         clock uncertainty           -0.119    11.543    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.138    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.580ns (8.020%)  route 6.652ns (91.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.587     5.683    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X57Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X57Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism              0.461    11.662    
                         clock uncertainty           -0.119    11.543    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.138    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.580ns (8.262%)  route 6.440ns (91.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.375     5.471    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X45Y8          FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X45Y8          FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]/C
                         clock pessimism              0.461    11.673    
                         clock uncertainty           -0.119    11.554    
    SLICE_X45Y8          FDCE (Recov_fdce_C_CLR)     -0.405    11.149    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.580ns (8.262%)  route 6.440ns (91.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.375     5.471    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X45Y8          FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X45Y8          FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]/C
                         clock pessimism              0.461    11.673    
                         clock uncertainty           -0.119    11.554    
    SLICE_X45Y8          FDCE (Recov_fdce_C_CLR)     -0.405    11.149    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.580ns (8.436%)  route 6.295ns (91.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 11.199 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.230     5.326    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X55Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.435    11.199    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X55Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism              0.461    11.661    
                         clock uncertainty           -0.119    11.542    
    SLICE_X55Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.137    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.137    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 0.580ns (8.693%)  route 6.092ns (91.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 11.205 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.027     5.123    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X55Y20         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.441    11.205    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X55Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]/C
                         clock pessimism              0.461    11.667    
                         clock uncertainty           -0.119    11.548    
    SLICE_X55Y20         FDCE (Recov_fdce_C_CLR)     -0.405    11.143    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 11.209 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.025     5.120    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X40Y9          FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.445    11.209    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X40Y9          FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]/C
                         clock pessimism              0.461    11.671    
                         clock uncertainty           -0.119    11.552    
    SLICE_X40Y9          FDCE (Recov_fdce_C_CLR)     -0.405    11.147    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.877%)  route 5.954ns (91.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 11.205 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         3.889     4.984    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X54Y19         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.441    11.205    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X54Y19         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]/C
                         clock pessimism              0.461    11.667    
                         clock uncertainty           -0.119    11.548    
    SLICE_X54Y19         FDCE (Recov_fdce_C_CLR)     -0.319    11.229    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]
  -------------------------------------------------------------------
                         required time                         11.229    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.877%)  route 5.954ns (91.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 11.205 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         3.889     4.984    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X54Y19         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.441    11.205    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X54Y19         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]/C
                         clock pessimism              0.461    11.667    
                         clock uncertainty           -0.119    11.548    
    SLICE_X54Y19         FDCE (Recov_fdce_C_CLR)     -0.319    11.229    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]
  -------------------------------------------------------------------
                         required time                         11.229    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  6.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mc_top_clk_wiz_0_1
  To Clock:  clk_out1_mc_top_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.580ns (8.020%)  route 6.652ns (91.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.587     5.683    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X57Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X57Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/C
                         clock pessimism              0.461    11.662    
                         clock uncertainty           -0.119    11.543    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.138    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.580ns (8.020%)  route 6.652ns (91.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.587     5.683    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X57Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X57Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0/C
                         clock pessimism              0.461    11.662    
                         clock uncertainty           -0.119    11.543    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.138    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.580ns (8.020%)  route 6.652ns (91.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.587     5.683    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X57Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X57Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism              0.461    11.662    
                         clock uncertainty           -0.119    11.543    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.138    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.580ns (8.262%)  route 6.440ns (91.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.375     5.471    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X45Y8          FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X45Y8          FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]/C
                         clock pessimism              0.461    11.673    
                         clock uncertainty           -0.119    11.554    
    SLICE_X45Y8          FDCE (Recov_fdce_C_CLR)     -0.405    11.149    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.580ns (8.262%)  route 6.440ns (91.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.375     5.471    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X45Y8          FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X45Y8          FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]/C
                         clock pessimism              0.461    11.673    
                         clock uncertainty           -0.119    11.554    
    SLICE_X45Y8          FDCE (Recov_fdce_C_CLR)     -0.405    11.149    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.580ns (8.436%)  route 6.295ns (91.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 11.199 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.230     5.326    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X55Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.435    11.199    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X55Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism              0.461    11.661    
                         clock uncertainty           -0.119    11.542    
    SLICE_X55Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.137    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.137    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 0.580ns (8.693%)  route 6.092ns (91.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 11.205 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.027     5.123    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X55Y20         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.441    11.205    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X55Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]/C
                         clock pessimism              0.461    11.667    
                         clock uncertainty           -0.119    11.548    
    SLICE_X55Y20         FDCE (Recov_fdce_C_CLR)     -0.405    11.143    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 11.209 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.025     5.120    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X40Y9          FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.445    11.209    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X40Y9          FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]/C
                         clock pessimism              0.461    11.671    
                         clock uncertainty           -0.119    11.552    
    SLICE_X40Y9          FDCE (Recov_fdce_C_CLR)     -0.405    11.147    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.877%)  route 5.954ns (91.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 11.205 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         3.889     4.984    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X54Y19         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.441    11.205    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X54Y19         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]/C
                         clock pessimism              0.461    11.667    
                         clock uncertainty           -0.119    11.548    
    SLICE_X54Y19         FDCE (Recov_fdce_C_CLR)     -0.319    11.229    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]
  -------------------------------------------------------------------
                         required time                         11.229    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.877%)  route 5.954ns (91.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 11.205 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         3.889     4.984    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X54Y19         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.441    11.205    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X54Y19         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]/C
                         clock pessimism              0.461    11.667    
                         clock uncertainty           -0.119    11.548    
    SLICE_X54Y19         FDCE (Recov_fdce_C_CLR)     -0.319    11.229    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]
  -------------------------------------------------------------------
                         required time                         11.229    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  6.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.119    -0.390    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.119    -0.390    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.119    -0.390    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.119    -0.390    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.119    -0.341    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.119    -0.341    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.119    -0.341    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.119    -0.341    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.119    -0.341    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.119    -0.341    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mc_top_clk_wiz_0
  To Clock:  clk_out1_mc_top_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.580ns (8.020%)  route 6.652ns (91.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.587     5.683    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X57Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X57Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/C
                         clock pessimism              0.461    11.662    
                         clock uncertainty           -0.119    11.543    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.138    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.580ns (8.020%)  route 6.652ns (91.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.587     5.683    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X57Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X57Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0/C
                         clock pessimism              0.461    11.662    
                         clock uncertainty           -0.119    11.543    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.138    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.580ns (8.020%)  route 6.652ns (91.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.587     5.683    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X57Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X57Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism              0.461    11.662    
                         clock uncertainty           -0.119    11.543    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.138    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.580ns (8.262%)  route 6.440ns (91.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.375     5.471    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X45Y8          FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X45Y8          FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]/C
                         clock pessimism              0.461    11.673    
                         clock uncertainty           -0.119    11.554    
    SLICE_X45Y8          FDCE (Recov_fdce_C_CLR)     -0.405    11.149    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.580ns (8.262%)  route 6.440ns (91.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.375     5.471    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X45Y8          FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X45Y8          FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]/C
                         clock pessimism              0.461    11.673    
                         clock uncertainty           -0.119    11.554    
    SLICE_X45Y8          FDCE (Recov_fdce_C_CLR)     -0.405    11.149    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.580ns (8.436%)  route 6.295ns (91.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 11.199 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.230     5.326    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X55Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.435    11.199    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X55Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism              0.461    11.661    
                         clock uncertainty           -0.119    11.542    
    SLICE_X55Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.137    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.137    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 0.580ns (8.693%)  route 6.092ns (91.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 11.205 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.027     5.123    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X55Y20         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.441    11.205    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X55Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]/C
                         clock pessimism              0.461    11.667    
                         clock uncertainty           -0.119    11.548    
    SLICE_X55Y20         FDCE (Recov_fdce_C_CLR)     -0.405    11.143    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 11.209 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.025     5.120    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X40Y9          FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.445    11.209    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X40Y9          FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]/C
                         clock pessimism              0.461    11.671    
                         clock uncertainty           -0.119    11.552    
    SLICE_X40Y9          FDCE (Recov_fdce_C_CLR)     -0.405    11.147    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.877%)  route 5.954ns (91.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 11.205 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         3.889     4.984    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X54Y19         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.441    11.205    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X54Y19         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]/C
                         clock pessimism              0.461    11.667    
                         clock uncertainty           -0.119    11.548    
    SLICE_X54Y19         FDCE (Recov_fdce_C_CLR)     -0.319    11.229    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]
  -------------------------------------------------------------------
                         required time                         11.229    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.877%)  route 5.954ns (91.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 11.205 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         3.889     4.984    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X54Y19         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.441    11.205    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X54Y19         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]/C
                         clock pessimism              0.461    11.667    
                         clock uncertainty           -0.119    11.548    
    SLICE_X54Y19         FDCE (Recov_fdce_C_CLR)     -0.319    11.229    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]
  -------------------------------------------------------------------
                         required time                         11.229    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  6.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.119    -0.390    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.119    -0.390    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.119    -0.390    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.119    -0.390    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.119    -0.341    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.119    -0.341    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.119    -0.341    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.119    -0.341    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.119    -0.341    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.119    -0.341    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mc_top_clk_wiz_0_1
  To Clock:  clk_out1_mc_top_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.580ns (8.020%)  route 6.652ns (91.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.587     5.683    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X57Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X57Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/C
                         clock pessimism              0.461    11.662    
                         clock uncertainty           -0.116    11.546    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.141    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         11.141    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.580ns (8.020%)  route 6.652ns (91.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.587     5.683    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X57Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X57Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0/C
                         clock pessimism              0.461    11.662    
                         clock uncertainty           -0.116    11.546    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.141    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         11.141    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.580ns (8.020%)  route 6.652ns (91.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.587     5.683    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X57Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X57Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism              0.461    11.662    
                         clock uncertainty           -0.116    11.546    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.141    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.141    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.580ns (8.262%)  route 6.440ns (91.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.375     5.471    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X45Y8          FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X45Y8          FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]/C
                         clock pessimism              0.461    11.673    
                         clock uncertainty           -0.116    11.557    
    SLICE_X45Y8          FDCE (Recov_fdce_C_CLR)     -0.405    11.152    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.152    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.580ns (8.262%)  route 6.440ns (91.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.375     5.471    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X45Y8          FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X45Y8          FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]/C
                         clock pessimism              0.461    11.673    
                         clock uncertainty           -0.116    11.557    
    SLICE_X45Y8          FDCE (Recov_fdce_C_CLR)     -0.405    11.152    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         11.152    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.580ns (8.436%)  route 6.295ns (91.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 11.199 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.230     5.326    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X55Y24         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.435    11.199    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X55Y24         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism              0.461    11.661    
                         clock uncertainty           -0.116    11.545    
    SLICE_X55Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.140    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 0.580ns (8.693%)  route 6.092ns (91.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 11.205 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.027     5.123    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X55Y20         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.441    11.205    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X55Y20         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]/C
                         clock pessimism              0.461    11.667    
                         clock uncertainty           -0.116    11.551    
    SLICE_X55Y20         FDCE (Recov_fdce_C_CLR)     -0.405    11.146    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[6]
  -------------------------------------------------------------------
                         required time                         11.146    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 11.209 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         4.025     5.120    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X40Y9          FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.445    11.209    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X40Y9          FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]/C
                         clock pessimism              0.461    11.671    
                         clock uncertainty           -0.116    11.555    
    SLICE_X40Y9          FDCE (Recov_fdce_C_CLR)     -0.405    11.150    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.150    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.877%)  route 5.954ns (91.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 11.205 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         3.889     4.984    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X54Y19         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.441    11.205    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X54Y19         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]/C
                         clock pessimism              0.461    11.667    
                         clock uncertainty           -0.116    11.551    
    SLICE_X54Y19         FDCE (Recov_fdce_C_CLR)     -0.319    11.232    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[0]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.877%)  route 5.954ns (91.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 11.205 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.566    -1.550    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y48         FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.094 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=86, routed)          2.065     0.971    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.095 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=351, routed)         3.889     4.984    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data_reg[0]_1
    SLICE_X54Y19         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        1.441    11.205    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/i_aclk
    SLICE_X54Y19         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]/C
                         clock pessimism              0.461    11.667    
                         clock uncertainty           -0.116    11.551    
    SLICE_X54Y19         FDCE (Recov_fdce_C_CLR)     -0.319    11.232    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address_reg[1]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  6.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X11Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.833    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X11Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X11Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.855%)  route 0.181ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.594    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X5Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6424, routed)        0.863    -0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.848ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 0.842ns (14.621%)  route 4.917ns (85.379%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns = ( 36.200 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.791     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     6.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.949     8.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.176     9.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y42          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.516    36.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y42          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.346    36.546    
                         clock uncertainty           -0.035    36.511    
    SLICE_X6Y42          FDCE (Recov_fdce_C_CLR)     -0.319    36.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.192    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 26.848    

Slack (MET) :             27.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.842ns (15.460%)  route 4.604ns (84.540%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.791     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     6.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.949     8.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.864     9.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y42          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y42          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X3Y42          FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                 27.076    

Slack (MET) :             27.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.842ns (15.460%)  route 4.604ns (84.540%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.791     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     6.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.949     8.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.864     9.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y42          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y42          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X3Y42          FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                 27.076    

Slack (MET) :             27.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.842ns (15.460%)  route 4.604ns (84.540%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.791     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     6.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.949     8.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.864     9.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y42          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y42          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X3Y42          FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                 27.076    

Slack (MET) :             27.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.842ns (15.460%)  route 4.604ns (84.540%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.791     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     6.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.949     8.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.864     9.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y42          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y42          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X3Y42          FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                 27.076    

Slack (MET) :             27.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.842ns (15.460%)  route 4.604ns (84.540%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.791     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     6.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.949     8.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.864     9.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y42          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y42          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X3Y42          FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                 27.076    

Slack (MET) :             27.205ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.842ns (15.834%)  route 4.476ns (84.166%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.791     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     6.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.949     8.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.735     8.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X3Y41          FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                 27.205    

Slack (MET) :             27.205ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.842ns (15.834%)  route 4.476ns (84.166%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.791     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     6.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.949     8.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.735     8.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X3Y41          FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                 27.205    

Slack (MET) :             27.205ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.842ns (15.834%)  route 4.476ns (84.166%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.791     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     6.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.949     8.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.735     8.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X3Y41          FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                 27.205    

Slack (MET) :             27.205ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.842ns (15.834%)  route 4.476ns (84.166%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     4.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.791     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     6.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.949     8.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.735     8.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X3Y41          FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                 27.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.110%)  route 0.152ns (51.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X2Y40          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X2Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.374     1.377    
    SLICE_X2Y40          FDCE (Remov_fdce_C_CLR)     -0.067     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.110%)  route 0.152ns (51.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X2Y40          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X2Y40          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.374     1.377    
    SLICE_X2Y40          FDPE (Remov_fdpe_C_PRE)     -0.071     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.110%)  route 0.152ns (51.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X2Y40          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X2Y40          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.374     1.377    
    SLICE_X2Y40          FDPE (Remov_fdpe_C_PRE)     -0.071     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.110%)  route 0.152ns (51.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X2Y40          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X2Y40          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.374     1.377    
    SLICE_X2Y40          FDPE (Remov_fdpe_C_PRE)     -0.071     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.110%)  route 0.152ns (51.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X2Y40          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X2Y40          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.374     1.377    
    SLICE_X2Y40          FDPE (Remov_fdpe_C_PRE)     -0.071     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.101%)  route 0.186ns (56.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X5Y40          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.353     1.396    
    SLICE_X5Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.101%)  route 0.186ns (56.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X5Y40          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.353     1.396    
    SLICE_X5Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.101%)  route 0.186ns (56.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X5Y40          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X5Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.353     1.396    
    SLICE_X5Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.101%)  route 0.186ns (56.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X5Y40          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X5Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.353     1.396    
    SLICE_X5Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.101%)  route 0.186ns (56.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X5Y40          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X5Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.353     1.396    
    SLICE_X5Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.383    





