{
  "module_name": "dma1_core_regs.h",
  "hash_id": "40b8a2a1bc454090fbbeaaadcbd7a9068d75663d8cae0fa09cd4558366f4f498",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma1_core_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA1_CORE_REGS_H_\n#define ASIC_REG_DMA1_CORE_REGS_H_\n\n \n\n#define mmDMA1_CORE_CFG_0                                            0x520000\n\n#define mmDMA1_CORE_CFG_1                                            0x520004\n\n#define mmDMA1_CORE_LBW_MAX_OUTSTAND                                 0x520008\n\n#define mmDMA1_CORE_SRC_BASE_LO                                      0x520014\n\n#define mmDMA1_CORE_SRC_BASE_HI                                      0x520018\n\n#define mmDMA1_CORE_DST_BASE_LO                                      0x52001C\n\n#define mmDMA1_CORE_DST_BASE_HI                                      0x520020\n\n#define mmDMA1_CORE_SRC_TSIZE_1                                      0x52002C\n\n#define mmDMA1_CORE_SRC_STRIDE_1                                     0x520030\n\n#define mmDMA1_CORE_SRC_TSIZE_2                                      0x520034\n\n#define mmDMA1_CORE_SRC_STRIDE_2                                     0x520038\n\n#define mmDMA1_CORE_SRC_TSIZE_3                                      0x52003C\n\n#define mmDMA1_CORE_SRC_STRIDE_3                                     0x520040\n\n#define mmDMA1_CORE_SRC_TSIZE_4                                      0x520044\n\n#define mmDMA1_CORE_SRC_STRIDE_4                                     0x520048\n\n#define mmDMA1_CORE_SRC_TSIZE_0                                      0x52004C\n\n#define mmDMA1_CORE_DST_TSIZE_1                                      0x520054\n\n#define mmDMA1_CORE_DST_STRIDE_1                                     0x520058\n\n#define mmDMA1_CORE_DST_TSIZE_2                                      0x52005C\n\n#define mmDMA1_CORE_DST_STRIDE_2                                     0x520060\n\n#define mmDMA1_CORE_DST_TSIZE_3                                      0x520064\n\n#define mmDMA1_CORE_DST_STRIDE_3                                     0x520068\n\n#define mmDMA1_CORE_DST_TSIZE_4                                      0x52006C\n\n#define mmDMA1_CORE_DST_STRIDE_4                                     0x520070\n\n#define mmDMA1_CORE_DST_TSIZE_0                                      0x520074\n\n#define mmDMA1_CORE_COMMIT                                           0x520078\n\n#define mmDMA1_CORE_WR_COMP_WDATA                                    0x52007C\n\n#define mmDMA1_CORE_WR_COMP_ADDR_LO                                  0x520080\n\n#define mmDMA1_CORE_WR_COMP_ADDR_HI                                  0x520084\n\n#define mmDMA1_CORE_WR_COMP_AWUSER_31_11                             0x520088\n\n#define mmDMA1_CORE_TE_NUMROWS                                       0x520094\n\n#define mmDMA1_CORE_PROT                                             0x5200B8\n\n#define mmDMA1_CORE_SECURE_PROPS                                     0x5200F0\n\n#define mmDMA1_CORE_NON_SECURE_PROPS                                 0x5200F4\n\n#define mmDMA1_CORE_RD_MAX_OUTSTAND                                  0x520100\n\n#define mmDMA1_CORE_RD_MAX_SIZE                                      0x520104\n\n#define mmDMA1_CORE_RD_ARCACHE                                       0x520108\n\n#define mmDMA1_CORE_RD_ARUSER_31_11                                  0x520110\n\n#define mmDMA1_CORE_RD_INFLIGHTS                                     0x520114\n\n#define mmDMA1_CORE_WR_MAX_OUTSTAND                                  0x520120\n\n#define mmDMA1_CORE_WR_MAX_AWID                                      0x520124\n\n#define mmDMA1_CORE_WR_AWCACHE                                       0x520128\n\n#define mmDMA1_CORE_WR_AWUSER_31_11                                  0x520130\n\n#define mmDMA1_CORE_WR_INFLIGHTS                                     0x520134\n\n#define mmDMA1_CORE_RD_RATE_LIM_CFG_0                                0x520150\n\n#define mmDMA1_CORE_RD_RATE_LIM_CFG_1                                0x520154\n\n#define mmDMA1_CORE_WR_RATE_LIM_CFG_0                                0x520158\n\n#define mmDMA1_CORE_WR_RATE_LIM_CFG_1                                0x52015C\n\n#define mmDMA1_CORE_ERR_CFG                                          0x520160\n\n#define mmDMA1_CORE_ERR_CAUSE                                        0x520164\n\n#define mmDMA1_CORE_ERRMSG_ADDR_LO                                   0x520170\n\n#define mmDMA1_CORE_ERRMSG_ADDR_HI                                   0x520174\n\n#define mmDMA1_CORE_ERRMSG_WDATA                                     0x520178\n\n#define mmDMA1_CORE_STS0                                             0x520190\n\n#define mmDMA1_CORE_STS1                                             0x520194\n\n#define mmDMA1_CORE_RD_DBGMEM_ADD                                    0x520200\n\n#define mmDMA1_CORE_RD_DBGMEM_DATA_WR                                0x520204\n\n#define mmDMA1_CORE_RD_DBGMEM_DATA_RD                                0x520208\n\n#define mmDMA1_CORE_RD_DBGMEM_CTRL                                   0x52020C\n\n#define mmDMA1_CORE_RD_DBGMEM_RC                                     0x520210\n\n#define mmDMA1_CORE_DBG_HBW_AXI_AR_CNT                               0x520220\n\n#define mmDMA1_CORE_DBG_HBW_AXI_AW_CNT                               0x520224\n\n#define mmDMA1_CORE_DBG_LBW_AXI_AW_CNT                               0x520228\n\n#define mmDMA1_CORE_DBG_DESC_CNT                                     0x52022C\n\n#define mmDMA1_CORE_DBG_STS                                          0x520230\n\n#define mmDMA1_CORE_DBG_RD_DESC_ID                                   0x520234\n\n#define mmDMA1_CORE_DBG_WR_DESC_ID                                   0x520238\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}