<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: PACT 2004</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/IEEEpact/IEEEpact2004">PACT 2004:
Antibes Juan-les-Pins, France</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/IEEEpact/IEEEpact2004">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/IEEEpact/IEEEpact2004">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/IEEEpact/IEEEpact2004">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/IEEEpact/IEEEpact2004">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/IEEEpact/index.html">back to PACT</a></p> 
<ul>
</ul>

 

<h2>Session 1:
Code Generation</h2>
 

<ul>
<li id="Bastoul04"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bastoul:C=eacute=dric">C&#233;dric Bastoul</a>:<br /><b>Code Generation in the Polyhedral Model Is Easier Than You Think.</b> 7-16<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10018"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Bastoul04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Bastoul04.xml">XML</a></small></small></li>
<li id="LinHYJN04"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Jin">Jin Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hsu:Wei=Chung">Wei-Chung Hsu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yew:Pen=Chung">Pen-Chung Yew</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Ju:Roy_Dz=Ching">Roy Dz-Ching Ju</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Ngai:Tin=Fook">Tin-Fook Ngai</a>:<br /><b>A Compiler Framework for Recovery Code Generation in General Speculative Optimizations.</b> 17-28<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10013"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LinHYJN04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LinHYJN04.xml">XML</a></small></small></li>
<li id="DotsenkoCM04"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dotsenko:Yuri">Yuri Dotsenko</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Coarfa:Cristian">Cristian Coarfa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mellor=Crummey:John_M=">John M. Mellor-Crummey</a>:<br /><b>A Multi-Platform Co-Array Fortran Compiler.</b> 29-40<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10022"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DotsenkoCM04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DotsenkoCM04.xml">XML</a></small></small></li>
<li id="ErtlG04"><a href="http://dblp.dagstuhl.de/pers/hc/e/Ertl:M=_Anton">M. Anton Ertl</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gregg:David">David Gregg</a>:<br /><b>Retargeting JIT Compilers by using C-Compiler Generated Executable Code.</b> 41-50<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10021"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ErtlG04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ErtlG04.xml">XML</a></small></small></li>
</ul>



<h2>Session 2:
Architecture</h2>
 

<ul>
<li id="EpalzaIM04"><a href="http://dblp.dagstuhl.de/pers/hc/e/Epalza:Marc">Marc Epalza</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Ienne:Paolo">Paolo Ienne</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mlynek:Daniel">Daniel Mlynek</a>:<br /><b>Adding Limited Reconfigurability to Superscalar Processors.</b> 53-62<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10023"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/EpalzaIM04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/EpalzaIM04.xml">XML</a></small></small></li>
<li id="SettleKJC04"><a href="http://dblp.dagstuhl.de/pers/hc/s/Settle:Alex">Alex Settle</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kihm:Joshua_L=">Joshua L. Kihm</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Janiszewski:Andrew">Andrew Janiszewski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Connors:Daniel_A=">Daniel A. Connors</a>:<br /><b>Architectural Support for Enhanced SMT Job Scheduling.</b> 63-73<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10024"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SettleKJC04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SettleKJC04.xml">XML</a></small></small></li>
<li id="NagarajanKBMLK04"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nagarajan:Ramadass">Ramadass Nagarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kushwaha:Sundeep_K=">Sundeep K. Kushwaha</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKinley:Kathryn_S=">Kathryn S. McKinley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Calvin">Calvin Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>:<br /><b>Static Placement, Dynamic Issue (SPDI) Scheduling for EDGE Architectures.</b> 74-84<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10019"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/NagarajanKBMLK04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/NagarajanKBMLK04.xml">XML</a></small></small></li>
<li id="BachegaCDGGGLLMWW04"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bachega:Leonardo_R=">Leonardo R. Bachega</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chatterjee:Siddhartha">Siddhartha Chatterjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dockser:Kenneth_A=">Kenneth A. Dockser</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gunnels:John_A=">John A. Gunnels</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Manish">Manish Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gustavson:Fred_G=">Fred G. Gustavson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lapkowski:Christopher_A=">Christopher A. Lapkowski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Gary_K=">Gary K. Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mendell:Mark_P=">Mark P. Mendell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wait:Charles_D=">Charles D. Wait</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Ward:T=_J=_Christopher">T. J. Christopher Ward</a>:<br /><b>A High-Performance SIMD Floating Point Unit for BlueGene/L: Architecture, Compilation, and Algorithm Design.</b> 85-96<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10014"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BachegaCDGGGLLMWW04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BachegaCDGGGLLMWW04.xml">XML</a></small></small></li>
</ul>



<h2>Session 3:
Memory Hierarchy</h2>
 

<ul>
<li id="MitraRS04"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mitra:Tulika">Tulika Mitra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roychoudhury:Abhik">Abhik Roychoudhury</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:Qinghua">Qinghua Shen</a>:<br /><b>Impact of Java Memory Model on Out-of-Order Multiprocessors.</b> 99-110<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10015"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MitraRS04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MitraRS04.xml">XML</a></small></small></li>
<li id="KimCS04"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Seongbeom">Seongbeom Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chandra:Dhruba">Dhruba Chandra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>:<br /><b>Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture.</b> 111-122<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10020"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KimCS04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KimCS04.xml">XML</a></small></small></li>
<li id="ShiLGL04"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shi:Weidong">Weidong Shi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Hsien=Hsin_S=">Hsien-Hsin S. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Ghosh:Mrinmoy">Mrinmoy Ghosh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Chenghuai">Chenghuai Lu</a>:<br /><b>Architectural Support for High Speed Protection of Memory Integrity and Confidentiality in Multiprocessor Systems.</b> 123-134<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10025"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ShiLGL04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ShiLGL04.xml">XML</a></small></small></li>
<li id="NesbitDS04"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nesbit:Kyle_J=">Kyle J. Nesbit</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dhodapkar:Ashutosh_S=">Ashutosh S. Dhodapkar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>AC/DC: An Adaptive Data Cache Prefetcher.</b> 135-145<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10016"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/NesbitDS04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/NesbitDS04.xml">XML</a></small></small></li>
</ul>



<h2>Keynote Address</h2>
 

<ul>
</ul>



<h2>Session 4:
Compiler Optimizations</h2>
 

<ul>
<li id="ZhuMSDA04"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhu:YongKang">YongKang Zhu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Magklis:Grigorios">Grigorios Magklis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Michael_L=">Michael L. Scott</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Ding:Chen">Chen Ding</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>:<br /><b>The Energy Impact of Aggressive Loop Fusion.</b> 153-164<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10011"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhuMSDA04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhuMSDA04.xml">XML</a></small></small></li>
<li id="ChakrabartiLLHL04"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chakrabarti:Dhruva_R=">Dhruva R. Chakrabarti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lozano:Luis_A=">Luis A. Lozano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Xinliang_D=">Xinliang D. Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hundt:Robert">Robert Hundt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Shin=Ming">Shin-Ming Liu</a>:<br /><b>Scalable High Performance Cross-Module Inlining.</b> 165-176<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10002"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ChakrabartiLLHL04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ChakrabartiLLHL04.xml">XML</a></small></small></li>
<li id="RanganVVA04"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rangan:Ram">Ram Rangan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vachharajani:Neil">Neil Vachharajani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vachharajani:Manish">Manish Vachharajani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/August:David_I=">David I. August</a>:<br /><b>Decoupled Software Pipelining with the Synchronization Array.</b> 177-188<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10003"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RanganVVA04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RanganVVA04.xml">XML</a></small></small></li>
<li id="XuKL04"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xu:Wen">Wen Xu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar:Sanjeev">Sanjeev Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Kai">Kai Li</a>:<br /><b>Fast Paths in Concurrent Programs.</b> 189-200<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10005"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/XuKL04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/XuKL04.xml">XML</a></small></small></li>
</ul>



<h2>Session 5:
Parallel Systems</h2>
 

<ul>
<li id="DouC04"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dou:Jialin">Jialin Dou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cintra:Marcelo_H=">Marcelo H. Cintra</a>:<br /><b>Compiler Estimation of Load Imbalance Overhead in Speculative Parallelization.</b> 203-214<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10007"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DouC04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DouC04.xml">XML</a></small></small></li>
<li id="UtreraCL04"><a href="http://dblp.dagstuhl.de/pers/hc/u/Utrera:Gladys">Gladys Utrera</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Corbal=aacute=n:Julita">Julita Corbal&#225;n</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Labarta:Jes=uacute=s">Jes&#250;s Labarta</a>:<br /><b>Implementing Malleability on MPI Jobs.</b> 215-224<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10006"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/UtreraCL04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/UtreraCL04.xml">XML</a></small></small></li>
<li id="BallCB04"><a href="http://dblp.dagstuhl.de/pers/hc/b/Ball:Michael">Michael Ball</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cifuentes:Cristina">Cristina Cifuentes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bairagi:Deepankar">Deepankar Bairagi</a>:<br /><b>Partitioning of Code for a Massively Parallel Machine.</b> 225-236<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10000"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BallCB04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BallCB04.xml">XML</a></small></small></li>
</ul>



<h2>Keynote Address</h2>
 

<ul>
</ul>



<h2>Session 6:
Memory Parallelism</h2>
 

<ul>
<li id="RusZR04"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rus:Silvius">Silvius Rus</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Dongmin">Dongmin Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rauchwerger:Lawrence">Lawrence Rauchwerger</a>:<br /><b>The Value Evolution Graph and its Use in Memory Reference Analysis.</b> 243-254<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10004"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RusZR04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RusZR04.xml">XML</a></small></small></li>
<li id="OgasawaraKN04"><a href="http://dblp.dagstuhl.de/pers/hc/o/Ogasawara:Takeshi">Takeshi Ogasawara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Komatsu:Hideaki">Hideaki Komatsu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakatani:Toshio">Toshio Nakatani</a>:<br /><b>TO-Lock: Removing Lock Overhead Using the Owners' Temporal Locality.</b> 255-266<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10001"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/OgasawaraKN04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/OgasawaraKN04.xml">XML</a></small></small></li>
<li id="LabonteMTBKH04"><a href="http://dblp.dagstuhl.de/pers/hc/l/Labonte:Francois">Francois Labonte</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mattson:Peter_R=">Peter R. Mattson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thies:William">William Thies</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Buck:Ian">Ian Buck</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>:<br /><b>The Stream Virtual Machine.</b> 267-277<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10008"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LabonteMTBKH04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LabonteMTBKH04.xml">XML</a></small></small></li>
<li id="YuZR04"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yu:Hao">Hao Yu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Dongmin">Dongmin Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rauchwerger:Lawrence">Lawrence Rauchwerger</a>:<br /><b>An Adaptive Algorithm Selection Framework.</b> 278-289<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2004.10010"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/YuZR04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/YuZR04.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
