verilog xil_defaultlib --include "../../../../ees_351_selftest.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ees_351_selftest.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../ees_351_selftest.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../ees_351_selftest.srcs/sources_1/bd/design_1/ip/design_1_VGA_Display_Demon_0_0/ip/clk_wiz_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../ees_351_selftest.srcs/sources_1/bd/design_1/ipshared/08d9/flow_led.v" \
"../../../bd/design_1/ip/design_1_flow_led_0_0/sim/design_1_flow_led_0_0.v" \
"../../../bd/design_1/ipshared/3292/test for led,seg,switch/7seg/7seg.srcs/sources_1/new/seg.v" \
"../../../bd/design_1/ip/design_1_seg_0_0/sim/design_1_seg_0_0.v" \
"../../../bd/design_1/ipshared/ca9a/hdl/ees_dac0832_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/ca9a/hdl/ees_dac0832_v1_0.v" \
"../../../bd/design_1/ip/design_1_ees_dac0832_0_0/sim/design_1_ees_dac0832_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_VGA_Display_Demon_0_0/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_VGA_Display_Demon_0_0/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../bd/design_1/ipshared/c51c/imports/Vga_IP.srcs/vga_data_gen.v" \
"../../../bd/design_1/ipshared/c51c/imports/Vga_IP.srcs/vga.v" \
"../../../bd/design_1/ip/design_1_VGA_Display_Demon_0_0/sim/design_1_VGA_Display_Demon_0_0.v" \
"../../../bd/design_1/ipshared/0742/but_led.v" \
"../../../bd/design_1/ip/design_1_but_led_0_0/sim/design_1_but_led_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
