// Seed: 2322839404
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wor id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_4 = 0;
  assign id_8 = 1 ? id_3 : -1;
  logic [1 : ""] id_12, id_13;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wor id_4,
    input supply1 id_5,
    output supply1 id_6,
    input uwire id_7,
    input supply0 id_8,
    input uwire id_9,
    output tri id_10,
    input tri1 id_11,
    output tri id_12,
    output supply0 id_13,
    input tri1 id_14,
    input supply0 id_15,
    input uwire id_16,
    output wire id_17,
    output supply0 id_18,
    input wire id_19,
    input uwire id_20,
    output wand id_21,
    input wand id_22,
    output uwire id_23,
    output tri0 id_24,
    output wor id_25,
    output tri id_26,
    input supply0 id_27,
    input wire id_28,
    input tri id_29,
    input tri id_30,
    input wor id_31,
    output supply1 id_32
);
  logic id_34 = -1'h0;
  wire  id_35;
  wire  id_36;
  module_0 modCall_1 (
      id_35,
      id_36,
      id_36,
      id_34,
      id_36,
      id_34,
      id_36,
      id_34,
      id_34,
      id_34,
      id_34
  );
  wire id_37;
  wire id_38;
  assign id_10 = id_4;
endmodule
