{
  "design": {
    "design_info": {
      "boundary_crc": "0x885B1C83885B1C83",
      "device": "xc7z010clg400-1",
      "name": "rvsingle_bd",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "riscvsingle_0": "",
      "dmem_0": "",
      "xlslice_0": "",
      "imem_0": "",
      "ledController_0": ""
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "reset": {
        "direction": "I"
      },
      "led3": {
        "direction": "O"
      },
      "led2": {
        "direction": "O"
      },
      "led1": {
        "direction": "O"
      },
      "led4": {
        "direction": "O"
      }
    },
    "components": {
      "riscvsingle_0": {
        "vlnv": "user.org:user:riscvsingle:1.0",
        "xci_name": "rvsingle_bd_riscvsingle_0_0"
      },
      "dmem_0": {
        "vlnv": "user.org:user:dmem:1.0",
        "xci_name": "rvsingle_bd_dmem_0_0"
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "rvsingle_bd_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "13"
          },
          "DIN_TO": {
            "value": "12"
          },
          "DOUT_WIDTH": {
            "value": "2"
          }
        }
      },
      "imem_0": {
        "vlnv": "user.org:user:imem:1.0",
        "xci_name": "rvsingle_bd_imem_0_0"
      },
      "ledController_0": {
        "vlnv": "user.org:user:ledController:1.0",
        "xci_name": "rvsingle_bd_ledController_0_0"
      }
    },
    "nets": {
      "riscvsingle_0_PC": {
        "ports": [
          "riscvsingle_0/PC",
          "imem_0/a"
        ]
      },
      "Net": {
        "ports": [
          "imem_0/rd",
          "riscvsingle_0/Instr",
          "xlslice_0/Din",
          "ledController_0/instr"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "dmem_0/be"
        ]
      },
      "riscvsingle_0_ALUResult": {
        "ports": [
          "riscvsingle_0/ALUResult",
          "dmem_0/a",
          "ledController_0/DataAdr"
        ]
      },
      "riscvsingle_0_WriteData": {
        "ports": [
          "riscvsingle_0/WriteData",
          "dmem_0/wd",
          "ledController_0/WriteData"
        ]
      },
      "dmem_0_rd": {
        "ports": [
          "dmem_0/rd",
          "riscvsingle_0/ReadData"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "riscvsingle_0/clk",
          "dmem_0/clk"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset",
          "riscvsingle_0/reset"
        ]
      },
      "ledController_0_led3": {
        "ports": [
          "ledController_0/led3",
          "led3"
        ]
      },
      "ledController_0_led2": {
        "ports": [
          "ledController_0/led2",
          "led2"
        ]
      },
      "ledController_0_led1": {
        "ports": [
          "ledController_0/led1",
          "led1"
        ]
      },
      "ledController_0_led4": {
        "ports": [
          "ledController_0/led4",
          "led4"
        ]
      },
      "riscvsingle_0_MemWrite": {
        "ports": [
          "riscvsingle_0/MemWrite",
          "dmem_0/we"
        ]
      }
    }
  }
}