{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696973671439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696973671439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 16:34:31 2023 " "Processing started: Tue Oct 10 16:34:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696973671439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973671439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_isa -c add_isa " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_isa -c add_isa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973671439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696973671927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696973671927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_isa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_isa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_isa-behaviour " "Found design unit 1: add_isa-behaviour" {  } { { "add_isa.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683042 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_isa " "Found entity 1: add_isa" {  } { { "add_isa.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "trin.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/trin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683042 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "trin.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/trin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-struc_behaviour " "Found design unit 1: ripple_carry-struc_behaviour" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/ripple_carry.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683042 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/ripple_carry.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regN-behavior " "Found design unit 1: regN-behavior" {  } { { "regN.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/regN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""} { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "regN.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/regN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-struc_behaviour " "Found design unit 1: register_file-struc_behaviour" {  } { { "register_file.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/register_file.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-struc_behaviour " "Found design unit 1: mux4to1-struc_behaviour" {  } { { "mux4to1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/mux4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/mux4to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-LogicFunc " "Found design unit 1: mux2to1-LogicFunc" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/mux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-struc_behaviour " "Found design unit 1: instruction_memory-struc_behaviour" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decode-struc_behaviour " "Found design unit 1: instruction_decode-struc_behaviour" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode " "Found entity 1: instruction_decode" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunc " "Found design unit 1: fulladd-LogicFunc" {  } { { "fulladd.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/fulladd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/fulladd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-struc_behaviour " "Found design unit 1: dec4to16-struc_behaviour" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec4to16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683068 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec4to16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2to4-LogicFunc " "Found design unit 1: dec2to4-LogicFunc" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683068 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2to4 " "Found entity 1: dec2to4" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "ALU.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683068 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-struc_behaviour " "Found design unit 1: data_memory-struc_behaviour" {  } { { "data_memory.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/data_memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683068 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/data_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696973683068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973683068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_isa " "Elaborating entity \"add_isa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696973683114 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead add_isa.vhd(14) " "Verilog HDL or VHDL warning at add_isa.vhd(14): object \"MemRead\" assigned a value but never read" {  } { { "add_isa.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696973683114 "|add_isa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegDst add_isa.vhd(14) " "Verilog HDL or VHDL warning at add_isa.vhd(14): object \"RegDst\" assigned a value but never read" {  } { { "add_isa.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696973683114 "|add_isa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUSrc add_isa.vhd(14) " "Verilog HDL or VHDL warning at add_isa.vhd(14): object \"ALUSrc\" assigned a value but never read" {  } { { "add_isa.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696973683114 "|add_isa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemtoReg add_isa.vhd(14) " "Verilog HDL or VHDL warning at add_isa.vhd(14): object \"MemtoReg\" assigned a value but never read" {  } { { "add_isa.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696973683114 "|add_isa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Branch add_isa.vhd(14) " "Verilog HDL or VHDL warning at add_isa.vhd(14): object \"Branch\" assigned a value but never read" {  } { { "add_isa.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696973683114 "|add_isa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp1 add_isa.vhd(14) " "Verilog HDL or VHDL warning at add_isa.vhd(14): object \"ALUOp1\" assigned a value but never read" {  } { { "add_isa.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696973683114 "|add_isa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp0 add_isa.vhd(14) " "Verilog HDL or VHDL warning at add_isa.vhd(14): object \"ALUOp0\" assigned a value but never read" {  } { { "add_isa.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696973683114 "|add_isa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero2 add_isa.vhd(14) " "Verilog HDL or VHDL warning at add_isa.vhd(14): object \"zero2\" assigned a value but never read" {  } { { "add_isa.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696973683114 "|add_isa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm add_isa.vhd(16) " "Verilog HDL or VHDL warning at add_isa.vhd(16): object \"imm\" assigned a value but never read" {  } { { "add_isa.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696973683114 "|add_isa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DM_out add_isa.vhd(16) " "Verilog HDL or VHDL warning at add_isa.vhd(16): object \"DM_out\" assigned a value but never read" {  } { { "add_isa.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696973683114 "|add_isa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dummy2 add_isa.vhd(16) " "Verilog HDL or VHDL warning at add_isa.vhd(16): object \"Dummy2\" assigned a value but never read" {  } { { "add_isa.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696973683114 "|add_isa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:pc_mux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:pc_mux\"" {  } { { "add_isa.vhd" "pc_mux" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973683147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN regN:pc " "Elaborating entity \"regN\" for hierarchy \"regN:pc\"" {  } { { "add_isa.vhd" "pc" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973684405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry ripple_carry:addpc " "Elaborating entity \"ripple_carry\" for hierarchy \"ripple_carry:addpc\"" {  } { { "add_isa.vhd" "addpc" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973685505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd ripple_carry:addpc\|fulladd:stage1 " "Elaborating entity \"fulladd\" for hierarchy \"ripple_carry:addpc\|fulladd:stage1\"" {  } { { "ripple_carry.vhd" "stage1" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/ripple_carry.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973685505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im\"" {  } { { "add_isa.vhd" "im" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973686081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4to16 instruction_memory:im\|dec4to16:stage_dec " "Elaborating entity \"dec4to16\" for hierarchy \"instruction_memory:im\|dec4to16:stage_dec\"" {  } { { "instruction_memory.vhd" "stage_dec" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_memory.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973686141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 instruction_memory:im\|dec4to16:stage_dec\|dec2to4:s1 " "Elaborating entity \"dec2to4\" for hierarchy \"instruction_memory:im\|dec4to16:stage_dec\|dec2to4:s1\"" {  } { { "dec4to16.vhd" "s1" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec4to16.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973686141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 instruction_memory:im\|mux2to1:m0 " "Elaborating entity \"mux2to1\" for hierarchy \"instruction_memory:im\|mux2to1:m0\"" {  } { { "instruction_memory.vhd" "m0" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_memory.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973686491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN instruction_memory:im\|regN:r0 " "Elaborating entity \"regN\" for hierarchy \"instruction_memory:im\|regN:r0\"" {  } { { "instruction_memory.vhd" "r0" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_memory.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973686802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin instruction_memory:im\|trin:tri0 " "Elaborating entity \"trin\" for hierarchy \"instruction_memory:im\|trin:tri0\"" {  } { { "instruction_memory.vhd" "tri0" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_memory.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973687065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode instruction_decode:id " "Elaborating entity \"instruction_decode\" for hierarchy \"instruction_decode:id\"" {  } { { "add_isa.vhd" "id" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973687366 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUOp1 instruction_decode.vhd(8) " "VHDL Signal Declaration warning at instruction_decode.vhd(8): used implicit default value for signal \"ALUOp1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696973687366 "|add_isa|instruction_decode:id"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUOp0 instruction_decode.vhd(8) " "VHDL Signal Declaration warning at instruction_decode.vhd(8): used implicit default value for signal \"ALUOp0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696973687366 "|add_isa|instruction_decode:id"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt instruction_decode.vhd(15) " "Verilog HDL or VHDL warning at instruction_decode.vhd(15): object \"shamt\" assigned a value but never read" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696973687366 "|add_isa|instruction_decode:id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf\"" {  } { { "add_isa.vhd" "rf" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973687371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 register_file:rf\|mux4to1:m0 " "Elaborating entity \"mux4to1\" for hierarchy \"register_file:rf\|mux4to1:m0\"" {  } { { "register_file.vhd" "m0" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/register_file.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973687397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin register_file:rf\|trin:tri0 " "Elaborating entity \"trin\" for hierarchy \"register_file:rf\|trin:tri0\"" {  } { { "register_file.vhd" "tri0" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/register_file.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973687397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_ins " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_ins\"" {  } { { "add_isa.vhd" "alu_ins" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973687712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "add_isa.vhd" "data_mem" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/add_isa.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973687727 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value1\[3\]\" " "Converted tri-state node \"register_file:rf\|value1\[3\]\" into a selector" {  } { { "fulladd.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/fulladd.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value1\[2\]\" " "Converted tri-state node \"register_file:rf\|value1\[2\]\" into a selector" {  } { { "fulladd.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/fulladd.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value1\[1\]\" " "Converted tri-state node \"register_file:rf\|value1\[1\]\" into a selector" {  } { { "fulladd.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/fulladd.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value1\[0\]\" " "Converted tri-state node \"register_file:rf\|value1\[0\]\" into a selector" {  } { { "fulladd.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/fulladd.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value2\[3\]\" " "Converted tri-state node \"register_file:rf\|value2\[3\]\" into a selector" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/ripple_carry.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value2\[2\]\" " "Converted tri-state node \"register_file:rf\|value2\[2\]\" into a selector" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/ripple_carry.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value2\[1\]\" " "Converted tri-state node \"register_file:rf\|value2\[1\]\" into a selector" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/ripple_carry.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value2\[0\]\" " "Converted tri-state node \"register_file:rf\|value2\[0\]\" into a selector" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/ripple_carry.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_decode:id\|add_sub " "Converted tri-state buffer \"instruction_decode:id\|add_sub\" feeding internal logic into a wire" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_decode:id\|ALUOP\[1\] " "Converted tri-state buffer \"instruction_decode:id\|ALUOP\[1\]\" feeding internal logic into a wire" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_decode:id\|ALUOP\[0\] " "Converted tri-state buffer \"instruction_decode:id\|ALUOP\[0\]\" feeding internal logic into a wire" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[31\]\" " "Converted tri-state node \"instruction_memory:im\|output\[31\]\" into a selector" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[30\]\" " "Converted tri-state node \"instruction_memory:im\|output\[30\]\" into a selector" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[29\]\" " "Converted tri-state node \"instruction_memory:im\|output\[29\]\" into a selector" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[28\]\" " "Converted tri-state node \"instruction_memory:im\|output\[28\]\" into a selector" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[27\]\" " "Converted tri-state node \"instruction_memory:im\|output\[27\]\" into a selector" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[26\]\" " "Converted tri-state node \"instruction_memory:im\|output\[26\]\" into a selector" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[24\]\" " "Converted tri-state node \"instruction_memory:im\|output\[24\]\" into a selector" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[23\]\" " "Converted tri-state node \"instruction_memory:im\|output\[23\]\" into a selector" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[22\]\" " "Converted tri-state node \"instruction_memory:im\|output\[22\]\" into a selector" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[21\]\" " "Converted tri-state node \"instruction_memory:im\|output\[21\]\" into a selector" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[19\]\" " "Converted tri-state node \"instruction_memory:im\|output\[19\]\" into a selector" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[18\]\" " "Converted tri-state node \"instruction_memory:im\|output\[18\]\" into a selector" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[17\]\" " "Converted tri-state node \"instruction_memory:im\|output\[17\]\" into a selector" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[16\]\" " "Converted tri-state node \"instruction_memory:im\|output\[16\]\" into a selector" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[14\]\" " "Converted tri-state node \"instruction_memory:im\|output\[14\]\" into a selector" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[13\]\" " "Converted tri-state node \"instruction_memory:im\|output\[13\]\" into a selector" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[12\]\" " "Converted tri-state node \"instruction_memory:im\|output\[12\]\" into a selector" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[11\]\" " "Converted tri-state node \"instruction_memory:im\|output\[11\]\" into a selector" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/dec2to4.vhd" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[5\]\" " "Converted tri-state node \"instruction_memory:im\|output\[5\]\" into a selector" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 44 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[4\]\" " "Converted tri-state node \"instruction_memory:im\|output\[4\]\" into a selector" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 44 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[3\]\" " "Converted tri-state node \"instruction_memory:im\|output\[3\]\" into a selector" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 44 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[2\]\" " "Converted tri-state node \"instruction_memory:im\|output\[2\]\" into a selector" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 44 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[1\]\" " "Converted tri-state node \"instruction_memory:im\|output\[1\]\" into a selector" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 44 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[0\]\" " "Converted tri-state node \"instruction_memory:im\|output\[0\]\" into a selector" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab4/add_isa/instruction_decode.vhd" 44 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696973688404 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1696973688404 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696973688988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696973689791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696973689791 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696973689902 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696973689902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696973689902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696973689902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696973689953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 16:34:49 2023 " "Processing ended: Tue Oct 10 16:34:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696973689953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696973689953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696973689953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696973689953 ""}
