TimeQuest Timing Analyzer report for DE0_Nano
Sun Apr 24 15:30:49 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 21. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 22. Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 25. Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 37. Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 45. Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 46. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 48. Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 49. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 51. Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 59. Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 62. Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 64. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 66. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 67. Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 68. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 70. Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 71. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 73. Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_Nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                       ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                   ; Status ; Read at                  ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Sun Apr 24 15:30:43 2016 ;
; DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Sun Apr 24 15:30:43 2016 ;
; DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc                        ; OK     ; Sun Apr 24 15:30:43 2016 ;
; DE0_Nano.SDC                                                                    ; OK     ; Sun Apr 24 15:30:43 2016 ;
+---------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; altera_reserved_tck                             ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                   ; { altera_reserved_tck }                             ;
; CLOCK_50                                        ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                   ; { CLOCK_50 }                                        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]      ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]      ; { DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] }      ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]      ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]      ; { DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] }      ;
; lol|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; lol|altpll_component|auto_generated|pll1|inclk[0] ; { lol|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                               ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 56.43 MHz  ; 56.43 MHz       ; CLOCK_50                                   ;      ;
; 68.08 MHz  ; 68.08 MHz       ; altera_reserved_tck                        ;      ;
; 77.52 MHz  ; 77.52 MHz       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;      ;
; 173.76 MHz ; 173.76 MHz      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 2.280  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 7.100  ; 0.000         ;
; altera_reserved_tck                        ; 42.656 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 94.245 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.216 ; 0.000         ;
; CLOCK_50                                   ; 0.296 ; 0.000         ;
; altera_reserved_tck                        ; 0.356 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.357 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 14.076 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 14.466 ; 0.000         ;
; altera_reserved_tck                        ; 48.194 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 97.423 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                              ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.907 ; 0.000         ;
; altera_reserved_tck                        ; 1.031 ; 0.000         ;
; CLOCK_50                                   ; 1.254 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2.474 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.485  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.695  ; 0.000         ;
; altera_reserved_tck                        ; 49.492 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.747 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                              ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.280 ; LT24_buffer:lt24_buf|posX[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 17.937     ;
; 2.303 ; LT24_buffer:lt24_buf|posX[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 17.914     ;
; 2.394 ; LT24_buffer:lt24_buf|posX[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 17.823     ;
; 2.422 ; LT24_buffer:lt24_buf|posX[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 17.795     ;
; 2.509 ; LT24_buffer:lt24_buf|posX[5]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 17.708     ;
; 2.537 ; LT24_buffer:lt24_buf|posX[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 17.680     ;
; 2.629 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 17.588     ;
; 2.650 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 17.567     ;
; 2.746 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 17.471     ;
; 2.767 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 17.450     ;
; 2.881 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 17.336     ;
; 2.898 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 17.033     ;
; 2.966 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.965     ;
; 3.131 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.800     ;
; 3.179 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 17.073     ;
; 3.196 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 17.040     ;
; 3.247 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 17.005     ;
; 3.276 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.960     ;
; 3.392 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.844     ;
; 3.412 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 16.840     ;
; 3.515 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.416     ;
; 3.515 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.416     ;
; 3.516 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.415     ;
; 3.551 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 16.648     ;
; 3.583 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.348     ;
; 3.583 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.348     ;
; 3.584 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.347     ;
; 3.601 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 16.598     ;
; 3.652 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.279     ;
; 3.655 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.276     ;
; 3.656 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.275     ;
; 3.682 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 16.514     ;
; 3.682 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 16.536     ;
; 3.691 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.545     ;
; 3.720 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.211     ;
; 3.723 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.208     ;
; 3.724 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.207     ;
; 3.724 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 16.475     ;
; 3.727 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 16.469     ;
; 3.732 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 16.486     ;
; 3.741 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 16.455     ;
; 3.741 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.495     ;
; 3.747 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 16.470     ;
; 3.748 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.183     ;
; 3.748 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.183     ;
; 3.749 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.182     ;
; 3.757 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 16.452     ;
; 3.763 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 16.443     ;
; 3.767 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 16.451     ;
; 3.770 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 16.461     ;
; 3.785 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 16.424     ;
; 3.792 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 16.425     ;
; 3.802 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 16.395     ;
; 3.806 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 16.411     ;
; 3.807 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 16.402     ;
; 3.812 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 16.384     ;
; 3.813 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 16.393     ;
; 3.815 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 16.416     ;
; 3.817 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 16.401     ;
; 3.828 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 16.384     ;
; 3.829 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 16.377     ;
; 3.829 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 16.402     ;
; 3.835 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 16.368     ;
; 3.835 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 16.374     ;
; 3.846 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 16.355     ;
; 3.849 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 16.371     ;
; 3.852 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 16.345     ;
; 3.855 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 16.376     ;
; 3.855 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 16.363     ;
; 3.857 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 16.349     ;
; 3.864 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 16.336     ;
; 3.864 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.372     ;
; 3.874 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 16.320     ;
; 3.874 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 16.332     ;
; 3.877 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 16.340     ;
; 3.878 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 16.334     ;
; 3.880 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 16.323     ;
; 3.885 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.046     ;
; 3.888 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 16.318     ;
; 3.888 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.043     ;
; 3.889 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 16.042     ;
; 3.894 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 16.309     ;
; 3.896 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 16.305     ;
; 3.899 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 16.321     ;
; 3.900 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 16.309     ;
; 3.900 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 16.331     ;
; 3.900 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 16.331     ;
; 3.902 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 16.304     ;
; 3.914 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 16.317     ;
; 3.914 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 16.286     ;
; 3.916 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 16.290     ;
; 3.918 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 16.280     ;
; 3.919 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 16.275     ;
; 3.924 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.312     ;
; 3.930 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 16.279     ;
; 3.933 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 16.261     ;
; 3.936 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 16.261     ;
; 3.936 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 16.270     ;
; 3.940 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 16.278     ;
; 3.945 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 16.264     ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 7.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.840     ;
; 7.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.840     ;
; 7.114 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.822     ;
; 7.117 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.809     ;
; 7.117 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.809     ;
; 7.131 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 12.791     ;
; 7.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.806     ;
; 7.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.806     ;
; 7.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.806     ;
; 7.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.806     ;
; 7.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 12.795     ;
; 7.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 12.795     ;
; 7.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 12.795     ;
; 7.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 12.795     ;
; 7.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 12.795     ;
; 7.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 12.795     ;
; 7.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 12.795     ;
; 7.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 12.795     ;
; 7.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 12.795     ;
; 7.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 12.795     ;
; 7.151 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.775     ;
; 7.151 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.775     ;
; 7.151 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.775     ;
; 7.151 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.775     ;
; 7.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.764     ;
; 7.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.764     ;
; 7.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.764     ;
; 7.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.764     ;
; 7.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.764     ;
; 7.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.764     ;
; 7.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.764     ;
; 7.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.764     ;
; 7.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.764     ;
; 7.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.764     ;
; 7.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.764     ;
; 7.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.764     ;
; 7.176 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 12.768     ;
; 7.176 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 12.768     ;
; 7.176 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 12.768     ;
; 7.176 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 12.746     ;
; 7.193 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.737     ;
; 7.193 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.737     ;
; 7.193 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.737     ;
; 7.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.730     ;
; 7.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.730     ;
; 7.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.730     ;
; 7.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.730     ;
; 7.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.719     ;
; 7.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.719     ;
; 7.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.719     ;
; 7.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.719     ;
; 7.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.719     ;
; 7.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.719     ;
; 7.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.719     ;
; 7.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.719     ;
; 7.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.719     ;
; 7.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.719     ;
; 7.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.691     ;
; 7.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.691     ;
; 7.238 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.692     ;
; 7.238 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.692     ;
; 7.238 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.692     ;
; 7.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 12.673     ;
; 7.260 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.666     ;
; 7.260 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.666     ;
; 7.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.657     ;
; 7.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.657     ;
; 7.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.657     ;
; 7.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.657     ;
; 7.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 12.675     ;
; 7.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 12.675     ;
; 7.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 12.675     ;
; 7.274 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 12.648     ;
; 7.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.646     ;
; 7.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.646     ;
; 7.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.646     ;
; 7.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.646     ;
; 7.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.646     ;
; 7.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.646     ;
; 7.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.646     ;
; 7.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.646     ;
; 7.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.646     ;
; 7.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.646     ;
; 7.287 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 12.644     ;
; 7.287 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 12.644     ;
; 7.287 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 12.644     ;
; 7.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.632     ;
; 7.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.632     ;
; 7.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.632     ;
; 7.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 12.632     ;
; 7.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.621     ;
; 7.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.621     ;
; 7.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.621     ;
; 7.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.621     ;
; 7.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.621     ;
; 7.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.621     ;
; 7.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.621     ;
; 7.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.621     ;
; 7.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.621     ;
; 7.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 12.621     ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 7.525      ;
; 43.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 6.785      ;
; 43.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 6.556      ;
; 43.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 6.542      ;
; 43.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 6.512      ;
; 43.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 6.453      ;
; 43.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 6.413      ;
; 43.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 6.406      ;
; 43.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 6.285      ;
; 44.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 6.110      ;
; 44.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 6.030      ;
; 44.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 5.935      ;
; 44.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 5.788      ;
; 44.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 5.760      ;
; 44.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 5.470      ;
; 44.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.417      ;
; 44.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 5.291      ;
; 45.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 4.977      ;
; 45.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 4.855      ;
; 45.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.783      ;
; 45.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 4.398      ;
; 46.543 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.651      ;
; 46.566 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.613      ;
; 46.764 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.433      ;
; 46.877 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.317      ;
; 46.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.277      ;
; 46.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.245      ;
; 47.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.746      ;
; 47.530 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.664      ;
; 47.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.646      ;
; 48.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.166      ;
; 48.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.149      ;
; 48.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.079      ;
; 48.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.028      ;
; 48.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 1.994      ;
; 48.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 1.955      ;
; 48.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.854      ;
; 48.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 1.632      ;
; 48.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 1.571      ;
; 48.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 1.495      ;
; 49.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 0.832      ;
; 93.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.157      ;
; 94.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.573      ;
; 94.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.573      ;
; 94.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.573      ;
; 94.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.573      ;
; 94.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.573      ;
; 94.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.573      ;
; 94.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.573      ;
; 94.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[36]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.477      ;
; 94.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[37]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.477      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.478      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.476      ;
; 94.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.441      ;
; 94.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.386      ;
; 94.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.381      ;
; 94.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.306      ;
; 94.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.306      ;
; 94.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.306      ;
; 94.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.306      ;
; 94.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.306      ;
; 94.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.306      ;
; 94.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.306      ;
; 94.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.307      ;
; 94.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.307      ;
; 94.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.307      ;
; 94.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.307      ;
; 94.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.307      ;
; 94.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.270      ;
; 94.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.270      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.685      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.670      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.411 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.522      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.509      ;
; 94.546 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.069     ; 5.380      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.227      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.214      ;
; 94.774 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.159      ;
; 94.774 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.159      ;
; 94.774 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.159      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.216 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 0.791      ;
; 0.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.804      ;
; 0.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.814      ;
; 0.246 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.815      ;
; 0.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.821      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[1]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.864      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.871      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[3]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.870      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.870      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.879      ;
; 0.308 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.876      ;
; 0.308 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.876      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.879      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.876      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.880      ;
; 0.314 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.882      ;
; 0.316 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.884      ;
; 0.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[31]                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.889      ;
; 0.318 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.886      ;
; 0.318 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.886      ;
; 0.319 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[27]                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.891      ;
; 0.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.895      ;
; 0.331 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.899      ;
; 0.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[4]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.899      ;
; 0.336 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[2]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.901      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[23]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.906      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.910      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_active                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_active                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[24]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.911      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.908      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.912      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.910      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[22]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.914      ;
; 0.349 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.917      ;
; 0.350 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.918      ;
; 0.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.925      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.591      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|ack_refresh_request                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|ack_refresh_request                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000000001                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000000001                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[1]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[0]                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[0]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[1]                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[1]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[2]                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[2]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|wr_address                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|wr_address                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[1]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[1]                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[0]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[0]                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[2]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][89]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][89]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|MISO_reg                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|MISO_reg                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|SCLK_reg                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|SCLK_reg                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|TOE                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|TOE                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_primed                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_primed                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|transmitting                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|transmitting                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|edge_capture                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|edge_capture                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|irq_mask                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|irq_mask                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_rd                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_rd                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_ready                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_ready                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_error                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_error                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_rd                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_rd                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|jtag_break                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|jtag_break                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|resetlatch                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|resetlatch                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|break_on_reset                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|break_on_reset                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.868      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.876      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.881      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.882      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.884      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.898      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.904      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[0]                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[1]                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[1]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][7]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][7]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][1]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][2]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][4]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][4]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][23]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][23]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][12]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][12]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][9]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][9]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][25]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][25]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][19]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][19]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][11]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][11]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][15]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][15]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][18]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][18]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][30]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][30]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][24]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][24]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][8]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][8]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][29]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][29]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][10]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][10]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][26]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][26]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][20]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][20]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][28]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][28]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][17]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][17]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[0]                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[1]                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][21]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][21]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][5]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][5]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][27]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][27]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem_used[0]                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem_used[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem_used[1]                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem_used[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[21]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[21]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[13]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[13]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[7]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[7]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[0]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[1]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[2]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[4]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[4]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[5]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[23]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[23]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[17]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[17]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[20]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[20]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[10]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[10]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[8]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[8]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[14]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[14]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[22]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[22]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[6]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[6]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[18]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[18]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[15]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[15]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[11]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[11]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[19]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[19]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[3]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[9]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[9]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[16]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[16]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[12]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[12]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.922      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][107]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][107]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][9]                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][9]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][10]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][10]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|address_reg[1]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|address_reg[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][21]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][21]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][13]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][13]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][7]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][7]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|avs_s0_waitrequest_reg                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|avs_s0_waitrequest_reg                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][4]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][4]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][4]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][23]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][23]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[0]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.592      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.315      ; 0.872      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[12]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.315      ; 0.879      ;
; 0.377 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.613      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.378 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[37]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.598      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.315      ; 0.881      ;
; 0.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[9]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.599      ;
; 0.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[4]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[2]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.580      ;
; 0.370 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.589      ;
; 0.372 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[26]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.594      ;
; 0.378 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.597      ;
; 0.380 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.600      ;
; 0.385 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.605      ;
; 0.391 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.611      ;
; 0.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.613      ;
; 0.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.613      ;
; 0.394 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.614      ;
; 0.394 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.614      ;
; 0.394 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.613      ;
; 0.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.616      ;
; 0.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.618      ;
; 0.399 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.618      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.733      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.733      ;
; 0.514 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.734      ;
; 0.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.735      ;
; 0.517 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.737      ;
; 0.517 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.737      ;
; 0.517 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.737      ;
; 0.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.740      ;
; 0.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.747      ;
; 0.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.755      ;
; 0.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.756      ;
; 0.542 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.762      ;
; 0.543 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.762      ;
; 0.554 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.773      ;
; 0.557 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.776      ;
; 0.560 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 0.804      ;
; 0.561 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 0.806      ;
; 0.563 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.782      ;
; 0.565 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.785      ;
; 0.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.788      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 6.178      ;
; 14.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 6.178      ;
; 14.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 6.178      ;
; 14.097 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 6.157      ;
; 14.098 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 6.150      ;
; 14.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.255      ; 6.151      ;
; 14.111 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.256      ; 6.140      ;
; 14.111 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.256      ; 6.140      ;
; 14.132 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 6.122      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 6.139      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 6.139      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 6.139      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 6.139      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 6.139      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 6.123      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 6.122      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 6.123      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 6.123      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 6.123      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 6.123      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 6.123      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 6.123      ;
; 14.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 6.123      ;
; 14.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 6.115      ;
; 14.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 6.115      ;
; 14.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 6.115      ;
; 14.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 6.115      ;
; 14.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 6.131      ;
; 14.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 6.115      ;
; 14.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 6.131      ;
; 14.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 6.131      ;
; 14.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 6.115      ;
; 14.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 6.131      ;
; 14.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 6.131      ;
; 14.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 6.115      ;
; 14.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 6.115      ;
; 14.135 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.271      ; 6.131      ;
; 14.135 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.271      ; 6.131      ;
; 14.135 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 6.114      ;
; 14.136 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 6.123      ;
; 14.136 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 6.112      ;
; 14.137 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 6.121      ;
; 14.137 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 6.121      ;
; 14.138 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.267      ; 6.124      ;
; 14.145 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.102      ;
; 14.145 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.102      ;
; 14.145 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.102      ;
; 14.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 6.107      ;
; 14.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][46]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 6.107      ;
; 14.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 6.107      ;
; 14.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][45]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 6.107      ;
; 14.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 6.107      ;
; 14.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 6.107      ;
; 14.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 6.107      ;
; 14.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 6.106      ;
; 14.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[0][18]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 6.126      ;
; 14.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[0][11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 6.126      ;
; 14.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[0][3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 6.126      ;
; 14.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|control_register[3]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 6.106      ;
; 14.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[0][5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 6.126      ;
; 14.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|control_register[2]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 6.106      ;
; 14.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|control_register[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 6.106      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.094      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.094      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.094      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.094      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.255      ; 6.097      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.094      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.094      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.094      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.094      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.094      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.094      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.094      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.094      ;
; 14.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 6.094      ;
; 14.154 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 6.098      ;
; 14.161 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 6.113      ;
; 14.161 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 6.113      ;
; 14.161 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 6.113      ;
; 14.161 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 6.113      ;
; 14.161 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|force_reload                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 6.113      ;
; 14.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 6.110      ;
; 14.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|control_register[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 6.114      ;
; 14.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 6.110      ;
; 14.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 6.110      ;
; 14.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 6.110      ;
; 14.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 6.110      ;
; 14.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 6.110      ;
; 14.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 6.110      ;
; 14.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|control_register[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 6.114      ;
; 14.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 6.110      ;
; 14.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|control_register[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 6.114      ;
; 14.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|control_register[2]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 6.114      ;
; 14.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 5.791      ;
; 14.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 5.791      ;
; 14.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.256      ; 5.788      ;
; 14.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|internal_counter[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 5.797      ;
; 14.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|internal_counter[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 5.797      ;
; 14.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|internal_counter[2]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 5.797      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[26]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[26]                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[24]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[24]                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[12]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[10]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[10]                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[8]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[8]                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[26]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[10]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[8]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[24]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[12]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.447      ;
; 14.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 5.399      ;
; 14.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 5.399      ;
; 14.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 5.399      ;
; 14.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 5.399      ;
; 14.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 5.399      ;
; 14.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 5.399      ;
; 14.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 5.399      ;
; 14.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 5.399      ;
; 14.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[10]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 5.384      ;
; 14.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[11]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 5.384      ;
; 14.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[19]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 5.384      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
; 14.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.074      ; 5.181      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 1.987      ;
; 48.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.616      ;
; 48.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.616      ;
; 96.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.319      ;
; 96.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.037      ;
; 96.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.037      ;
; 96.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.037      ;
; 96.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.037      ;
; 96.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.037      ;
; 96.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.032      ;
; 96.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.032      ;
; 96.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.032      ;
; 96.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.032      ;
; 96.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.032      ;
; 96.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.993      ;
; 96.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.993      ;
; 96.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.993      ;
; 96.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.993      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.988      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.988      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.988      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.988      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.790      ;
; 97.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.395      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.343      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.343      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.343      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.343      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.210      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.210      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.210      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.210      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.210      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.210      ;
; 97.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.181      ;
; 97.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.181      ;
; 97.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.181      ;
; 97.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.181      ;
; 97.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.181      ;
; 97.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.181      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.180      ;
; 97.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.153      ;
; 97.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.153      ;
; 97.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.153      ;
; 97.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.153      ;
; 97.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.153      ;
; 97.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.153      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.121      ;
; 97.886 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.048      ;
; 97.886 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.048      ;
; 97.886 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.048      ;
; 97.886 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.048      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.967      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.967      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.916      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.916      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.916      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.916      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.916      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.916      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.916      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.916      ;
; 98.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.923      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 97.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.508      ;
; 97.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.508      ;
; 97.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.508      ;
; 97.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.508      ;
; 97.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.508      ;
; 97.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.508      ;
; 97.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.508      ;
; 97.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.508      ;
; 97.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.508      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 2.292      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.651 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.286      ;
; 97.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.246      ;
; 97.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.246      ;
; 97.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][8]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.197      ;
; 97.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.197      ;
; 97.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.197      ;
; 97.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.197      ;
; 97.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.197      ;
; 97.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.197      ;
; 97.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.197      ;
; 97.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.197      ;
; 97.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.197      ;
; 97.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.197      ;
; 97.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.197      ;
; 97.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.197      ;
; 97.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.197      ;
; 97.752 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.185      ;
; 97.752 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.185      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][10]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][11]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][9]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][5]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.905 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.031      ;
; 97.918 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.016      ;
; 97.918 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.016      ;
; 97.918 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.016      ;
; 97.918 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.016      ;
; 97.918 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.016      ;
; 97.918 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.016      ;
; 97.918 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.016      ;
; 97.925 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.014      ;
; 97.925 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][15]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.014      ;
; 97.925 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][7]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.014      ;
; 97.932 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][108]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.002      ;
; 97.932 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.002      ;
; 97.932 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.002      ;
; 97.932 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.002      ;
; 97.936 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.001      ;
; 97.936 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|delayed_unxcounter_is_zeroxx0                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.001      ;
; 97.936 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.001      ;
; 97.936 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.001      ;
; 97.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 1.998      ;
; 97.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[26]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 1.998      ;
; 97.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 1.998      ;
; 97.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 1.998      ;
; 97.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[29]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 1.998      ;
; 97.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 1.998      ;
; 97.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 1.998      ;
; 97.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[25]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 1.998      ;
; 97.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[24]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 1.998      ;
; 97.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[23]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 1.998      ;
; 97.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 1.998      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.127      ;
; 1.236 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.428      ; 1.821      ;
; 1.236 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.428      ; 1.821      ;
; 1.236 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.428      ; 1.821      ;
; 1.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.515      ;
; 1.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.515      ;
; 1.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.515      ;
; 1.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.515      ;
; 1.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.515      ;
; 1.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.515      ;
; 1.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.515      ;
; 1.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.515      ;
; 1.286 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.530      ;
; 1.286 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.530      ;
; 1.286 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.530      ;
; 1.286 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.530      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.527      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 1.571      ;
; 1.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.578      ;
; 1.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.578      ;
; 1.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.578      ;
; 1.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.578      ;
; 1.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.578      ;
; 1.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.578      ;
; 1.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.578      ;
; 1.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.578      ;
; 1.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.578      ;
; 1.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.578      ;
; 1.369 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.589      ;
; 1.369 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.589      ;
; 1.369 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.589      ;
; 1.369 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.589      ;
; 1.369 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.589      ;
; 1.369 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.589      ;
; 1.369 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.589      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.780      ;
; 1.551 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 1.803      ;
; 1.551 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[10]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 1.803      ;
; 1.551 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[9]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 1.803      ;
; 1.551 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[7]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 1.803      ;
; 1.551 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 1.803      ;
; 1.551 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 1.803      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.250      ;
; 1.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.250      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.448      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.448      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.448      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.448      ;
; 1.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.470      ;
; 1.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.470      ;
; 1.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.470      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.476      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.476      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.484      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.484      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.484      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.484      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.505      ;
; 1.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.509      ;
; 1.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.509      ;
; 1.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.509      ;
; 1.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.509      ;
; 1.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.509      ;
; 1.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.509      ;
; 1.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.509      ;
; 1.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.509      ;
; 1.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.509      ;
; 1.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.509      ;
; 1.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.509      ;
; 1.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.509      ;
; 1.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.522      ;
; 1.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.522      ;
; 1.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.522      ;
; 1.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.522      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.566      ;
; 1.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.534      ;
; 1.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.534      ;
; 1.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.534      ;
; 1.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.534      ;
; 1.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.534      ;
; 1.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.534      ;
; 1.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.534      ;
; 1.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.534      ;
; 1.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.534      ;
; 1.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.534      ;
; 1.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.534      ;
; 1.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.534      ;
; 1.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.534      ;
; 1.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.683      ;
; 1.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.683      ;
; 1.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.683      ;
; 1.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.683      ;
; 1.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.683      ;
; 1.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.683      ;
; 1.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.683      ;
; 1.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.683      ;
; 1.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.683      ;
; 1.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.683      ;
; 1.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.700      ;
; 1.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.700      ;
; 1.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.700      ;
; 1.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.700      ;
; 1.538 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.746      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.774      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.774      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.774      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.774      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.774      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.774      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.774      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.774      ;
; 1.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.777      ;
; 1.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.777      ;
; 1.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.777      ;
; 1.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.777      ;
; 1.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.777      ;
; 1.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.777      ;
; 1.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.777      ;
; 1.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.777      ;
; 1.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.777      ;
; 1.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.777      ;
; 1.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.777      ;
; 1.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.777      ;
; 1.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.777      ;
; 1.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.795      ;
; 1.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.795      ;
; 1.684 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.902      ;
; 1.684 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.902      ;
; 1.684 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.902      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|parity4                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|llreq                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.488      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.641      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.641      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.641      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.641      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.641      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.641      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.641      ;
; 1.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.646      ;
; 1.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.646      ;
; 1.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.646      ;
; 1.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.646      ;
; 1.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.646      ;
; 1.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.646      ;
; 1.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.646      ;
; 1.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.675      ;
; 1.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.675      ;
; 1.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.675      ;
; 1.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.675      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.473 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.695      ;
; 1.660 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.891      ;
; 1.660 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.891      ;
; 1.660 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_c9c:write_state|b_full                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|parity5                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.663 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.891      ;
; 1.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.953      ;
; 1.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.953      ;
; 1.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.953      ;
; 1.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.953      ;
; 1.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.953      ;
; 1.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_one                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.953      ;
; 1.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.953      ;
; 1.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.953      ;
; 1.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.953      ;
; 1.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.953      ;
; 1.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.953      ;
; 1.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.953      ;
; 1.734 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.966      ;
; 1.734 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.966      ;
; 1.734 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.966      ;
; 1.734 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.966      ;
; 1.734 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.966      ;
; 2.997 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 3.623      ;
; 2.997 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 3.623      ;
; 3.002 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 3.627      ;
; 3.002 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 3.627      ;
; 3.002 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 3.627      ;
; 3.002 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 3.627      ;
; 3.002 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 3.627      ;
; 3.002 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 3.627      ;
; 3.004 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 3.610      ;
; 3.004 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 3.610      ;
; 3.004 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 3.610      ;
; 3.004 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 3.610      ;
; 3.004 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 3.610      ;
; 3.004 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 3.610      ;
; 3.004 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 3.610      ;
; 3.004 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 3.610      ;
; 3.004 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 3.610      ;
; 3.020 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 3.619      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.101      ;
; 2.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.101      ;
; 2.475 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 3.086      ;
; 2.482 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 3.087      ;
; 2.482 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 3.087      ;
; 2.482 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.089      ;
; 2.482 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.089      ;
; 2.482 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.089      ;
; 2.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 3.087      ;
; 2.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 3.087      ;
; 2.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 3.087      ;
; 2.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 3.091      ;
; 2.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 3.091      ;
; 2.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 3.087      ;
; 2.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 3.091      ;
; 2.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 3.091      ;
; 2.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 3.091      ;
; 2.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 3.091      ;
; 2.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 3.087      ;
; 2.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 3.091      ;
; 2.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 3.087      ;
; 2.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 3.087      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 3.090      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 3.095      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 3.095      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 3.090      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 3.095      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 3.090      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 3.090      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 3.090      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 3.090      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 3.095      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 3.095      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 3.090      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 3.095      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 3.095      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 3.095      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 3.095      ;
; 2.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 3.090      ;
; 2.493 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.092      ;
; 2.493 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.092      ;
; 2.493 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.092      ;
; 2.493 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.092      ;
; 2.493 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.092      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 3.090      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.093      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.093      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.093      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.088      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 3.090      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 3.090      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 3.090      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.088      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.093      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.088      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.088      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 3.090      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.088      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.093      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.093      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.088      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.088      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 3.087      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 3.087      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.093      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 3.090      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.088      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.088      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.093      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.088      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.088      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.093      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.093      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.088      ;
; 2.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.093      ;
; 2.506 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 3.088      ;
; 2.506 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 3.088      ;
; 2.507 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.090      ;
; 2.507 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.090      ;
; 2.507 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.090      ;
; 2.507 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.090      ;
; 2.507 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.090      ;
; 2.507 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.090      ;
; 2.507 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 3.090      ;
; 2.507 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.084      ;
; 2.507 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.084      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.086      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.086      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 3.083      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.086      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.086      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.086      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.086      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.086      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.086      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.086      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.086      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.086      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 3.086      ;
; 2.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.082      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 109
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.358
Worst Case Available Settling Time: 31.660 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 63.07 MHz  ; 63.07 MHz       ; CLOCK_50                                   ;      ;
; 76.58 MHz  ; 76.58 MHz       ; altera_reserved_tck                        ;      ;
; 85.63 MHz  ; 85.63 MHz       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;      ;
; 191.13 MHz ; 191.13 MHz      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 4.145  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 8.322  ; 0.000         ;
; altera_reserved_tck                        ; 43.471 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 94.768 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.219 ; 0.000         ;
; CLOCK_50                                   ; 0.296 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.311 ; 0.000         ;
; altera_reserved_tck                        ; 0.312 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 14.713 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 15.078 ; 0.000         ;
; altera_reserved_tck                        ; 48.452 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 97.681 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.819 ; 0.000         ;
; altera_reserved_tck                        ; 0.934 ; 0.000         ;
; CLOCK_50                                   ; 1.133 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2.228 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.485  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.717  ; 0.000         ;
; altera_reserved_tck                        ; 49.441 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.743 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.145 ; LT24_buffer:lt24_buf|posX[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 16.036     ;
; 4.169 ; LT24_buffer:lt24_buf|posX[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 16.012     ;
; 4.243 ; LT24_buffer:lt24_buf|posX[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 15.938     ;
; 4.273 ; LT24_buffer:lt24_buf|posX[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 15.908     ;
; 4.342 ; LT24_buffer:lt24_buf|posX[5]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 15.839     ;
; 4.371 ; LT24_buffer:lt24_buf|posX[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 15.810     ;
; 4.447 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 15.734     ;
; 4.468 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 15.713     ;
; 4.547 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 15.634     ;
; 4.569 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 15.612     ;
; 4.667 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 15.514     ;
; 4.741 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 15.196     ;
; 4.817 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 15.120     ;
; 4.954 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.228      ; 15.269     ;
; 4.966 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 15.236     ;
; 4.977 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 14.960     ;
; 5.030 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.228      ; 15.193     ;
; 5.037 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 15.165     ;
; 5.137 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 15.065     ;
; 5.190 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.228      ; 15.033     ;
; 5.277 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 14.893     ;
; 5.293 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.645     ;
; 5.294 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.644     ;
; 5.294 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.644     ;
; 5.324 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 14.846     ;
; 5.369 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.569     ;
; 5.370 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.568     ;
; 5.370 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.568     ;
; 5.413 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.525     ;
; 5.414 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.524     ;
; 5.414 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.524     ;
; 5.419 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.770     ;
; 5.429 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 14.734     ;
; 5.430 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 14.772     ;
; 5.430 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 14.740     ;
; 5.466 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.723     ;
; 5.467 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.722     ;
; 5.477 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 14.725     ;
; 5.479 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 14.684     ;
; 5.487 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 14.688     ;
; 5.489 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.449     ;
; 5.490 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.448     ;
; 5.490 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.448     ;
; 5.491 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.690     ;
; 5.493 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 14.670     ;
; 5.505 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.676     ;
; 5.511 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 14.657     ;
; 5.514 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.675     ;
; 5.522 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.659     ;
; 5.528 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.653     ;
; 5.529 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.409     ;
; 5.530 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.408     ;
; 5.530 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.408     ;
; 5.532 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 14.655     ;
; 5.534 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 14.641     ;
; 5.538 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.643     ;
; 5.539 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.657     ;
; 5.540 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 14.632     ;
; 5.552 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.629     ;
; 5.557 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 14.606     ;
; 5.558 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 14.610     ;
; 5.559 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 14.612     ;
; 5.572 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.609     ;
; 5.572 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.617     ;
; 5.575 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.606     ;
; 5.579 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 14.608     ;
; 5.583 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 14.619     ;
; 5.586 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.595     ;
; 5.587 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.609     ;
; 5.587 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 14.585     ;
; 5.589 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.607     ;
; 5.593 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 14.575     ;
; 5.597 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 14.577     ;
; 5.603 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.593     ;
; 5.606 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 14.565     ;
; 5.611 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 14.563     ;
; 5.617 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 14.544     ;
; 5.620 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.569     ;
; 5.634 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 14.540     ;
; 5.637 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.559     ;
; 5.640 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 14.535     ;
; 5.643 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 14.525     ;
; 5.644 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.537     ;
; 5.645 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 14.558     ;
; 5.646 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 14.519     ;
; 5.647 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 14.527     ;
; 5.649 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.289     ;
; 5.650 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.531     ;
; 5.650 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.288     ;
; 5.650 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.288     ;
; 5.651 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.545     ;
; 5.657 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 14.511     ;
; 5.658 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.523     ;
; 5.661 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 14.513     ;
; 5.661 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 14.513     ;
; 5.664 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 14.504     ;
; 5.665 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 14.499     ;
; 5.667 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.529     ;
; 5.667 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 14.494     ;
; 5.670 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 14.496     ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 8.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 11.627     ;
; 8.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 11.627     ;
; 8.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.584     ;
; 8.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.584     ;
; 8.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 11.595     ;
; 8.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 11.595     ;
; 8.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 11.595     ;
; 8.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 11.595     ;
; 8.365 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 11.586     ;
; 8.365 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 11.586     ;
; 8.365 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 11.586     ;
; 8.365 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 11.586     ;
; 8.365 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 11.586     ;
; 8.365 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 11.586     ;
; 8.365 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 11.586     ;
; 8.365 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 11.586     ;
; 8.365 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 11.586     ;
; 8.365 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 11.586     ;
; 8.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 11.560     ;
; 8.384 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.552     ;
; 8.384 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.552     ;
; 8.384 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.552     ;
; 8.384 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.552     ;
; 8.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.543     ;
; 8.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.543     ;
; 8.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.543     ;
; 8.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.543     ;
; 8.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.543     ;
; 8.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.543     ;
; 8.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.543     ;
; 8.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.543     ;
; 8.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.543     ;
; 8.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.543     ;
; 8.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.543     ;
; 8.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.543     ;
; 8.400 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 11.552     ;
; 8.400 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 11.552     ;
; 8.400 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 11.552     ;
; 8.413 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 11.517     ;
; 8.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.511     ;
; 8.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.511     ;
; 8.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.511     ;
; 8.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.511     ;
; 8.430 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.509     ;
; 8.430 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.509     ;
; 8.430 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.509     ;
; 8.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.502     ;
; 8.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.502     ;
; 8.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.502     ;
; 8.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.502     ;
; 8.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.502     ;
; 8.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.502     ;
; 8.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.502     ;
; 8.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.502     ;
; 8.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.502     ;
; 8.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.502     ;
; 8.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.482     ;
; 8.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.482     ;
; 8.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 11.476     ;
; 8.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.468     ;
; 8.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.468     ;
; 8.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.468     ;
; 8.486 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.450     ;
; 8.486 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.450     ;
; 8.486 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.450     ;
; 8.486 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.450     ;
; 8.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 11.462     ;
; 8.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 11.462     ;
; 8.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 11.462     ;
; 8.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.441     ;
; 8.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.441     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.441     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.441     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.441     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.441     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.441     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.441     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.441     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.441     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.441     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.441     ;
; 8.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 11.415     ;
; 8.522 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.419     ;
; 8.522 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.419     ;
; 8.522 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.419     ;
; 8.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.409     ;
; 8.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.409     ;
; 8.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.409     ;
; 8.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.409     ;
; 8.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.407     ;
; 8.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.407     ;
; 8.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.407     ;
; 8.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.400     ;
; 8.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.400     ;
; 8.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.400     ;
; 8.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.400     ;
; 8.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.400     ;
; 8.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.400     ;
; 8.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.400     ;
; 8.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.400     ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 6.761      ;
; 44.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 6.150      ;
; 44.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.909      ;
; 44.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 5.881      ;
; 44.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.872      ;
; 44.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.815      ;
; 44.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.783      ;
; 44.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.741      ;
; 44.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.694      ;
; 44.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 5.514      ;
; 44.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.442      ;
; 44.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.309      ;
; 45.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 5.179      ;
; 45.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.185      ;
; 45.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.890      ;
; 45.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 4.881      ;
; 45.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.734      ;
; 45.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.491      ;
; 45.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 4.330      ;
; 45.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.308      ;
; 46.329 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.906      ;
; 46.991 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 3.237      ;
; 46.998 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.245      ;
; 47.177 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.069      ;
; 47.283 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.960      ;
; 47.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.920      ;
; 47.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.895      ;
; 47.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.486      ;
; 47.853 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.390      ;
; 47.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.360      ;
; 48.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.941      ;
; 48.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.923      ;
; 48.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.859      ;
; 48.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.814      ;
; 48.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.782      ;
; 48.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 1.724      ;
; 48.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.663      ;
; 48.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 1.455      ;
; 48.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.411      ;
; 48.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.335      ;
; 49.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 0.736      ;
; 94.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.492      ;
; 94.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.993      ;
; 94.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.993      ;
; 94.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.993      ;
; 94.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.993      ;
; 94.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.993      ;
; 94.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.993      ;
; 94.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.993      ;
; 94.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.961      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.932      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.931      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[36]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.879      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[37]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.879      ;
; 95.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.807      ;
; 95.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.802      ;
; 95.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.764      ;
; 95.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.764      ;
; 95.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.764      ;
; 95.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.764      ;
; 95.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.764      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.720      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.720      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.720      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.720      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.720      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.720      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.720      ;
; 95.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.728      ;
; 95.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.728      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 5.169      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 5.154      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.982      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 94.973 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.970      ;
; 95.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.864      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.701      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.689      ;
; 95.291 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.649      ;
; 95.291 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.649      ;
; 95.291 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.649      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.219 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.347      ; 0.735      ;
; 0.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.745      ;
; 0.246 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.756      ;
; 0.246 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.756      ;
; 0.251 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.761      ;
; 0.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.801      ;
; 0.293 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[31]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.806      ;
; 0.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.800      ;
; 0.296 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[3]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.802      ;
; 0.296 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.802      ;
; 0.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[27]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.810      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.811      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_active                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_active                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.302 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.811      ;
; 0.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.812      ;
; 0.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.813      ;
; 0.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.339      ; 0.812      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.811      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.816      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.816      ;
; 0.309 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.818      ;
; 0.310 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.819      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|ack_refresh_request                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|ack_refresh_request                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[1]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[0]                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[0]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[1]                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[1]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[2]                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[2]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_006:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_006:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|wr_address                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|wr_address                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[1]                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[1]                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controler_s1_cmd_width_adapter|count[0]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controler_s1_cmd_width_adapter|count[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controler_s1_cmd_width_adapter|use_reg                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controler_s1_cmd_width_adapter|use_reg                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][90]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][90]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controler_s1_cmd_width_adapter|address_reg[1]                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controler_s1_cmd_width_adapter|address_reg[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][19]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][19]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][87]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][87]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][57]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][57]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][66]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][66]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][48]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][48]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[0]                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[0]                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[2]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|EOP                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|EOP                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[0][108]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[1][108]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_active                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_active                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|MISO_reg                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|MISO_reg                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|SCLK_reg                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|SCLK_reg                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|ROE                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|ROE                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|RRDY                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|RRDY                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|transmitting                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|transmitting                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|edge_capture                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|edge_capture                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|irq_mask                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|irq_mask                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_rd                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_rd                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_ready                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_ready                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_error                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_error                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_rd                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_rd                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.810      ;
; 0.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[0]                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[1]                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][7]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][7]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][1]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][4]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][4]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][23]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][23]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][9]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][9]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][15]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][15]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][30]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][30]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][10]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][10]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][17]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][17]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[0]                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[1]                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][21]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][21]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][2]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][5]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][5]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][12]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][12]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][25]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][25]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][19]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][19]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][11]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][11]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][27]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][27]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][18]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][18]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][24]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][24]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][8]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][8]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][29]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][29]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][26]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][26]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][20]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][20]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][28]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][28]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[1]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem_used[0]                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem_used[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem_used[1]                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem_used[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[21]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[21]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[13]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[13]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[0]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[4]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[4]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[5]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[20]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[20]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[8]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[8]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[14]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[14]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[22]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[22]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[6]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[6]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[11]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[11]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[19]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[19]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[16]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[16]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[12]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[12]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[7]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[7]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[1]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[2]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[23]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[23]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[17]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[17]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[10]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[10]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[18]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[18]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[15]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[15]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[3]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[9]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[9]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.511      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.813      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.820      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.820      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.820      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][16]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][16]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][14]                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][14]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][107]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][107]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][9]                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][9]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][10]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][10]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][7]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][7]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][4]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][5]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][5]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][23]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[1][23]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[0]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][80]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][80]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|use_reg                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|use_reg                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|count[0]                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|count[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.331 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.529      ;
; 0.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.536      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[26]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.540      ;
; 0.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.545      ;
; 0.350 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.549      ;
; 0.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.554      ;
; 0.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.553      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.555      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.555      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.556      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.557      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.557      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.557      ;
; 0.464 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.663      ;
; 0.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.664      ;
; 0.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.665      ;
; 0.468 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.666      ;
; 0.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.672      ;
; 0.475 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.673      ;
; 0.476 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.674      ;
; 0.476 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.674      ;
; 0.482 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.682      ;
; 0.485 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.684      ;
; 0.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.695      ;
; 0.498 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.697      ;
; 0.501 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.700      ;
; 0.504 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.704      ;
; 0.508 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.730      ;
; 0.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.732      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.535      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[12]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.542      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.557      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[37]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[9]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[4]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[2]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.544      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.544      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.544      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.544      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.544      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[6]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 5.492      ;
; 14.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 5.492      ;
; 14.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 5.492      ;
; 14.732 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 5.476      ;
; 14.732 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 5.471      ;
; 14.732 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 5.469      ;
; 14.746 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 5.458      ;
; 14.746 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 5.458      ;
; 14.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 5.454      ;
; 14.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 5.454      ;
; 14.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 5.458      ;
; 14.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 5.458      ;
; 14.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 5.458      ;
; 14.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 5.458      ;
; 14.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 5.458      ;
; 14.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 5.445      ;
; 14.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 5.445      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.438      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.438      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.438      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.438      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.442      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 5.453      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.438      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.442      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 5.453      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 5.453      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.438      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.442      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.442      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 5.453      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.442      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 5.453      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.442      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.442      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.438      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.438      ;
; 14.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.442      ;
; 14.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 5.444      ;
; 14.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.434      ;
; 14.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 5.433      ;
; 14.771 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 5.445      ;
; 14.772 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 5.440      ;
; 14.772 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 5.440      ;
; 14.776 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[0][18]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 5.448      ;
; 14.776 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[0][11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 5.448      ;
; 14.776 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[0][3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 5.448      ;
; 14.776 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[0][5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 5.448      ;
; 14.777 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.429      ;
; 14.777 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][46]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.429      ;
; 14.777 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.429      ;
; 14.777 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][45]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.429      ;
; 14.777 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.429      ;
; 14.777 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.429      ;
; 14.777 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.429      ;
; 14.777 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|control_register[3]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 5.428      ;
; 14.777 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|control_register[2]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 5.428      ;
; 14.777 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|control_register[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 5.428      ;
; 14.778 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 5.423      ;
; 14.778 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 5.423      ;
; 14.778 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 5.423      ;
; 14.778 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.212      ; 5.429      ;
; 14.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 5.420      ;
; 14.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 5.422      ;
; 14.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.417      ;
; 14.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.417      ;
; 14.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.417      ;
; 14.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.417      ;
; 14.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.417      ;
; 14.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.417      ;
; 14.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.417      ;
; 14.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.417      ;
; 14.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.417      ;
; 14.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.417      ;
; 14.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.417      ;
; 14.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.417      ;
; 14.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.417      ;
; 14.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 5.433      ;
; 14.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 5.433      ;
; 14.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 5.433      ;
; 14.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 5.433      ;
; 14.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 5.433      ;
; 14.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 5.433      ;
; 14.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 5.433      ;
; 14.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 5.433      ;
; 14.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.232      ; 5.434      ;
; 14.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.232      ; 5.434      ;
; 14.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.232      ; 5.434      ;
; 14.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.232      ; 5.434      ;
; 14.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|control_register[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 5.436      ;
; 14.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|force_reload                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.232      ; 5.434      ;
; 14.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|control_register[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 5.436      ;
; 14.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|control_register[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 5.436      ;
; 14.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|control_register[2]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 5.436      ;
; 15.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.212      ; 5.154      ;
; 15.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.212      ; 5.154      ;
; 15.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:snake_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.212      ; 5.154      ;
; 15.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:snake_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.212      ; 5.154      ;
; 15.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:snake_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.212      ; 5.154      ;
; 15.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:snake_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.212      ; 5.154      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[26]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[26]                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[24]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[24]                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[12]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[10]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[10]                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[8]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[8]                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[26]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[10]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[8]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[24]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[12]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.844      ;
; 15.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.802      ;
; 15.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.802      ;
; 15.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.802      ;
; 15.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.802      ;
; 15.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.802      ;
; 15.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.802      ;
; 15.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.802      ;
; 15.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.802      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[10]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 4.786      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[11]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 4.786      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[19]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 4.786      ;
; 15.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.179      ; 4.855      ;
; 15.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.179      ; 4.855      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.054      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
; 15.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.610      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.780      ;
; 48.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.463      ;
; 48.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.463      ;
; 96.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.981      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.721      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.721      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.721      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.721      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.721      ;
; 97.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.714      ;
; 97.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.714      ;
; 97.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.714      ;
; 97.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.714      ;
; 97.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.714      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.676      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.676      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.676      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.676      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.669      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.669      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.669      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.669      ;
; 97.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.516      ;
; 97.781 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.147      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.094      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.094      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.094      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.094      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.968      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.968      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.968      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.968      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.968      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.968      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.968      ;
; 97.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.949      ;
; 97.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.949      ;
; 97.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.949      ;
; 97.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.949      ;
; 97.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.949      ;
; 97.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.949      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.925      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.925      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.925      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.925      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.925      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.925      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.925      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.925      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.925      ;
; 98.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.923      ;
; 98.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.923      ;
; 98.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.923      ;
; 98.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.923      ;
; 98.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.923      ;
; 98.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.923      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.894      ;
; 98.112 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.829      ;
; 98.112 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.829      ;
; 98.112 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.829      ;
; 98.112 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.829      ;
; 98.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.758      ;
; 98.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.758      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.732      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.732      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.732      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.732      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.732      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.732      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.732      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.732      ;
; 98.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.720      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 97.681 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 2.257      ;
; 97.681 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 2.257      ;
; 97.681 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 2.257      ;
; 97.681 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 2.257      ;
; 97.681 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 2.257      ;
; 97.681 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 2.257      ;
; 97.681 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 2.257      ;
; 97.681 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 2.257      ;
; 97.681 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 2.257      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.036      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.041      ;
; 97.934 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 2.007      ;
; 97.934 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 2.007      ;
; 97.971 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.974      ;
; 97.971 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.974      ;
; 97.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][8]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.966      ;
; 97.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.966      ;
; 97.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.966      ;
; 97.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.966      ;
; 97.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.966      ;
; 97.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.966      ;
; 97.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.966      ;
; 97.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.966      ;
; 97.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.966      ;
; 97.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.966      ;
; 97.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.966      ;
; 97.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.966      ;
; 97.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.966      ;
; 98.128 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.818      ;
; 98.128 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|delayed_unxcounter_is_zeroxx0                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.818      ;
; 98.128 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.818      ;
; 98.128 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.818      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][10]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][11]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][9]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][5]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.141 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.804      ;
; 98.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.794      ;
; 98.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.794      ;
; 98.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.794      ;
; 98.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.794      ;
; 98.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.794      ;
; 98.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.794      ;
; 98.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.794      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.048     ; 1.785      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][15]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.048     ; 1.785      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][7]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.048     ; 1.785      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[19]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.780      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[18]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.780      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[17]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.780      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[16]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.780      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[15]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.780      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[14]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.780      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[13]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.780      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[12]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.780      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[8]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.780      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[3]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.780      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[2]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.780      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.780      ;
; 98.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[0]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.780      ;
; 98.167 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][108]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.774      ;
; 98.167 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.774      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 0.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.017      ;
; 1.131 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.379      ; 1.654      ;
; 1.131 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.379      ; 1.654      ;
; 1.131 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.379      ; 1.654      ;
; 1.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.380      ;
; 1.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.380      ;
; 1.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.380      ;
; 1.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.380      ;
; 1.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.380      ;
; 1.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.380      ;
; 1.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.380      ;
; 1.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.380      ;
; 1.167 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.388      ;
; 1.167 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.388      ;
; 1.167 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.388      ;
; 1.167 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.388      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.392      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.431      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.431      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.431      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.431      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.431      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.431      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.431      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.431      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.431      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.431      ;
; 1.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.445      ;
; 1.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.445      ;
; 1.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.445      ;
; 1.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.445      ;
; 1.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.445      ;
; 1.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.445      ;
; 1.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 1.445      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.623      ;
; 1.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 1.644      ;
; 1.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[10]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 1.644      ;
; 1.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[9]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 1.644      ;
; 1.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[7]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 1.644      ;
; 1.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 1.644      ;
; 1.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 1.644      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.133      ;
; 0.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.133      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.316      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.316      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.316      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.316      ;
; 1.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.338      ;
; 1.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.338      ;
; 1.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.338      ;
; 1.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.341      ;
; 1.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.341      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.350      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.350      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.350      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.350      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.374      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.377      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.377      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.377      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.377      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.377      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.377      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.377      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.377      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.377      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.377      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.377      ;
; 1.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.377      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.382      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.382      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.382      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.382      ;
; 1.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.422      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.397      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.397      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.397      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.397      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.397      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.397      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.397      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.397      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.397      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.397      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.397      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.397      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.397      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.527      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.527      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.527      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.527      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.527      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.527      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.527      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.527      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.527      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.527      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.592      ;
; 1.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.608      ;
; 1.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.608      ;
; 1.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.608      ;
; 1.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.608      ;
; 1.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.608      ;
; 1.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.608      ;
; 1.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.608      ;
; 1.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.608      ;
; 1.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.608      ;
; 1.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.608      ;
; 1.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.608      ;
; 1.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.608      ;
; 1.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.608      ;
; 1.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.615      ;
; 1.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.615      ;
; 1.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.615      ;
; 1.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.615      ;
; 1.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.615      ;
; 1.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.615      ;
; 1.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.615      ;
; 1.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.615      ;
; 1.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.631      ;
; 1.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.631      ;
; 1.536 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.734      ;
; 1.536 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.734      ;
; 1.536 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.734      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|parity4                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|llreq                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.345      ;
; 1.292 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.499      ;
; 1.292 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.499      ;
; 1.292 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.499      ;
; 1.292 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.499      ;
; 1.292 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.499      ;
; 1.292 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.499      ;
; 1.292 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.499      ;
; 1.293 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.504      ;
; 1.293 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.504      ;
; 1.293 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.504      ;
; 1.293 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.504      ;
; 1.293 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.504      ;
; 1.293 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.504      ;
; 1.293 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.504      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.524      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.524      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.524      ;
; 1.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.524      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.540      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_c9c:write_state|b_full                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|parity5                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.725      ;
; 1.521 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.733      ;
; 1.521 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.733      ;
; 1.521 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.733      ;
; 1.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.776      ;
; 1.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.776      ;
; 1.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.776      ;
; 1.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.776      ;
; 1.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.776      ;
; 1.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_one                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.776      ;
; 1.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.776      ;
; 1.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.776      ;
; 1.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.776      ;
; 1.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.776      ;
; 1.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.776      ;
; 1.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.776      ;
; 1.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.795      ;
; 1.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.795      ;
; 1.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.795      ;
; 1.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.795      ;
; 1.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.795      ;
; 2.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 3.261      ;
; 2.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 3.261      ;
; 2.699 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 3.246      ;
; 2.699 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 3.246      ;
; 2.699 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 3.246      ;
; 2.699 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 3.246      ;
; 2.699 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 3.246      ;
; 2.699 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 3.246      ;
; 2.699 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 3.246      ;
; 2.699 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 3.246      ;
; 2.699 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 3.246      ;
; 2.700 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 3.265      ;
; 2.700 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 3.265      ;
; 2.700 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 3.265      ;
; 2.700 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 3.265      ;
; 2.700 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 3.265      ;
; 2.700 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 3.265      ;
; 2.719 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][89]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 3.260      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.228 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.794      ;
; 2.228 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.794      ;
; 2.233 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 2.781      ;
; 2.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.779      ;
; 2.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.779      ;
; 2.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.779      ;
; 2.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.779      ;
; 2.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.779      ;
; 2.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.779      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.784      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.784      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.784      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.784      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.784      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.784      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.784      ;
; 2.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.782      ;
; 2.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.782      ;
; 2.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.784      ;
; 2.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.784      ;
; 2.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.784      ;
; 2.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.783      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.785      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.790      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.790      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.785      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.787      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.790      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.785      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.785      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.785      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.787      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.785      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.787      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.790      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.790      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.787      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.787      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.785      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.790      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.790      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.790      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.790      ;
; 2.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.785      ;
; 2.260 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.782      ;
; 2.260 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.782      ;
; 2.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.782      ;
; 2.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.782      ;
; 2.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.782      ;
; 2.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.782      ;
; 2.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.782      ;
; 2.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.782      ;
; 2.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.782      ;
; 2.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.781      ;
; 2.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.781      ;
; 2.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.785      ;
; 2.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.785      ;
; 2.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.785      ;
; 2.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.785      ;
; 2.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.785      ;
; 2.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.785      ;
; 2.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.779      ;
; 2.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.779      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.788      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.788      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.788      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.784      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.784      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.788      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.784      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.784      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.784      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.788      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.788      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.784      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.784      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.788      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.784      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.784      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.788      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.784      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.784      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.788      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.788      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.784      ;
; 2.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.788      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.781      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.781      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 2.779      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.781      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.781      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.781      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.781      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.781      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.781      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.781      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.781      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.781      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.781      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.781      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 109
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.358
Worst Case Available Settling Time: 32.453 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 10.013 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 12.395 ; 0.000         ;
; altera_reserved_tck                        ; 45.958 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 96.666 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.095 ; 0.000         ;
; CLOCK_50                                   ; 0.136 ; 0.000         ;
; altera_reserved_tck                        ; 0.186 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.187 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 16.403 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 16.696 ; 0.000         ;
; altera_reserved_tck                        ; 49.257 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 98.461 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.500 ; 0.000         ;
; altera_reserved_tck                        ; 0.570 ; 0.000         ;
; CLOCK_50                                   ; 0.688 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 1.449 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.206  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.749  ; 0.000         ;
; altera_reserved_tck                        ; 49.293 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.782 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.013 ; LT24_buffer:lt24_buf|posX[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 10.096     ;
; 10.054 ; LT24_buffer:lt24_buf|posX[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 10.055     ;
; 10.078 ; LT24_buffer:lt24_buf|posX[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 10.031     ;
; 10.122 ; LT24_buffer:lt24_buf|posX[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.987      ;
; 10.149 ; LT24_buffer:lt24_buf|posX[5]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.960      ;
; 10.189 ; LT24_buffer:lt24_buf|posX[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.920      ;
; 10.219 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.890      ;
; 10.258 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.851      ;
; 10.287 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.822      ;
; 10.326 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.783      ;
; 10.392 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.717      ;
; 10.497 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 9.452      ;
; 10.531 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 9.418      ;
; 10.601 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 9.348      ;
; 10.643 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.135      ; 9.479      ;
; 10.659 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 9.466      ;
; 10.677 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.135      ; 9.445      ;
; 10.686 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 9.439      ;
; 10.714 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 9.383      ;
; 10.724 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 9.373      ;
; 10.747 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.135      ; 9.375      ;
; 10.755 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 9.370      ;
; 10.760 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 9.337      ;
; 10.771 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.338      ;
; 10.771 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 9.326      ;
; 10.775 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 9.346      ;
; 10.781 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.328      ;
; 10.785 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 9.336      ;
; 10.790 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 9.313      ;
; 10.817 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.292      ;
; 10.821 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 9.300      ;
; 10.828 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 9.278      ;
; 10.828 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.281      ;
; 10.832 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.118      ;
; 10.832 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 9.289      ;
; 10.833 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.117      ;
; 10.833 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.266      ;
; 10.833 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 9.270      ;
; 10.834 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.116      ;
; 10.836 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 9.270      ;
; 10.838 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 9.268      ;
; 10.843 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.256      ;
; 10.846 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 9.260      ;
; 10.851 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 9.270      ;
; 10.855 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 9.240      ;
; 10.861 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 9.260      ;
; 10.862 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 9.255      ;
; 10.863 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 9.241      ;
; 10.865 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 9.230      ;
; 10.866 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.084      ;
; 10.867 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.083      ;
; 10.868 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.082      ;
; 10.873 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 9.231      ;
; 10.874 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 9.232      ;
; 10.878 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.221      ;
; 10.878 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 9.247      ;
; 10.879 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.220      ;
; 10.882 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 9.224      ;
; 10.885 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 9.221      ;
; 10.888 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.211      ;
; 10.889 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 9.209      ;
; 10.890 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.209      ;
; 10.893 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 9.213      ;
; 10.897 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 9.224      ;
; 10.899 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.200      ;
; 10.899 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 9.199      ;
; 10.901 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 9.194      ;
; 10.904 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 9.199      ;
; 10.905 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 9.212      ;
; 10.908 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 9.213      ;
; 10.909 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 9.195      ;
; 10.909 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.190      ;
; 10.910 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.040      ;
; 10.910 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.040      ;
; 10.910 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.040      ;
; 10.912 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 9.183      ;
; 10.920 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 9.184      ;
; 10.921 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 9.204      ;
; 10.923 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.186      ;
; 10.924 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.175      ;
; 10.925 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 9.187      ;
; 10.930 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.096      ; 9.175      ;
; 10.933 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 9.176      ;
; 10.933 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 9.179      ;
; 10.935 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.164      ;
; 10.935 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 9.163      ;
; 10.936 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.014      ;
; 10.937 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.013      ;
; 10.938 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.012      ;
; 10.938 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 9.179      ;
; 10.944 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.006      ;
; 10.944 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.006      ;
; 10.944 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.006      ;
; 10.945 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.154      ;
; 10.946 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 9.152      ;
; 10.951 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 9.150      ;
; 10.956 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.143      ;
; 10.959 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 9.142      ;
; 10.960 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 9.150      ;
; 10.968 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 9.144      ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 12.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.555      ;
; 12.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.555      ;
; 12.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.554      ;
; 12.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.554      ;
; 12.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.554      ;
; 12.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.554      ;
; 12.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.547      ;
; 12.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.547      ;
; 12.405 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.546      ;
; 12.405 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.546      ;
; 12.405 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.546      ;
; 12.405 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.546      ;
; 12.419 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.534      ;
; 12.419 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.534      ;
; 12.419 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.534      ;
; 12.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.526      ;
; 12.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.526      ;
; 12.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.526      ;
; 12.431 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.521      ;
; 12.431 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.521      ;
; 12.431 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.521      ;
; 12.431 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.521      ;
; 12.431 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.521      ;
; 12.431 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.521      ;
; 12.431 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.521      ;
; 12.431 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.521      ;
; 12.431 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.521      ;
; 12.431 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.521      ;
; 12.439 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.513      ;
; 12.439 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.513      ;
; 12.439 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.513      ;
; 12.439 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.513      ;
; 12.439 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.513      ;
; 12.439 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.513      ;
; 12.439 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.513      ;
; 12.439 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.513      ;
; 12.439 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.513      ;
; 12.439 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.513      ;
; 12.496 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 7.459      ;
; 12.502 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.444      ;
; 12.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.436      ;
; 12.521 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.425      ;
; 12.534 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 7.425      ;
; 12.534 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 7.425      ;
; 12.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 7.424      ;
; 12.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 7.424      ;
; 12.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 7.424      ;
; 12.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 7.424      ;
; 12.548 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.398      ;
; 12.551 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.395      ;
; 12.552 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.138      ; 7.573      ;
; 12.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 7.405      ;
; 12.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 7.405      ;
; 12.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 7.405      ;
; 12.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 7.405      ;
; 12.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 7.405      ;
; 12.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 7.405      ;
; 12.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 7.405      ;
; 12.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 7.405      ;
; 12.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 7.405      ;
; 12.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 7.405      ;
; 12.558 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 7.404      ;
; 12.558 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 7.404      ;
; 12.558 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 7.404      ;
; 12.558 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.392      ;
; 12.558 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.392      ;
; 12.560 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 7.374      ;
; 12.560 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 7.374      ;
; 12.560 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 7.374      ;
; 12.560 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.391      ;
; 12.560 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.391      ;
; 12.560 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.391      ;
; 12.560 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.391      ;
; 12.560 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.138      ; 7.565      ;
; 12.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 7.366      ;
; 12.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 7.366      ;
; 12.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 7.366      ;
; 12.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.371      ;
; 12.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.371      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.370      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.370      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.370      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.370      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.371      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.371      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.371      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.371      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.371      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.371      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.371      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.371      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.371      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.371      ;
; 12.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.371      ;
; 12.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.371      ;
; 12.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.371      ;
; 12.590 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.360      ;
; 12.590 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.360      ;
; 12.603 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.350      ;
; 12.603 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.350      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 4.464      ;
; 46.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 4.005      ;
; 46.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.831      ;
; 46.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.816      ;
; 46.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.819      ;
; 46.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.763      ;
; 46.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.756      ;
; 46.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.670      ;
; 46.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.603      ;
; 46.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.578      ;
; 46.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.511      ;
; 46.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.461      ;
; 47.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.365      ;
; 47.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 3.347      ;
; 47.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.194      ;
; 47.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.134      ;
; 47.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.080      ;
; 47.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.917      ;
; 47.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.798      ;
; 47.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.784      ;
; 47.851 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.574      ;
; 48.326 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 2.096      ;
; 48.338 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.094      ;
; 48.446 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.990      ;
; 48.538 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.894      ;
; 48.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.873      ;
; 48.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.843      ;
; 48.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.543      ;
; 48.896 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.536      ;
; 48.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.514      ;
; 49.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.255      ;
; 49.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.208      ;
; 49.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.161      ;
; 49.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 1.139      ;
; 49.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.120      ;
; 49.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.115      ;
; 49.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 1.041      ;
; 49.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 0.916      ;
; 49.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.862      ;
; 49.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.823      ;
; 49.969 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.460      ;
; 96.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.683      ;
; 96.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.330      ;
; 96.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.330      ;
; 96.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.330      ;
; 96.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.330      ;
; 96.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.330      ;
; 96.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.330      ;
; 96.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.330      ;
; 96.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[36]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.285      ;
; 96.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[37]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.285      ;
; 96.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.229      ;
; 96.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.224      ;
; 96.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.184      ;
; 96.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.184      ;
; 96.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.184      ;
; 96.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.184      ;
; 96.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.184      ;
; 96.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.184      ;
; 96.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.184      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.171      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.168      ;
; 96.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.106      ;
; 96.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.106      ;
; 96.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.106      ;
; 96.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.106      ;
; 96.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.106      ;
; 96.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.106      ;
; 96.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.106      ;
; 96.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.105      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 3.282      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.271      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.169      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.158      ;
; 96.855 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 3.088      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.038      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 3.027      ;
; 96.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.986      ;
; 96.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.986      ;
; 96.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.986      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.095 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.424      ;
; 0.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.432      ;
; 0.113 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.436      ;
; 0.113 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.436      ;
; 0.118 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.441      ;
; 0.143 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[31]                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.470      ;
; 0.144 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[27]                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.471      ;
; 0.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[1]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.468      ;
; 0.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.476      ;
; 0.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[3]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.474      ;
; 0.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.474      ;
; 0.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.475      ;
; 0.154 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.476      ;
; 0.154 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.482      ;
; 0.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.158 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.163 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.165 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.487      ;
; 0.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[4]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.488      ;
; 0.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.490      ;
; 0.167 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[2]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.489      ;
; 0.168 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.172 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.173 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.497      ;
; 0.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.500      ;
; 0.176 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[23]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.497      ;
; 0.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.501      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.502      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_active                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_active                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[24]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.502      ;
; 0.182 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[22]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.503      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_rd                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_rd                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_rd                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_rd                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[3]                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[3]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|ack_refresh_request                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|ack_refresh_request                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_next.010000000                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_next.010000000                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000000001                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000000001                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|refresh_request                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|refresh_request                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|active_cs_n                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|active_cs_n                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_state.000                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_state.000                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[1]                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[1]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[2]                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[2]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[0]                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[0]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_active                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_active                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_read~reg0                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_read~reg0                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[1]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_next.000                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_next.000                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[0]                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[0]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.466      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.474      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.481      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.483      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.486      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.488      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.496      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][21]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][21]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][7]   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][7]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][1]   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][2]   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][4]   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][4]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][5]   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][5]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][23]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][23]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][12]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][12]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][9]   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][9]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][25]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][25]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][19]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][19]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][11]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][11]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][27]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][27]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][15]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][15]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][18]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][18]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][30]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][30]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][24]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][24]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][8]   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][8]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][29]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][29]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][10]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][10]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][26]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][26]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][20]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][20]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][28]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][28]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][17]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][17]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[1]                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[21]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[21]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[13]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[13]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[7]         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[7]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[0]         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[1]         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[2]         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[4]         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[4]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[5]         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[23]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[23]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[0]                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[1]                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[17]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[17]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[20]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[20]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[10]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[10]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[8]         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[8]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[14]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[14]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[22]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[22]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[6]         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[6]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[18]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[18]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[15]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[15]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[11]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[11]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[19]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[19]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[3]         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[9]         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[9]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[16]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[16]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[12]        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[12]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem_used[0]            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem_used[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem_used[1]            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem_used[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; LT24_buffer:lt24_buf|Counter_Reg[1]                                                                                                                               ; LT24_buffer:lt24_buf|Counter_Reg[1]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LT24_buffer:lt24_buf|Counter_Reg[0]                                                                                                                               ; LT24_buffer:lt24_buf|Counter_Reg[0]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem[1][7]              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem[1][7]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem[1][5]              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem[1][5]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][16]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][16]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][3]   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][3]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem[1][15]             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem[1][15]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][31]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][31]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][6]   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][6]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][22]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][22]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem[1][14]             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rdata_fifo|mem[1][14]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][14]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][14]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][9]                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][9]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][10]                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][10]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|address_reg[1]      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|address_reg[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.313      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[12]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.478      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.479      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.326      ;
; 0.198 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[37]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[9]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[4]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[6]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[2]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.318      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[26]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.318      ;
; 0.202 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.322      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.327      ;
; 0.211 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.330      ;
; 0.215 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.334      ;
; 0.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.336      ;
; 0.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.384      ;
; 0.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.384      ;
; 0.267 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.386      ;
; 0.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.387      ;
; 0.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.390      ;
; 0.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.399      ;
; 0.281 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.401      ;
; 0.287 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.408      ;
; 0.290 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.410      ;
; 0.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.416      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.436      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.436      ;
; 0.302 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.422      ;
; 0.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 3.734      ;
; 16.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 3.734      ;
; 16.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 3.734      ;
; 16.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 3.718      ;
; 16.417 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 3.724      ;
; 16.417 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 3.720      ;
; 16.424 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 3.713      ;
; 16.424 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 3.713      ;
; 16.434 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 3.714      ;
; 16.434 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 3.714      ;
; 16.434 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 3.714      ;
; 16.434 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 3.714      ;
; 16.434 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 3.714      ;
; 16.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 3.703      ;
; 16.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 3.711      ;
; 16.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 3.703      ;
; 16.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 3.711      ;
; 16.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 3.711      ;
; 16.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 3.703      ;
; 16.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 3.703      ;
; 16.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 3.711      ;
; 16.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 3.703      ;
; 16.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 3.711      ;
; 16.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 3.703      ;
; 16.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 3.703      ;
; 16.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 3.703      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.700      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.700      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.160      ; 3.711      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.160      ; 3.711      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.700      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.700      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 3.705      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.700      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.700      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.700      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 3.705      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.700      ;
; 16.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 3.698      ;
; 16.438 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 3.705      ;
; 16.439 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.697      ;
; 16.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 3.707      ;
; 16.443 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[0][18]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 3.709      ;
; 16.443 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[0][11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 3.709      ;
; 16.443 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[0][3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 3.709      ;
; 16.443 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_avs_s0_agent_rdata_fifo|mem[0][5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 3.709      ;
; 16.443 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 3.701      ;
; 16.443 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 3.701      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.696      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][46]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.696      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.696      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][45]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.696      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 3.690      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.696      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.696      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.696      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|control_register[3]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 3.694      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 3.690      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|control_register[2]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 3.694      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|control_register[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 3.694      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 3.690      ;
; 16.444 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.696      ;
; 16.449 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 3.689      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.686      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.686      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.686      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.686      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.686      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.686      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.690      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.686      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.686      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.686      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.686      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.686      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.686      ;
; 16.450 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 3.686      ;
; 16.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|control_register[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 3.701      ;
; 16.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|control_register[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 3.701      ;
; 16.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|control_register[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 3.701      ;
; 16.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|control_register[2]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 3.701      ;
; 16.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 3.698      ;
; 16.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 3.699      ;
; 16.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 3.699      ;
; 16.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 3.699      ;
; 16.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 3.699      ;
; 16.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|force_reload                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 3.699      ;
; 16.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 3.698      ;
; 16.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 3.698      ;
; 16.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 3.698      ;
; 16.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 3.698      ;
; 16.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 3.698      ;
; 16.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 3.698      ;
; 16.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 3.698      ;
; 16.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.332      ; 3.696      ;
; 16.629 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|internal_counter[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 3.514      ;
; 16.629 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|internal_counter[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 3.514      ;
; 16.629 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|internal_counter[2]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 3.514      ;
; 16.629 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|internal_counter[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 3.514      ;
; 16.629 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|internal_counter[4]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 3.514      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[26]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[26]                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[24]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[24]                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[12]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[10]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[10]                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data[8]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[8]                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[26]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[10]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[8]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[24]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.696 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_inst_result[12]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.240      ;
; 16.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 3.213      ;
; 16.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 3.213      ;
; 16.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 3.213      ;
; 16.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 3.213      ;
; 16.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 3.213      ;
; 16.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 3.213      ;
; 16.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 3.213      ;
; 16.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 3.213      ;
; 16.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[10]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 3.202      ;
; 16.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[11]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 3.202      ;
; 16.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[19]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 3.202      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.083      ;
; 16.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.081      ;
; 16.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.081      ;
; 16.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.081      ;
; 16.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.081      ;
; 16.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.081      ;
; 16.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.081      ;
; 16.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.081      ;
; 16.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.081      ;
; 16.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.081      ;
; 16.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.046      ; 3.081      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.165      ;
; 49.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 0.929      ;
; 49.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 0.929      ;
; 97.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.960      ;
; 98.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.800      ;
; 98.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.800      ;
; 98.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.800      ;
; 98.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.800      ;
; 98.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.800      ;
; 98.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.786      ;
; 98.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.786      ;
; 98.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.786      ;
; 98.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.786      ;
; 98.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.786      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.772      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.772      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.772      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.772      ;
; 98.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.758      ;
; 98.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.758      ;
; 98.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.758      ;
; 98.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.758      ;
; 98.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.578      ;
; 98.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.412      ;
; 98.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.382      ;
; 98.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.382      ;
; 98.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.382      ;
; 98.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.382      ;
; 98.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.291      ;
; 98.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.291      ;
; 98.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.291      ;
; 98.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.291      ;
; 98.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.291      ;
; 98.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.291      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.284      ;
; 98.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.274      ;
; 98.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.274      ;
; 98.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.274      ;
; 98.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.274      ;
; 98.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.274      ;
; 98.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.274      ;
; 98.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.262      ;
; 98.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.262      ;
; 98.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.262      ;
; 98.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.262      ;
; 98.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.262      ;
; 98.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.262      ;
; 98.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.262      ;
; 98.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.262      ;
; 98.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.262      ;
; 98.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.255      ;
; 98.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.255      ;
; 98.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.255      ;
; 98.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.255      ;
; 98.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.255      ;
; 98.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.255      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.252      ;
; 98.775 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.177      ;
; 98.775 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.177      ;
; 98.775 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.177      ;
; 98.775 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.177      ;
; 98.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.127      ;
; 98.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.127      ;
; 98.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.127      ;
; 98.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.127      ;
; 98.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.127      ;
; 98.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.127      ;
; 98.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.127      ;
; 98.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.127      ;
; 98.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.141      ;
; 98.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.141      ;
; 98.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.112      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 98.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.490      ;
; 98.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.490      ;
; 98.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.490      ;
; 98.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.490      ;
; 98.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.490      ;
; 98.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.490      ;
; 98.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.490      ;
; 98.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.490      ;
; 98.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.490      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.350      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 1.344      ;
; 98.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.319      ;
; 98.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.319      ;
; 98.673 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 1.285      ;
; 98.673 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 1.285      ;
; 98.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][8]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.280      ;
; 98.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.280      ;
; 98.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.280      ;
; 98.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.280      ;
; 98.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.280      ;
; 98.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.280      ;
; 98.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.280      ;
; 98.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.280      ;
; 98.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.280      ;
; 98.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.280      ;
; 98.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.280      ;
; 98.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.280      ;
; 98.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.280      ;
; 98.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.192      ;
; 98.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|delayed_unxcounter_is_zeroxx0                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.192      ;
; 98.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.192      ;
; 98.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.192      ;
; 98.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[19]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.171      ;
; 98.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[18]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.171      ;
; 98.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[17]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.171      ;
; 98.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[16]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.171      ;
; 98.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[15]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.171      ;
; 98.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[14]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.171      ;
; 98.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[13]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.171      ;
; 98.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[12]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.171      ;
; 98.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[8]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.171      ;
; 98.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[3]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.171      ;
; 98.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[2]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.171      ;
; 98.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.171      ;
; 98.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[0]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][10]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][11]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][9]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][5]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 1.171      ;
; 98.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.170      ;
; 98.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][15]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.170      ;
; 98.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][7]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.027     ; 1.170      ;
; 98.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 1.164      ;
; 98.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 1.164      ;
; 98.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 1.164      ;
; 98.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 1.164      ;
; 98.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 1.164      ;
; 98.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 1.164      ;
; 98.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.033     ; 1.164      ;
; 98.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][108]                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.164      ;
; 98.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 1.164      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.619      ;
; 0.664 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.234      ; 0.982      ;
; 0.664 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.234      ; 0.982      ;
; 0.664 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.234      ; 0.982      ;
; 0.693 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.830      ;
; 0.693 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.830      ;
; 0.693 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.830      ;
; 0.693 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.830      ;
; 0.693 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.830      ;
; 0.693 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.830      ;
; 0.693 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.830      ;
; 0.693 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.830      ;
; 0.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.834      ;
; 0.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.834      ;
; 0.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.834      ;
; 0.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.834      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.827      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.862      ;
; 0.721 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.863      ;
; 0.721 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.863      ;
; 0.721 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.863      ;
; 0.721 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.863      ;
; 0.721 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.863      ;
; 0.721 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.863      ;
; 0.721 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.863      ;
; 0.721 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.863      ;
; 0.721 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.863      ;
; 0.721 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.863      ;
; 0.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.846      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 0.972      ;
; 0.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.973      ;
; 0.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.973      ;
; 0.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.973      ;
; 0.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.973      ;
; 0.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.973      ;
; 0.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.973      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.689      ;
; 0.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.689      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.794      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.794      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.794      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.794      ;
; 0.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.817      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.817      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.817      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.817      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.817      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.817      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.817      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.817      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.817      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.817      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.817      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.817      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.818      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.818      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.828      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.828      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.828      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.828      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.834      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.861      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.844      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.844      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.844      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.844      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.939      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.939      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.939      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.939      ;
; 0.865 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.976      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.982      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.982      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.982      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.982      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.982      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.982      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.982      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.982      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.980      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.980      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.980      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.980      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.980      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.980      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.980      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.980      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.980      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.980      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.980      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.980      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.980      ;
; 0.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.998      ;
; 0.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.998      ;
; 0.916 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.035      ;
; 0.916 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.035      ;
; 0.916 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.035      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|parity4                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|llreq                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.818      ;
; 0.778 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.907      ;
; 0.778 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.907      ;
; 0.778 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.907      ;
; 0.778 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.907      ;
; 0.778 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.907      ;
; 0.778 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.907      ;
; 0.778 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.907      ;
; 0.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.917      ;
; 0.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.917      ;
; 0.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.917      ;
; 0.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.917      ;
; 0.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.917      ;
; 0.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.917      ;
; 0.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.917      ;
; 0.808 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.932      ;
; 0.808 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.932      ;
; 0.808 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.932      ;
; 0.808 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.932      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.941      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_c9c:write_state|b_full                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|parity5                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.042      ;
; 0.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.046      ;
; 0.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.046      ;
; 0.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.046      ;
; 0.947 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.081      ;
; 0.947 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.081      ;
; 0.947 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.081      ;
; 0.947 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.081      ;
; 0.947 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.081      ;
; 0.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.083      ;
; 0.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.083      ;
; 0.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.083      ;
; 0.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.083      ;
; 0.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.083      ;
; 0.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_one                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.083      ;
; 0.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.083      ;
; 0.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.083      ;
; 0.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.083      ;
; 0.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.083      ;
; 0.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.083      ;
; 0.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.083      ;
; 1.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 2.148      ;
; 1.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 2.148      ;
; 1.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 2.148      ;
; 1.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 2.148      ;
; 1.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 2.148      ;
; 1.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 2.148      ;
; 1.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 2.148      ;
; 1.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 2.148      ;
; 1.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 2.148      ;
; 1.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.254      ; 2.157      ;
; 1.819 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.254      ; 2.157      ;
; 1.821 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 2.158      ;
; 1.821 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 2.158      ;
; 1.821 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 2.158      ;
; 1.821 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 2.158      ;
; 1.821 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 2.158      ;
; 1.821 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 2.158      ;
; 1.827 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 2.152      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.449 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.779      ;
; 1.451 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.787      ;
; 1.451 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.787      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.776      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.776      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.775      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.775      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.775      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.779      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.779      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.775      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.779      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.779      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.779      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.779      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.775      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.779      ;
; 1.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.775      ;
; 1.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.779      ;
; 1.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.779      ;
; 1.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.779      ;
; 1.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 1.778      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.784      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.784      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.781      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.784      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.781      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.781      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.784      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.784      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.781      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.781      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.784      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.784      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.784      ;
; 1.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.784      ;
; 1.462 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.780      ;
; 1.462 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.780      ;
; 1.462 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.780      ;
; 1.462 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.780      ;
; 1.462 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.780      ;
; 1.462 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.780      ;
; 1.462 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.780      ;
; 1.462 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.780      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.778      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.782      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.782      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.782      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.778      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.782      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.782      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.782      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.778      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.782      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.778      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.778      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.782      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.778      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.782      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.782      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.778      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.782      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.777      ;
; 1.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.777      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.781      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.779      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.781      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.781      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.781      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.779      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.779      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.779      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.781      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.779      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.779      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.779      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.778      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.778      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.781      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.779      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.779      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.779      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.779      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.779      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.776      ;
; 1.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.776      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.779      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.779      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 1.776      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.779      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.779      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.779      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.779      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.779      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.779      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.779      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.779      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.779      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.779      ;
; 1.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.775      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 109
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.358
Worst Case Available Settling Time: 35.138 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; 2.280  ; 0.095 ; 14.076   ; 0.500   ; 9.206               ;
;  CLOCK_50                                   ; 2.280  ; 0.136 ; 14.076   ; 0.688   ; 9.206               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 7.100  ; 0.095 ; 14.466   ; 1.449   ; 9.695               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 94.245 ; 0.187 ; 97.423   ; 0.500   ; 49.743              ;
;  altera_reserved_tck                        ; 42.656 ; 0.186 ; 48.194   ; 0.570   ; 49.293              ;
; Design-wide TNS                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_PENIRQ_N   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_BUSY       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_DOUT       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00498 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00498 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+--------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 6237         ; 0          ; 68       ; 2        ;
; CLOCK_50                                   ; altera_reserved_tck                        ; false path   ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path   ; 0          ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; > 2147483647 ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 1074         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 279          ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 808896       ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 28           ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 39           ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3622         ; 0          ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+--------------------------------------------+--------------------------------------------+--------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 6237         ; 0          ; 68       ; 2        ;
; CLOCK_50                                   ; altera_reserved_tck                        ; false path   ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path   ; 0          ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; > 2147483647 ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 1074         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 279          ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 808896       ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 28           ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 39           ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3622         ; 0          ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 183        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 1678       ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2863       ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 277        ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 183        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 1678       ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2863       ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 277        ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 29    ; 29   ;
; Unconstrained Input Port Paths  ; 710   ; 710  ;
; Unconstrained Output Ports      ; 70    ; 70   ;
; Unconstrained Output Port Paths ; 500   ; 500  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                                                                                        ; Clock                                           ; Type      ; Status        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------+---------------+
; CLOCK_50                                                                                                                                                                                                                                      ; CLOCK_50                                        ; Base      ; Constrained   ;
; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ;                                                 ; Base      ; Unconstrained ;
; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk                                                                                                                                               ;                                                 ; Base      ; Unconstrained ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]      ; Generated ; Constrained   ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]      ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                                                                                                                                                           ; altera_reserved_tck                             ; Base      ; Constrained   ;
; lol|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                               ; lol|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[10]          ; Partially constrained                                                                ;
; G_SENSOR_INT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; Partially constrained                                                                ;
; LT24_ADC_BUSY       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DOUT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_PENIRQ_N   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RESET_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RS             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_WR_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[10]          ; Partially constrained                                                                ;
; G_SENSOR_INT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; Partially constrained                                                                ;
; LT24_ADC_BUSY       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DOUT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_PENIRQ_N   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RESET_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RS             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_WR_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sun Apr 24 15:30:40 2016
Info: Command: quartus_sta DE0_Nano -c DE0_Nano
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 248 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_v2j1
        Info (332166): set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc'
Info (332104): Reading SDC File: 'DE0_Nano.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]} {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]} {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]}
    Info (332110): create_generated_clock -source {lol|altpll_component|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {lol|altpll_component|auto_generated|pll1|clk[0]} {lol|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0|avs_s0_readdata_reg[30] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|cells[5][6] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.280               0.000 CLOCK_50 
    Info (332119):     7.100               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    42.656               0.000 altera_reserved_tck 
    Info (332119):    94.245               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.216               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.296               0.000 CLOCK_50 
    Info (332119):     0.356               0.000 altera_reserved_tck 
    Info (332119):     0.357               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case recovery slack is 14.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.076               0.000 CLOCK_50 
    Info (332119):    14.466               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    48.194               0.000 altera_reserved_tck 
    Info (332119):    97.423               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.907               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     1.031               0.000 altera_reserved_tck 
    Info (332119):     1.254               0.000 CLOCK_50 
    Info (332119):     2.474               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.485               0.000 CLOCK_50 
    Info (332119):     9.695               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.492               0.000 altera_reserved_tck 
    Info (332119):    49.747               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 109 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 109
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.358
    Info (332114): Worst Case Available Settling Time: 31.660 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0|avs_s0_readdata_reg[30] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|cells[5][6] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.145               0.000 CLOCK_50 
    Info (332119):     8.322               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    43.471               0.000 altera_reserved_tck 
    Info (332119):    94.768               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.219               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.296               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.312               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.713               0.000 CLOCK_50 
    Info (332119):    15.078               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    48.452               0.000 altera_reserved_tck 
    Info (332119):    97.681               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.819               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.934               0.000 altera_reserved_tck 
    Info (332119):     1.133               0.000 CLOCK_50 
    Info (332119):     2.228               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.485               0.000 CLOCK_50 
    Info (332119):     9.717               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.441               0.000 altera_reserved_tck 
    Info (332119):    49.743               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 109 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 109
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.358
    Info (332114): Worst Case Available Settling Time: 32.453 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0|avs_s0_readdata_reg[30] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|cells[5][6] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 10.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.013               0.000 CLOCK_50 
    Info (332119):    12.395               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    45.958               0.000 altera_reserved_tck 
    Info (332119):    96.666               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.095
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.095               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.136               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.187               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case recovery slack is 16.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.403               0.000 CLOCK_50 
    Info (332119):    16.696               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.257               0.000 altera_reserved_tck 
    Info (332119):    98.461               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.500               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.570               0.000 altera_reserved_tck 
    Info (332119):     0.688               0.000 CLOCK_50 
    Info (332119):     1.449               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.206               0.000 CLOCK_50 
    Info (332119):     9.749               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.293               0.000 altera_reserved_tck 
    Info (332119):    49.782               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 109 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 109
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.358
    Info (332114): Worst Case Available Settling Time: 35.138 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1228 megabytes
    Info: Processing ended: Sun Apr 24 15:30:49 2016
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:11


