
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
Options:	-stylus 
Date:		Fri Aug  1 12:45:12 2025
Host:		coe-ece-taco (x86_64 w/Linux 4.18.0-553.58.1.el8_10.x86_64) (56cores*112cpus*Intel(R) Xeon(R) w9-3495X 107520KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[12:45:12.445305] Configured Lic search path (21.01-s002): 5280@renoir.engr.ucdavis.edu

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN.

Change the soft stacksize limit to 0.2%RAM (255 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

@innovus 1> source _1_init.tcl 
#@ Begin verbose source (pre): source _1_init.tcl 
@@file 1: set_db init_power_nets VDD
@@file 2: set_db init_ground_nets VSS
@@file 3: read_mmmc top.mmmc
#@ Begin verbose source top.mmmc (pre)
@file 1: # Version:1.0 MMMC View Definition File
@file 2: # Do Not Remove Above Line
@file 3:
@file 4: # Library sets
@@file 5: create_library_set -name nangate_libset_fast \
   -timing \
    [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_fast_ccs.lib]
@file 8:
@@file 9: create_library_set -name nangate_libset_typical \
   -timing \
    [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_typical_ccs.lib]
@file 12:
@@file 13: create_library_set -name nangate_libset_worst \
   -timing \
    [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_worst_low_ccs.lib]
@file 16:
@file 17: # Timing conditions
@@file 18: create_timing_condition -name nangate_tc_fast \
   -library_sets [list nangate_libset_fast]
@file 20:
@@file 21: create_timing_condition -name nangate_tc_typical \
   -library_sets [list nangate_libset_typical]
@file 23:
@@file 24: create_timing_condition -name nangate_tc_worst \
   -library_sets [list nangate_libset_worst]
@file 26:
@file 27: # RC corner
@@file 28: create_rc_corner -name nangate_rc_typical \
   -pre_route_res 1 \
   -post_route_res 1 \
   -pre_route_cap 1 \
   -post_route_cap 1 \
   -post_route_cross_cap 1 \
   -pre_route_clock_res 0 \
   -pre_route_clock_cap 0
@file 36:
@file 37: # Delay corners
@@file 38: create_delay_corner -name nangate_delay_corner_fast \
   -timing_condition nangate_tc_fast \
   -rc_corner nangate_rc_typical
@file 41:
@@file 42: create_delay_corner -name nangate_delay_corner_typical \
   -timing_condition nangate_tc_typical \
   -rc_corner nangate_rc_typical
@file 45:
@@file 46: create_delay_corner -name nangate_delay_corner_worst \
   -timing_condition nangate_tc_worst \
   -rc_corner nangate_rc_typical
@file 49:
@file 50: # Constraint mode
@@file 51: create_constraint_mode -name nangate_constraint_mode \
   -sdc_files [list top.sdc]
@file 53:
@file 54: # Analysis views
@@file 55: create_analysis_view -name nangate_view_setup \
   -constraint_mode nangate_constraint_mode \
   -delay_corner nangate_delay_corner_worst
@file 58:
@@file 59: create_analysis_view -name nangate_view_hold \
   -constraint_mode nangate_constraint_mode \
   -delay_corner nangate_delay_corner_fast
@file 62:
@file 63: # Set analysis views
@@file 64: set_analysis_view -setup [list nangate_view_setup] -hold [list nangate_view_hold]
@file 65:
#@ End verbose source top.mmmc
Reading nangate_libset_worst timing library '/home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading nangate_libset_fast timing library '/home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
@@file 4: read_physical -lef ../lef/NangateOpenCellLibrary.lef

Loading LEF file ../lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

##  Check design process and node:  
##  Both design process and tech node are not set.

@@file 5: read_netlist top.vg
#% Begin Load netlist data ... (date=08/01 12:45:44, mem=1028.0M)
*** Begin netlist parsing (mem=1117.3M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'top.vg'

*** Memory Usage v#1 (Current mem = 1121.305M, initial mem = 503.000M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1121.3M) ***
#% End Load netlist data ... (date=08/01 12:45:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1039.6M, current mem=1039.6M)
Top level cell is top.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 4640 stdCell insts.

*** Memory Usage v#1 (Current mem = 1176.719M, initial mem = 503.000M) ***
@@file 6: init_design
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: nangate_view_setup
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: nangate_view_hold
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'top.sdc' ...
Current (total cpu=0:00:16.0, real=0:00:33.0, peak res=1344.2M, current mem=1344.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File top.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File top.sdc, Line 76).

INFO (CTE): Reading of timing constraints file top.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 9 of File top.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1364.4M, current mem=1364.4M)
Current (total cpu=0:00:16.1, real=0:00:33.0, peak res=1364.4M, current mem=1364.4M)
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
@@file 7: set_io_flow_flag 0
@@file 8: create_floorplan -site FreePDK45_38x28_10R_NP_162NW_34O -core_density_size 0.998244226723 0.699994 10.0 10.0 10.0 10.0
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :10.07
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.08
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :10.07
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.08
Adjusting core size to PlacementGrid : width :117.04 height : 116.2
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
@@file 9: set_db finish_floorplan_active_objs {core macro}
@@file 10: set_db finish_floorplan_drc_region_objs {macro macro_halo hard_blockage min_gap core_spacing}
@@file 11: set_db finish_floorplan_add_blockage_direction xy
@@file 12: set_db finish_floorplan_override false
@@file 13: finish_floorplan -auto_halo
Start automatic macro halo creation ...
Done automatic macro halo creation.
*** Done finish_floorplan, (cpu = 0:00:00.0, mem = 1496.3M, mem_delta = 0.0M) ***
@@file 14: check_floorplan -place -power_domain -feed_through -partition_clone -report_density -multi_layer_pin -partition_in_partition -bus_guide -out_file top.checkFPlan
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
Checking multi-layer pins......
Checking alignment of partition and clones......
Calling CheckPlace .....
Estimated cell power/ground rail width = 0.175 um
Begin checking placement ... (start mem=1496.3M, init mem=1624.6M)
*info: Placed = 0             
*info: Unplaced = 4640        
Placement Density:69.93%(9511/13600)
Placement Density (including fixed std cells):69.93%(9511/13600)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1624.6M)
Calling VerifyPowerDomain .....

Reporting Utilizations.....

Core utilization  = 69.934283
Effective Utilizations
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 35756 sites (9511 um^2) / alloc_area 51128 sites (13600 um^2).
Pin Density = 0.3646.
            = total # of pins 18642 / total area 51128.
Check bus guide ......

Checking Partition Overlapping relations .....
*** Message Summary: 0 warning(s), 0 error(s)

@@file 15: check_timing_library_consistency
Checking the Library binding for instance in active view 'nangate_view_setup'
Pass. All instances have library definition in view 'nangate_view_setup'
Checking the Library binding for instance in active view 'nangate_view_hold'
Pass. All instances have library definition in view 'nangate_view_hold'
@@file 16: set_db design_process_node 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
@file 17:
#@ End verbose source: _1_init.tcl
1 45
@innovus 2> source _2_power.tcl 

#@ Begin verbose source (pre): source _2_power.tcl 
@@file 1: delete_global_net_connections
@@file 2: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name * -hinst {}
@@file 3: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name * -hinst {}
@@file 4: connect_global_net VSS -type tie_lo -pin_base_name VSS -inst_base_name * -hinst {}
@@file 5: connect_global_net VDD -type tie_hi -pin_base_name VDD -inst_base_name * -hinst {}
@@file 6: set_db add_rings_target default ;
The ring targets are set to core/block ring wires.
@@file 6: set_db add_rings_extend_over_row 0 ;
add_rings command will disallow rings to go over rows.
@@file 6: set_db add_rings_ignore_rows 0 ;
add_rings command will consider rows while creating rings.
@@file 6: set_db add_rings_avoid_short 0 ;
add_rings command will ignore shorts while creating rings.
@@file 6: set_db add_rings_skip_shared_inner_ring none ;
@@file 6: set_db add_rings_stacked_via_top_layer metal10 ;
@@file 6: set_db add_rings_stacked_via_bottom_layer metal1 ;
@@file 6: set_db add_rings_via_using_exact_crossover_size 1 ;
@@file 6: set_db add_rings_orthogonal_only true ;
@@file 6: set_db add_rings_skip_via_on_pin {  standardcell } ;
@@file 6: set_db add_rings_skip_via_on_wire_shape {  noshape }
@@file 7: add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
#% Begin add_rings (date=08/01 12:45:57, mem=1406.5M)


viaInitial starts at Fri Aug  1 12:45:57 2025
viaInitial ends at Fri Aug  1 12:45:57 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1626.8M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=08/01 12:45:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1410.0M, current mem=1410.0M)
@@file 8: set_db add_stripes_ignore_drc 1
add_stripes will ignore design rule checking when generating stripes.
@@file 9: set_db generate_special_via_ignore_drc 1
Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
@@file 10: add_stripes -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 5 -start_from left -start_offset 11.5 -stop_offset 11.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit metal10 -pad_core_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid none
#% Begin add_stripes (date=08/01 12:45:57, mem=1410.0M)

Initialize fgc environment(mem: 1626.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1626.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1626.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1626.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1626.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
add_stripes created 10 wires.
ViaGen created 20 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |       20       |        0       |
| metal10|       10       |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=08/01 12:45:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1411.0M, current mem=1411.0M)
@file 11:
#@ End verbose source: _2_power.tcl
@innovus 3> gui_select -point {0.01050 0.00750}
@innovus 4> report_area 
    Hinst Name       Module Name          Inst Count           Total Area
----------------------------------------------------------------------
top                                             4640             9511.096
@innovus 5> source _3_Sroute.tcl 
#@ Begin verbose source (pre): source _3_Sroute.tcl 
@@file 1: set_db route_special_via_connect_to_shape { stripe }
@@file 2: route_special -connect {core_pin} -layer_change_range { metal1(1) metal10(10) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { metal1(1) metal10(10) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { metal1(1) metal10(10) } 
#% Begin route_special (date=08/01 12:47:11, mem=1616.8M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Aug  1 12:47:11 2025 ***
SPECIAL ROUTE ran on directory: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_16
SPECIAL ROUTE ran on machine: coe-ece-taco (Linux 4.18.0-553.58.1.el8_10.x86_64 Xeon 1.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3792.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 34 used
Read in 34 components
  34 core components: 34 unplaced, 0 placed, 0 fixed
Read in 112 logical pins
Read in 112 nets
Read in 2 special nets, 2 routed
Read in 68 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 168
  Number of Followpin connections: 84
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3802.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
route_special created 252 wires.
ViaGen created 5292 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       252      |       NA       |
|  via1  |       588      |        0       |
|  via2  |       588      |        0       |
|  via3  |       588      |        0       |
|  via4  |       588      |        0       |
|  via5  |       588      |        0       |
|  via6  |       588      |        0       |
|  via7  |       588      |        0       |
|  via8  |       588      |        0       |
|  via9  |       588      |        0       |
+--------+----------------+----------------+
#% End route_special (date=08/01 12:47:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1633.8M, current mem=1626.3M)
@file 3:
#@ End verbose source: _3_Sroute.tcl
@innovus 6> nangate_view_setup nangate_view_hold
nangate_view_setup nangate_view_hold
env CDS_WORKAREA is set to /home/lunayang/Documents/Many-Core-SIMD-Research/Work_16
source _4_placement.tcl 
#@ Begin verbose source (pre): source _4_placement.tcl 
@@file 1: place_opt_design 
**INFO: User settings:
setDelayCalMode -engine                        aae
design_process_node                            45
extract_rc_coupling_cap_threshold              0.1
extract_rc_relative_cap_threshold              1.0
extract_rc_total_cap_threshold                 0.0
getDelayCalMode -engine                        aae
*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:29.6/0:03:29.6 (0.1), mem = 3329.7M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:29.6/0:03:29.6 (0.1), mem = 2539.7M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 110 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 3794 (69.1%) nets
3		: 923 (16.8%) nets
4     -	14	: 721 (13.1%) nets
15    -	39	: 44 (0.8%) nets
40    -	79	: 2 (0.0%) nets
80    -	159	: 2 (0.0%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 2 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=4535 (0 fixed + 4535 movable) #buf cell=0 #inv cell=606 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=5490 #term=18432 #term/net=3.36, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=112
stdCell: 4535 single + 0 double + 0 multi
Total standard cell length = 6.7357 (mm), area = 0.0094 (mm^2)
Average module density = 0.693.
Density for the design = 0.693.
       = stdcell_area 35451 sites (9430 um^2) / alloc_area 51128 sites (13600 um^2).
Pin Density = 0.3605.
            = total # of pins 18432 / total area 51128.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 9.914e-10 (2.92e-10 6.99e-10)
              Est.  stn bbox = 1.060e-09 (3.13e-10 7.47e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2546.5M
Iteration  2: Total net bbox = 9.914e-10 (2.92e-10 6.99e-10)
              Est.  stn bbox = 1.060e-09 (3.13e-10 7.47e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2546.5M
*** Finished SKP initialization (cpu=0:00:00.8, real=0:00:01.0)***
Iteration  3: Total net bbox = 7.490e+02 (4.18e+02 3.31e+02)
              Est.  stn bbox = 8.975e+02 (5.03e+02 3.95e+02)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 2665.0M
Iteration  4: Total net bbox = 2.527e+04 (1.20e+04 1.33e+04)
              Est.  stn bbox = 3.140e+04 (1.53e+04 1.61e+04)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 2675.4M
Iteration  5: Total net bbox = 2.527e+04 (1.20e+04 1.33e+04)
              Est.  stn bbox = 3.140e+04 (1.53e+04 1.61e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2675.4M
Iteration  6: Total net bbox = 3.347e+04 (1.63e+04 1.72e+04)
              Est.  stn bbox = 4.117e+04 (2.05e+04 2.07e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 2663.4M

Iteration  7: Total net bbox = 4.519e+04 (2.43e+04 2.09e+04)
              Est.  stn bbox = 5.355e+04 (2.88e+04 2.47e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2663.4M
Iteration  8: Total net bbox = 4.519e+04 (2.43e+04 2.09e+04)
              Est.  stn bbox = 5.355e+04 (2.88e+04 2.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2663.4M
Iteration  9: Total net bbox = 4.760e+04 (2.53e+04 2.23e+04)
              Est.  stn bbox = 5.648e+04 (3.01e+04 2.64e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2661.4M
Iteration 10: Total net bbox = 4.760e+04 (2.53e+04 2.23e+04)
              Est.  stn bbox = 5.648e+04 (3.01e+04 2.64e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2661.4M
Iteration 11: Total net bbox = 4.782e+04 (2.53e+04 2.26e+04)
              Est.  stn bbox = 5.644e+04 (2.99e+04 2.65e+04)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 2661.4M
Iteration 12: Total net bbox = 4.782e+04 (2.53e+04 2.26e+04)
              Est.  stn bbox = 5.644e+04 (2.99e+04 2.65e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2661.4M
Finished Global Placement (cpu=0:00:09.4, real=0:00:11.0, mem=2661.4M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:00:39.4 mem=2661.4M) ***
Total net bbox length = 4.782e+04 (2.527e+04 2.255e+04) (ext = 1.069e+04)
Move report: Detail placement moves 4535 insts, mean move: 0.28 um, max move: 9.61 um 
	Max move on inst (U4943): (38.87, 41.26) --> (29.64, 40.88)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2631.7MB
Summary Report:
Instances move: 4535 (out of 4535 movable)
Instances flipped: 0
Mean displacement: 0.28 um
Max displacement: 9.61 um (Instance: U4943) (38.8705, 41.2555) -> (29.64, 40.88)
	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
Total net bbox length = 4.631e+04 (2.308e+04 2.323e+04) (ext = 1.056e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2631.7MB
*** Finished place_detail (0:00:39.7 mem=2631.7M) ***
*** Finished Initial Placement (cpu=0:00:09.7, real=0:00:11.0, mem=2628.7M) ***
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  nangate_view_setup
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5453 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5453
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5453 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.31% V. EstWL: 4.294640e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        35( 0.37%)         3( 0.03%)   ( 0.40%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        37( 0.05%)         3( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2646.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  18283 
[NR-eGR]  metal2   (2V)         14132  22720 
[NR-eGR]  metal3   (3H)         20493   6962 
[NR-eGR]  metal4   (4V)          9096    554 
[NR-eGR]  metal5   (5H)          1301    414 
[NR-eGR]  metal6   (6V)          2217      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        47240  48933 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 46308um
[NR-eGR] Total length: 47240um, number of vias: 48933
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1710um, number of vias: 1715
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.06 seconds, mem = 2646.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
***** Total cpu  0:0:10
***** Total real time  0:0:11
Tdgp not successfully inited but do clear! skip clearing
**place_design ... cpu = 0: 0:10, real = 0: 0:11, mem = 2642.7M **
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.851
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          40.17            223                                      place_design
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.5/0:00:11.7 (0.9), totSession cpu/real = 0:00:40.2/0:03:41.3 (0.2), mem = 2642.7M
Enable CTE adjustment.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1843.4M, totSessionCpu=0:00:40 **
**WARN: (IMPOPT-576):	112 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.2/0:03:41.3 (0.2), mem = 2642.7M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE DB initialization (MEM=2620.05 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1845.9M, totSessionCpu=0:00:40 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2618.05 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5453 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5453
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5453 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.333840e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        33( 0.35%)         2( 0.02%)   ( 0.37%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal5 ( 5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        36( 0.05%)         2( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  18283 
[NR-eGR]  metal2   (2V)         14125  22760 
[NR-eGR]  metal3   (3H)         20797   6975 
[NR-eGR]  metal4   (4V)          9225    545 
[NR-eGR]  metal5   (5H)          1476    392 
[NR-eGR]  metal6   (6V)          2041      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        47665  48955 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 46308um
[NR-eGR] Total length: 47665um, number of vias: 48955
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1786um, number of vias: 1716
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.15 sec, Curr Mem: 2618.05 MB )
Extraction called for design 'top' of instances=4535 and nets=5492 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2618.055M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2628.11)
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 5808
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2698.47 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2698.47 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:41.8 mem=2690.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.047  |
|           TNS (ns):|-242.363 |
|    Violating Paths:|   290   |
|          All Paths:|  1228   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.249   |      9 (9)       |
|   max_tran     |     5 (718)      |   -0.527   |     5 (718)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.338%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:02, real = 0:00:01, mem = 1895.3M, totSessionCpu=0:00:42 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:41.8/0:03:43.0 (0.2), mem = 2662.5M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2662.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2662.5M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.9/0:03:43.0 (0.2), mem = 2662.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:42.0/0:03:43.1 (0.2), mem = 2842.2M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.284
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.1/0:03:43.2 (0.2), mem = 2842.2M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:42.5/0:03:43.7 (0.2), mem = 2769.2M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.5/0:03:43.7 (0.2), mem = 2769.2M
Info: 1 clock net  excluded from IPO operation.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.34%|        -|  -1.047|-242.364|   0:00:00.0| 2826.4M|
|   69.34%|        -|  -1.047|-242.364|   0:00:00.0| 2826.4M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2826.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:42.9/0:03:44.0 (0.2), mem = 2769.3M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.9/0:03:44.0 (0.2), mem = 2769.3M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|   744|    -0.56|    26|    26|    -0.26|     0|     0|     0|     0|    -1.05|  -242.36|       0|       0|       0| 69.34%|          |         |
Dumping Information for Job 4 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.58|   -79.93|      27|       0|       6| 69.54%| 0:00:01.0|  2864.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.58|   -79.93|       0|       0|       0| 69.54%| 0:00:00.0|  2864.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2864.1M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:43.5/0:03:44.7 (0.2), mem = 2783.1M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 2006.9M, totSessionCpu=0:00:44 **

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.6/0:03:44.7 (0.2), mem = 2821.2M
*info: 1 clock net excluded
** GigaOpt Global Opt WNS Slack -0.584  TNS Slack -79.926 
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  -0.584| -79.926|   69.54%|   0:00:00.0| 2859.4M|nangate_view_setup|  default| acc_reg_out_reg[0]9/D    |
|  -0.194| -25.999|   69.58%|   0:00:01.0| 2886.5M|nangate_view_setup|  default| acc_reg_out_reg[9]2/D    |
|  -0.149| -16.519|   69.68%|   0:00:00.0| 2886.5M|nangate_view_setup|  default| acc_reg_out_reg[9]2/D    |
|  -0.113|  -9.895|   69.77%|   0:00:01.0| 2886.5M|nangate_view_setup|  default| acc_reg_out_reg[5]15/D   |
|  -0.072|  -6.615|   69.86%|   0:00:00.0| 2886.5M|nangate_view_setup|  default| acc_reg_out_reg[9]3/D    |
|  -0.052|  -5.293|   69.90%|   0:00:00.0| 2924.6M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.052|  -4.811|   69.92%|   0:00:00.0| 2924.6M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.052|  -4.643|   69.93%|   0:00:00.0| 2924.6M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.046|  -3.398|   70.00%|   0:00:01.0| 2924.6M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.046|  -2.723|   69.97%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.046|  -2.658|   69.98%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.046|  -2.597|   69.98%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.046|  -2.457|   70.00%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.046|  -2.457|   70.00%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.046|  -2.457|   70.01%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.046|  -2.457|   70.01%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.045|  -2.368|   70.04%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.045|  -2.368|   70.04%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.045|  -2.368|   70.04%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.045|  -2.364|   70.04%|   0:00:01.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.045|  -2.339|   70.06%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.045|  -1.779|   70.07%|   0:00:00.0| 2943.7M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.4 real=0:00:04.0 mem=2943.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:04.0 mem=2943.7M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         36 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.045  TNS Slack -1.779 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:00:47.3/0:03:48.5 (0.2), mem = 2802.6M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.045
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.3/0:03:48.5 (0.2), mem = 2859.9M
Reclaim Optimization WNS Slack -0.045  TNS Slack -1.779 Density 70.07
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.07%|        -|  -0.045|  -1.779|   0:00:00.0| 2861.9M|
|   70.07%|        0|  -0.045|  -1.779|   0:00:00.0| 2861.9M|
|   70.07%|       19|  -0.045|  -1.780|   0:00:00.0| 2887.5M|
|   70.00%|       10|  -0.045|  -1.780|   0:00:01.0| 2887.5M|
|   69.96%|       10|  -0.045|  -1.745|   0:00:00.0| 2887.5M|
|   69.96%|        1|  -0.045|  -1.745|   0:00:00.0| 2887.5M|
|   69.96%|        0|  -0.045|  -1.745|   0:00:00.0| 2887.5M|
|   69.96%|        1|  -0.045|  -1.745|   0:00:00.0| 2887.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.045  TNS Slack -1.745 Density 69.96
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         16 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:00:48.3/0:03:49.5 (0.2), mem = 2887.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2807.41M, totSessionCpu=0:00:48).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.4/0:03:49.6 (0.2), mem = 2807.4M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  nangate_view_setup
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5496 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5496
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 16 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.546000e+02um
[NR-eGR] Layer group 2: route 5480 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.28% V. EstWL: 4.323200e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        32( 0.34%)         4( 0.04%)         0( 0.00%)         1( 0.01%)   ( 0.39%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         2( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total        34( 0.05%)         4( 0.01%)         0( 0.00%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2814.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Iteration  6: Total net bbox = 3.531e+04 (1.70e+04 1.83e+04)
              Est.  stn bbox = 4.339e+04 (2.14e+04 2.20e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2836.3M
Iteration  7: Total net bbox = 3.581e+04 (1.73e+04 1.85e+04)
              Est.  stn bbox = 4.404e+04 (2.17e+04 2.23e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2816.3M
Iteration  8: Total net bbox = 3.638e+04 (1.75e+04 1.89e+04)
              Est.  stn bbox = 4.464e+04 (2.20e+04 2.27e+04)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 2813.3M
Iteration  9: Total net bbox = 3.793e+04 (1.84e+04 1.95e+04)
              Est.  stn bbox = 4.614e+04 (2.28e+04 2.33e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 2813.3M
Iteration 10: Total net bbox = 3.682e+04 (1.78e+04 1.90e+04)
              Est.  stn bbox = 4.489e+04 (2.21e+04 2.27e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2829.3M
Move report: Timing Driven Placement moves 4578 insts, mean move: 3.06 um, max move: 54.70 um 
	Max move on inst (FE_OFC77_n1678): (69.54, 45.08) --> (73.83, 95.49)

Finished Incremental Placement (cpu=0:00:03.7, real=0:00:04.0, mem=2813.3M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:00:52.3 mem=2813.3M) ***
Total net bbox length = 4.896e+04 (2.574e+04 2.322e+04) (ext = 1.079e+04)
Move report: Detail placement moves 4578 insts, mean move: 0.25 um, max move: 7.13 um 
	Max move on inst (U2560): (122.53, 71.56) --> (115.52, 71.68)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2783.6MB
Summary Report:
Instances move: 4578 (out of 4578 movable)
Instances flipped: 0
Mean displacement: 0.25 um
Max displacement: 7.13 um (Instance: U2560) (122.529, 71.5575) -> (115.52, 71.68)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 4.748e+04 (2.351e+04 2.397e+04) (ext = 1.064e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2783.6MB
*** Finished place_detail (0:00:52.6 mem=2783.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5496 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5496
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 16 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.868000e+02um
[NR-eGR] Layer group 2: route 5480 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.11% V. EstWL: 4.340140e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        12( 0.13%)         1( 0.01%)   ( 0.14%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        13( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 2789.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  18369 
[NR-eGR]  metal2   (2V)         14237  22900 
[NR-eGR]  metal3   (3H)         20228   7056 
[NR-eGR]  metal4   (4V)          9360    737 
[NR-eGR]  metal5   (5H)          1596    426 
[NR-eGR]  metal6   (6V)          2306      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        47727  49488 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 47482um
[NR-eGR] Total length: 47727um, number of vias: 49488
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1745um, number of vias: 1700
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.07 seconds, mem = 2805.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:04.3, real=0:00:04.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2795.6M)
Extraction called for design 'top' of instances=4578 and nets=5535 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2795.586M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:00:13, real = 0:00:12, mem = 2001.1M, totSessionCpu=0:00:53 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2791.69)
Total number of fetched objects 5851
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2826.9 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2826.9 CPU=0:00:00.5 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.3/0:00:05.4 (1.0), totSession cpu/real = 0:00:53.7/0:03:55.0 (0.2), mem = 2826.9M
*** Timing NOT met, worst failing slack is -0.048
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.8/0:03:55.1 (0.2), mem = 2842.9M
*info: 1 clock net excluded
** GigaOpt Optimizer WNS Slack -0.048 TNS Slack -2.615 Density 69.96
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.938| 0.000|
|reg2reg   |-0.048|-2.615|
|HEPG      |-0.048|-2.615|
|All Paths |-0.048|-2.615|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  -0.048|   -0.048|  -2.615|   -2.615|   69.96%|   0:00:00.0| 2878.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]1/D    |
|  -0.037|   -0.037|  -1.793|   -1.793|   70.01%|   0:00:00.0| 2897.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]1/D    |
|  -0.025|   -0.025|  -1.524|   -1.524|   70.08%|   0:00:00.0| 2905.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]15/D   |
|  -0.020|   -0.020|  -1.481|   -1.481|   70.08%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]15/D   |
|  -0.012|   -0.012|  -0.599|   -0.599|   70.19%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]2/D    |
|  -0.008|   -0.008|  -0.237|   -0.237|   70.28%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]2/D    |
|  -0.004|   -0.004|  -0.011|   -0.011|   70.33%|   0:00:01.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]1/D    |
|   0.002|    0.002|   0.000|    0.000|   70.33%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]2/D    |
|   0.008|    0.008|   0.000|    0.000|   70.47%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]6/D   |
|   0.012|    0.012|   0.000|    0.000|   70.62%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[8]13/D   |
|   0.012|    0.012|   0.000|    0.000|   70.62%|   0:00:00.0| 2924.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[8]13/D   |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=2924.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:01.0 mem=2924.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.938|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.62
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:00:55.5/0:03:56.8 (0.2), mem = 2924.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.62
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.62%|        -|   0.000|   0.000|   0:00:00.0| 2924.1M|
|   70.54%|       11|   0.000|   0.000|   0:00:00.0| 2924.1M|
|   70.54%|        0|   0.000|   0.000|   0:00:00.0| 2924.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.54
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         17 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** AreaOpt #2 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:55.7/0:03:57.0 (0.2), mem = 2924.1M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2910.13M, totSessionCpu=0:00:56).
*** Starting place_detail (0:00:55.8 mem=2910.1M) ***
Total net bbox length = 4.765e+04 (2.360e+04 2.405e+04) (ext = 1.064e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2910.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 164 insts, mean move: 0.80 um, max move: 2.73 um 
	Max move on inst (FE_RC_86_0): (12.54, 68.88) --> (11.21, 67.48)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2894.1MB
Summary Report:
Instances move: 164 (out of 4657 movable)
Instances flipped: 0
Mean displacement: 0.80 um
Max displacement: 2.73 um (Instance: FE_RC_86_0) (12.54, 68.88) -> (11.21, 67.48)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 4.784e+04 (2.370e+04 2.413e+04) (ext = 1.064e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2894.1MB
*** Finished place_detail (0:00:55.9 mem=2894.1M) ***
*** maximum move = 2.73 um ***
*** Finished re-routing un-routed nets (2894.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2910.1M) ***
** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 70.54
OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.938|0.000|
|reg2reg   |0.008|0.000|
|HEPG      |0.008|0.000|
|All Paths |0.008|0.000|
+----------+-----+-----+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|   0.008|    0.008|   0.000|    0.000|   70.54%|   0:00:00.0| 2910.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]15/D   |
|   0.012|    0.012|   0.000|    0.000|   70.56%|   0:00:00.0| 2911.6M|nangate_view_setup|  reg2reg| acc_reg_out_reg[8]13/D   |
|   0.012|    0.012|   0.000|    0.000|   70.56%|   0:00:00.0| 2911.6M|nangate_view_setup|  reg2reg| acc_reg_out_reg[8]13/D   |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2911.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2911.6M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.938|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.56
*** Starting place_detail (0:00:56.1 mem=2911.6M) ***
Total net bbox length = 4.787e+04 (2.372e+04 2.415e+04) (ext = 1.064e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2911.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 5 insts, mean move: 0.46 um, max move: 0.57 um 
	Max move on inst (FE_RC_105_0): (60.42, 36.68) --> (59.85, 36.68)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2895.6MB
Summary Report:
Instances move: 5 (out of 4660 movable)
Instances flipped: 0
Mean displacement: 0.46 um
Max displacement: 0.57 um (Instance: FE_RC_105_0) (60.42, 36.68) -> (59.85, 36.68)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
Total net bbox length = 4.787e+04 (2.372e+04 2.415e+04) (ext = 1.064e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2895.6MB
*** Finished place_detail (0:00:56.2 mem=2895.6M) ***
*** maximum move = 0.57 um ***
*** Finished re-routing un-routed nets (2895.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2911.6M) ***
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.56
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.938|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         17 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2911.6M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:00:56.3/0:03:57.6 (0.2), mem = 2829.6M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.4/0:03:57.7 (0.2), mem = 2886.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.56
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.56%|        -|   0.000|   0.000|   0:00:00.0| 2886.8M|
|   70.56%|       17|   0.000|   0.000|   0:00:00.0| 2910.4M|
|   70.51%|        9|   0.000|   0.000|   0:00:00.0| 2910.4M|
|   70.16%|       82|   0.000|   0.000|   0:00:01.0| 2910.4M|
|   70.14%|        5|   0.000|   0.000|   0:00:00.0| 2910.4M|
|   70.14%|        0|   0.000|   0.000|   0:00:00.0| 2910.4M|
|   70.14%|        0|   0.000|   0.000|   0:00:00.0| 2910.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.14
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 127 skipped = 0, called in commitmove = 87, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting place_detail (0:00:57.3 mem=2910.4M) ***
Total net bbox length = 4.783e+04 (2.371e+04 2.412e+04) (ext = 1.064e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2894.4MB
Summary Report:
Instances move: 0 (out of 4651 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.783e+04 (2.371e+04 2.412e+04) (ext = 1.064e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2894.4MB
*** Finished place_detail (0:00:57.4 mem=2894.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2894.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2910.4M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:57.5/0:03:58.8 (0.2), mem = 2910.4M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2830.31M, totSessionCpu=0:00:58).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:57.5/0:03:58.8 (0.2), mem = 2830.3M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.14%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       1|       0|       1| 70.14%| 0:00:00.0|  2914.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.14%| 0:00:00.0|  2914.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2914.6M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), totSession cpu/real = 0:00:57.8/0:03:59.1 (0.2), mem = 2832.6M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:00:57.8 mem=2832.6M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2832.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 0.76 um, max move: 0.76 um 
	Max move on inst (FE_OFC98_n4488): (36.48, 116.48) --> (37.24, 116.48)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2800.6MB
Summary Report:
Instances move: 1 (out of 4652 movable)
Instances flipped: 0
Mean displacement: 0.76 um
Max displacement: 0.76 um (Instance: FE_OFC98_n4488) (36.48, 116.48) -> (37.24, 116.48)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2800.6MB
*** Finished place_detail (0:00:57.9 mem=2800.6M) ***
Register exp ratio and priority group on 0 nets on 5599 nets : 

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=4652 and nets=5601 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2861.211M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2851.21)
Total number of fetched objects 5917
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2849.8 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2849.8 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:58.9 mem=2849.8M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5562 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5562
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 4.375980e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        13( 0.14%)         1( 0.01%)   ( 0.15%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        14( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 2857.80 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:19, real = 0:00:19, mem = 2045.7M, totSessionCpu=0:00:59 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  0.938  |
|           TNS (ns):| -0.004  | -0.004  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.144%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:19, real = 0:00:20, mem = 2049.4M, totSessionCpu=0:00:59 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      -0.004 ns         -0.002 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.890
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          19.19             20         -0.004 ns         -0.002 ns  opt_design_prects
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:30, real = 0:00:32, mem = 2729.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665         112  %s : Net has unplaced terms or is connec...
*** Message Summary: 129 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:29.8/0:00:32.3 (0.9), totSession cpu/real = 0:00:59.4/0:04:01.9 (0.2), mem = 2729.0M
@@file 2: set_db route_early_global_bottom_routing_layer 2 ;
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
@@file 2: set_db route_early_global_top_routing_layer 10 ;
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
@@file 2: set_db route_early_global_honor_power_domain false ;
@@file 2: set_db route_early_global_honor_partition_pin_guide true
@@file 3: route_early_global 
#% Begin route_early_global (date=08/01 12:49:15, mem=1952.9M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2728.99 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5562 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5562
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 4.375980e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        13( 0.14%)         1( 0.01%)   ( 0.15%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        14( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  18569 
[NR-eGR]  metal2   (2V)         14418  23223 
[NR-eGR]  metal3   (3H)         20883   7128 
[NR-eGR]  metal4   (4V)          9345    534 
[NR-eGR]  metal5   (5H)          1149    434 
[NR-eGR]  metal6   (6V)          2343      2 
[NR-eGR]  metal7   (7H)             1      2 
[NR-eGR]  metal8   (8V)            29      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        48167  49892 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 47833um
[NR-eGR] Total length: 48167um, number of vias: 49892
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1752um, number of vias: 1712
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.19 sec, Curr Mem: 2719.48 MB )
#% End route_early_global (date=08/01 12:49:15, total cpu=0:00:00.2, real=0:00:00.0, peak res=1952.9M, current mem=1919.7M)
@@file 4: reset_parasitics 
@@file 5: extract_rc
Extraction called for design 'top' of instances=4652 and nets=5601 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2710.477M)
@@file 6: time_design -pre_cts -path_report -drv_report -slack_report -num_paths 50 -report_prefix top_preCTS -report_dir timingReports
*** time_design #1 [begin] : totSession cpu/real = 0:00:59.7/0:04:02.2 (0.2), mem = 2710.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2710.5M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2718.26)
Total number of fetched objects 5917
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2753.47 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2753.47 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:01 mem=2753.5M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  | -0.006  |  0.938  |
|           TNS (ns):| -0.032  | -0.032  |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.144%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.12 sec
Total Real time: 3.0 sec
Total Memory Usage: 2720.648438 Mbytes
*** time_design #1 [finish] : cpu/real = 0:00:01.1/0:00:02.2 (0.5), totSession cpu/real = 0:01:00.8/0:04:04.4 (0.2), mem = 2720.6M
@@file 7: set_db opt_drv_fix_max_cap true ;
@@file 7: set_db opt_drv_fix_max_tran true ;
@@file 7: set_db opt_fix_fanout_load true
@@file 8: opt_design -pre_cts
Executing: place_opt_design -opt
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
getAnalysisMode -cts                                           postCTS
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
*** place_opt_design #2 [begin] : totSession cpu/real = 0:01:07.0/0:04:10.6 (0.3), mem = 2720.6M
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
*** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:07.0/0:04:10.6 (0.3), mem = 2720.6M
*** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:07.0/0:04:10.6 (0.3), mem = 2720.6M
Enable CTE adjustment.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1952.2M, totSessionCpu=0:01:07 **
**WARN: (IMPOPT-576):	112 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:07.0/0:04:10.6 (0.3), mem = 2720.6M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1957.0M, totSessionCpu=0:01:07 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2726.66 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5562 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5562
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 4.412940e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        15( 0.16%)   ( 0.16%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        17( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  18569 
[NR-eGR]  metal2   (2V)         14350  23316 
[NR-eGR]  metal3   (3H)         21218   7076 
[NR-eGR]  metal4   (4V)          9384    558 
[NR-eGR]  metal5   (5H)          1310    427 
[NR-eGR]  metal6   (6V)          2272      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        48535  49946 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 47833um
[NR-eGR] Total length: 48535um, number of vias: 49946
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1842um, number of vias: 1707
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.18 sec, Curr Mem: 2720.01 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'top' of instances=4652 and nets=5601 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 2720.008M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2718.01)
Total number of fetched objects 5917
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2761.22 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2761.22 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:08 mem=2761.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.005  |
|           TNS (ns):| -0.028  |
|    Violating Paths:|   12    |
|          All Paths:|  1228   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.144%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1959.6M, totSessionCpu=0:01:08 **
*** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.4/0:00:01.5 (1.0), totSession cpu/real = 0:01:08.4/0:04:12.1 (0.3), mem = 2731.2M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2731.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2731.2M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:08.5/0:04:12.1 (0.3), mem = 2731.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:08.5/0:04:12.2 (0.3), mem = 2909.3M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.284
*** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:08.7/0:04:12.3 (0.3), mem = 2909.3M
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:08.9/0:04:12.6 (0.3), mem = 2840.3M

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:09.0/0:04:12.7 (0.3), mem = 2878.5M
*info: 1 clock net excluded
** GigaOpt Global Opt WNS Slack -0.005  TNS Slack -0.028 
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  -0.005|  -0.028|   70.14%|   0:00:00.0| 2897.6M|nangate_view_setup|  default| acc_reg_out_reg[3]3/D    |
|  -0.005|  -0.028|   70.14%|   0:00:00.0| 2922.2M|nangate_view_setup|  default| acc_reg_out_reg[3]3/D    |
|  -0.005|  -0.028|   70.14%|   0:00:00.0| 2922.2M|nangate_view_setup|  default| acc_reg_out_reg[3]3/D    |
|  -0.005|  -0.028|   70.14%|   0:00:00.0| 2922.2M|nangate_view_setup|  default| acc_reg_out_reg[3]3/D    |
|   0.000|   0.000|   70.15%|   0:00:00.0| 2924.2M|                NA|       NA| NA                       |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2924.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2924.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:09.5/0:04:13.1 (0.3), mem = 2842.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:09.5/0:04:13.2 (0.3), mem = 2899.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.15
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.15%|        -|   0.000|   0.000|   0:00:00.0| 2901.3M|
|   70.15%|        0|   0.000|   0.000|   0:00:00.0| 2902.8M|
|   70.15%|        0|   0.000|   0.000|   0:00:00.0| 2902.8M|
|   70.15%|        0|   0.000|   0.000|   0:00:00.0| 2902.8M|
|   70.14%|        3|   0.000|   0.000|   0:00:00.0| 2926.4M|
|   70.14%|        0|   0.000|   0.000|   0:00:00.0| 2926.4M|
|   70.14%|        0|   0.000|   0.000|   0:00:00.0| 2926.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.14
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:10.2/0:04:13.8 (0.3), mem = 2926.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2846.37M, totSessionCpu=0:01:10).
*** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:10.2/0:04:13.9 (0.3), mem = 2846.4M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  nangate_view_setup
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5562 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5562
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 4.375140e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        13( 0.14%)         1( 0.01%)   ( 0.15%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        14( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 2852.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
Iteration  6: Total net bbox = 3.528e+04 (1.69e+04 1.84e+04)
              Est.  stn bbox = 4.344e+04 (2.13e+04 2.21e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2874.9M
Iteration  7: Total net bbox = 3.570e+04 (1.72e+04 1.85e+04)
              Est.  stn bbox = 4.399e+04 (2.17e+04 2.23e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 2856.9M
Iteration  8: Total net bbox = 3.625e+04 (1.74e+04 1.89e+04)
              Est.  stn bbox = 4.456e+04 (2.19e+04 2.26e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2853.9M
Iteration  9: Total net bbox = 3.744e+04 (1.80e+04 1.94e+04)
              Est.  stn bbox = 4.567e+04 (2.25e+04 2.32e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2853.9M
Iteration 10: Total net bbox = 3.674e+04 (1.78e+04 1.90e+04)
              Est.  stn bbox = 4.485e+04 (2.22e+04 2.27e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2869.9M
Move report: Timing Driven Placement moves 4652 insts, mean move: 2.20 um, max move: 13.46 um 
	Max move on inst (FE_RC_33_0): (89.30, 35.28) --> (90.17, 22.69)

Finished Incremental Placement (cpu=0:00:03.7, real=0:00:04.0, mem=2853.9M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:01:14 mem=2853.9M) ***
Total net bbox length = 4.887e+04 (2.572e+04 2.315e+04) (ext = 1.072e+04)
Move report: Detail placement moves 4652 insts, mean move: 0.23 um, max move: 9.50 um 
	Max move on inst (FE_DBTC1_n4589): (93.89, 46.33) --> (84.55, 46.48)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2824.1MB
Summary Report:
Instances move: 4652 (out of 4652 movable)
Instances flipped: 0
Mean displacement: 0.23 um
Max displacement: 9.50 um (Instance: FE_DBTC1_n4589) (93.8945, 46.3265) -> (84.55, 46.48)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X4
Total net bbox length = 4.733e+04 (2.350e+04 2.383e+04) (ext = 1.058e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2824.1MB
*** Finished place_detail (0:01:14 mem=2824.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5562 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5562
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 4.340980e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        13( 0.14%)   ( 0.14%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        13( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2827.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  18569 
[NR-eGR]  metal2   (2V)         14066  23127 
[NR-eGR]  metal3   (3H)         20521   7088 
[NR-eGR]  metal4   (4V)          9524    544 
[NR-eGR]  metal5   (5H)          1291    434 
[NR-eGR]  metal6   (6V)          2289      4 
[NR-eGR]  metal7   (7H)             1      2 
[NR-eGR]  metal8   (8V)            18      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        47709  49768 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 47328um
[NR-eGR] Total length: 47709um, number of vias: 49768
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1710um, number of vias: 1710
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.07 seconds, mem = 2843.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:04.2, real=0:00:05.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2834.1M)
Extraction called for design 'top' of instances=4652 and nets=5601 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2834.141M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2027.9M, totSessionCpu=0:01:15 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2838.24)
Total number of fetched objects 5917
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2873.45 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2873.45 CPU=0:00:00.5 REAL=0:00:01.0)
*** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:05.2/0:00:05.5 (1.0), totSession cpu/real = 0:01:15.5/0:04:19.4 (0.3), mem = 2873.5M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:15.7/0:04:19.5 (0.3), mem = 2924.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.14
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.14%|        -|   0.000|   0.000|   0:00:00.0| 2924.5M|
|   70.14%|        0|   0.000|   0.000|   0:00:00.0| 2924.5M|
|   70.13%|        1|   0.000|   0.000|   0:00:00.0| 2943.6M|
|   70.11%|        4|   0.000|   0.000|   0:00:00.0| 2943.6M|
|   70.11%|        0|   0.000|   0.000|   0:00:00.0| 2943.6M|
|   70.11%|        0|   0.000|   0.000|   0:00:00.0| 2943.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.11
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 27 skipped = 0, called in commitmove = 4, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
*** Starting place_detail (0:01:16 mem=2936.6M) ***
Total net bbox length = 4.733e+04 (2.350e+04 2.383e+04) (ext = 1.058e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2920.6MB
Summary Report:
Instances move: 0 (out of 4651 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.733e+04 (2.350e+04 2.383e+04) (ext = 1.058e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2920.6MB
*** Finished place_detail (0:01:16 mem=2920.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2920.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2936.6M) ***
*** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:16.2/0:04:20.1 (0.3), mem = 2936.6M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2856.53M, totSessionCpu=0:01:16).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
*** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:16.2/0:04:20.1 (0.3), mem = 2856.5M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    30|    -0.00|     2|     2|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.11%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       2|       0|       2| 70.12%| 0:00:00.0|  2957.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.12%| 0:00:00.0|  2957.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2957.9M) ***

*** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (0.9), totSession cpu/real = 0:01:16.5/0:04:20.4 (0.3), mem = 2856.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:01:17 mem=2856.9M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2856.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 0.19 um, max move: 0.19 um 
	Max move on inst (FE_OFC100_n4589): (40.28, 89.88) --> (40.47, 89.88)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2824.9MB
Summary Report:
Instances move: 1 (out of 4653 movable)
Instances flipped: 0
Mean displacement: 0.19 um
Max displacement: 0.19 um (Instance: FE_OFC100_n4589) (40.28, 89.88) -> (40.47, 89.88)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2824.9MB
*** Finished place_detail (0:01:17 mem=2824.9M) ***
Register exp ratio and priority group on 0 nets on 5600 nets : 

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=4653 and nets=5602 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2885.508M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2883.51)
Total number of fetched objects 5918
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2882.1 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2882.1 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:18 mem=2882.1M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5563 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5563
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5563 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 4.340840e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        15( 0.16%)   ( 0.16%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        15( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2890.10 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 2064.3M, totSessionCpu=0:01:18 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.937  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.122%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:11, real = 0:00:12, mem = 2064.3M, totSessionCpu=0:01:18 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.002 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.890
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           18.7             21          0.000 ns          0.002 ns  opt_design_prects
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:11, real = 0:00:12, mem = 2755.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         112  %s : Net has unplaced terms or is connec...
*** Message Summary: 117 warning(s), 0 error(s)

*** place_opt_design #2 [finish] : cpu/real = 0:00:11.2/0:00:12.6 (0.9), totSession cpu/real = 0:01:18.1/0:04:23.1 (0.3), mem = 2755.3M
#@ End verbose source: _4_placement.tcl
@innovus 17> source _5_CTS.tcl 
#@ Begin verbose source (pre): source _5_CTS.tcl 
@@file 1: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
@@file 2: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} 
@@file 3: ccopt_design
#% Begin ccopt_design (date=08/01 12:49:57, mem=1966.5M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:01:19.3/0:04:43.7 (0.3), mem = 2747.8M
Runtime...
**INFO: User's settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                8.5
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
getAnalysisMode -cts                                           postCTS
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): nangate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 582 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/nangate_constraint_mode was created. It contains 582 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2749.8M, init mem=2749.8M)
*info: Placed = 4653          
*info: Unplaced = 0           
Placement Density:70.12%(9537/13600)
Placement Density (including fixed std cells):70.12%(9537/13600)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2749.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:25.1/0:04:49.6 (0.3), mem = 2749.8M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 582 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 582 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2741.79 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5563 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5563
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5563 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 4.340840e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        15( 0.16%)   ( 0.16%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        15( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  18571 
[NR-eGR]  metal2   (2V)         14092  23164 
[NR-eGR]  metal3   (3H)         20442   7084 
[NR-eGR]  metal4   (4V)          9435    565 
[NR-eGR]  metal5   (5H)          1366    460 
[NR-eGR]  metal6   (6V)          2362      2 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        47697  49846 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 47355um
[NR-eGR] Total length: 47697um, number of vias: 49846
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1709um, number of vias: 1703
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 2741.79 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_buffer_cells is set for at least one object
    cts_inverter_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
  No private non-default attributes
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
  Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 13600.048um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner nangate_delay_corner_worst:setup, late and power domain auto-default:
  Slew time target (leaf):    0.071ns
  Slew time target (trunk):   0.071ns
  Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 518.605um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
  Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/nangate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       582
  Delay constrained sinks:     582
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner nangate_delay_corner_worst:setup.late:
  Skew target:                 0.040ns
Primary reporting skew groups are:
skew_group clk/nangate_constraint_mode with 582 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.2 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
          Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
      hp wire lengths  : top=0.000um, trunk=78.020um, leaf=576.100um, total=654.120um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUF_X32: 7 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:01:27 mem=2746.5M) ***
Total net bbox length = 4.786e+04 (2.371e+04 2.415e+04) (ext = 1.066e+04)
Move report: Detail placement moves 168 insts, mean move: 0.93 um, max move: 3.68 um 
	Max move on inst (U3006): (43.13, 60.48) --> (40.85, 59.08)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2722.5MB
Summary Report:
Instances move: 168 (out of 4660 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 3.68 um (Instance: U3006) (43.13, 60.48) -> (40.85, 59.08)
	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
Total net bbox length = 4.795e+04 (2.375e+04 2.420e+04) (ext = 1.066e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2722.5MB
*** Finished place_detail (0:01:27 mem=2722.5M) ***
    ClockRefiner summary
    All clock instances: Moved 30, flipped 14 and cell swapped 0 (out of a total of 589).
    The largest move was 2.16 um for x_reg_out_reg[1]6.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=9.750fF, leaf=187.569fF, total=197.318fF
      wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
      hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUF_X32: 7 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.051, max=0.076, avg=0.063, sd=0.006], skew [0.025 vs 0.040], 100% {0.051, 0.076} (wid=0.026 ws=0.021) (gid=0.050 gs=0.004)
    Skew group summary after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.051, max=0.076, avg=0.063, sd=0.006], skew [0.025 vs 0.040], 100% {0.051, 0.076} (wid=0.026 ws=0.021) (gid=0.050 gs=0.004)
    Legalizer API calls during this step: 77 succeeded with high effort: 77 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 8 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 22466 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 22466
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5569 nets ( ignored 5562 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.873200e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.428600e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.084800e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.741000e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 6 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.003380e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  18584 
[NR-eGR]  metal2   (2V)         13807  22937 
[NR-eGR]  metal3   (3H)         20437   7251 
[NR-eGR]  metal4   (4V)          9914    596 
[NR-eGR]  metal5   (5H)          1433    460 
[NR-eGR]  metal6   (6V)          2362      2 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        47954  49830 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 47948um
[NR-eGR] Total length: 47954um, number of vias: 49830
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1966um, number of vias: 1687
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   595 
[NR-eGR]  metal2   (2V)           428   660 
[NR-eGR]  metal3   (3H)           807   401 
[NR-eGR]  metal4   (4V)           663    31 
[NR-eGR]  metal5   (5H)            67     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1966  1687 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 653um
[NR-eGR] Total length: 1966um, number of vias: 1687
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1966um, number of vias: 1687
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.10 sec, Curr Mem: 2738.66 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:         8 (unrouted=1, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:01:27.0/0:04:51.5 (0.3), mem = 2738.7M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 2506
[NR-eGR] Read 5569 nets ( ignored 7 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 5562
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 4.195520e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        23( 0.24%)   ( 0.24%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        24( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2738.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  18584 
[NR-eGR]  metal2   (2V)         13614  22927 
[NR-eGR]  metal3   (3H)         20102   7469 
[NR-eGR]  metal4   (4V)          9523    797 
[NR-eGR]  metal5   (5H)          1800    629 
[NR-eGR]  metal6   (6V)          3047      8 
[NR-eGR]  metal7   (7H)            25      2 
[NR-eGR]  metal8   (8V)            18      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        48130  50416 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 47948um
[NR-eGR] Total length: 48130um, number of vias: 50416
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.07 seconds, mem = 2738.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:27.1/0:04:51.7 (0.3), mem = 2738.7M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=4660 and nets=5609 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2738.664M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
    sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
    misc counts      : r=1, pp=0
    cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
    cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
    sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
    wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
    hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUF_X32: 7 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076, avg=0.064, sd=0.006], skew [0.024 vs 0.040], 100% {0.052, 0.076} (wid=0.026 ws=0.021) (gid=0.050 gs=0.004)
  Skew group summary after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076, avg=0.064, sd=0.006], skew [0.024 vs 0.040], 100% {0.052, 0.076} (wid=0.026 ws=0.021) (gid=0.050 gs=0.004)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.4 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
      wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
      hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUF_X32: 7 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
      wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
      hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUF_X32: 7 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076, avg=0.064, sd=0.006], skew [0.024 vs 0.040], 100% {0.052, 0.076} (wid=0.026 ws=0.021) (gid=0.050 gs=0.004)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076, avg=0.064, sd=0.006], skew [0.024 vs 0.040], 100% {0.052, 0.076} (wid=0.026 ws=0.021) (gid=0.050 gs=0.004)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
      wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
      hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUF_X32: 7 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
    Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
      wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
      hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUF_X32: 7 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
      wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
      hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUF_X32: 7 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=9.753fF, leaf=187.299fF, total=197.052fF
      wire lengths     : top=0.000um, trunk=90.602um, leaf=1764.414um, total=1855.016um
      hp wire lengths  : top=0.000um, trunk=78.020um, leaf=574.710um, total=652.730um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.071ns count=2 avg=0.010ns sd=0.012ns min=0.002ns max=0.019ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.016ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUF_X32: 7 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.076], skew [0.024 vs 0.040]
    Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=13.519fF, leaf=188.379fF, total=201.897fF
      wire lengths     : top=0.000um, trunk=123.637um, leaf=1773.808um, total=1897.445um
      hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.071ns count=2 avg=0.009ns sd=0.011ns min=0.002ns max=0.017ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.017ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUF_X32: 7 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.069, avg=0.064, sd=0.003], skew [0.017 vs 0.040], 100% {0.052, 0.069} (wid=0.023 ws=0.017) (gid=0.048 gs=0.002)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.069, avg=0.064, sd=0.003], skew [0.017 vs 0.040], 100% {0.052, 0.069} (wid=0.023 ws=0.017) (gid=0.048 gs=0.002)
    Legalizer API calls during this step: 116 succeeded with high effort: 116 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:02.0 real=0:00:02.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=168.884fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=168.884fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=13.519fF, leaf=188.379fF, total=201.897fF
      wire lengths     : top=0.000um, trunk=123.637um, leaf=1773.808um, total=1897.445um
      hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.071ns count=2 avg=0.009ns sd=0.011ns min=0.002ns max=0.017ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.017ns sd=0.001ns min=0.015ns max=0.018ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUF_X32: 7 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.069], skew [0.017 vs 0.040]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.052, max=0.069], skew [0.017 vs 0.040]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=65.702um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=65.702um^2
      cell capacitance : b=117.309fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=117.309fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=13.853fF, leaf=188.148fF, total=202.002fF
      wire lengths     : top=0.000um, trunk=126.477um, leaf=1771.153um, total=1897.630um
      hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.071ns count=2 avg=0.007ns sd=0.008ns min=0.002ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.020ns sd=0.003ns min=0.015ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: BUF_X32: 3 BUF_X16: 4 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.051, max=0.067], skew [0.015 vs 0.040]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.051, max=0.067], skew [0.015 vs 0.040]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
      wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
      hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
      wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
      hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
    Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
      wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
      hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066, avg=0.061, sd=0.004], skew [0.016 vs 0.040], 100% {0.050, 0.066} (wid=0.022 ws=0.017) (gid=0.047 gs=0.004)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066, avg=0.061, sd=0.004], skew [0.016 vs 0.040], 100% {0.050, 0.066} (wid=0.022 ws=0.017) (gid=0.047 gs=0.004)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 9 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
          sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
          misc counts      : r=1, pp=0
          cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
          cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
          sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
          wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
          hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUF_X32: 1 BUF_X16: 6 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
          sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
          misc counts      : r=1, pp=0
          cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
          cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
          sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
          wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
          hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUF_X32: 1 BUF_X16: 6 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
          sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
          misc counts      : r=1, pp=0
          cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
          cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
          sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
          wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
          hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X32: 1 BUF_X16: 6 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
      wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
      hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
    sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
    misc counts      : r=1, pp=0
    cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
    cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
    sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
    wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
    hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUF_X32: 1 BUF_X16: 6 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
      wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
      hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
          sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
          misc counts      : r=1, pp=0
          cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
          cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
          sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
          wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
          hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X32: 1 BUF_X16: 6 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
      wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
      hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
      wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
      hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066], skew [0.016 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
      wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
      hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066, avg=0.061, sd=0.004], skew [0.016 vs 0.040], 100% {0.050, 0.066} (wid=0.022 ws=0.017) (gid=0.047 gs=0.004)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.066, avg=0.061, sd=0.004], skew [0.016 vs 0.040], 100% {0.050, 0.066} (wid=0.022 ws=0.017) (gid=0.047 gs=0.004)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
    sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
    misc counts      : r=1, pp=0
    cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
    cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
    sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
    wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
    hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUF_X32: 1 BUF_X16: 6 
  Primary reporting skew groups before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066], skew [0.017 vs 0.040]
  Skew group summary before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066], skew [0.017 vs 0.040]
  Merging balancing drivers for power...
    Tried: 9 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
      wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
      hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066], skew [0.017 vs 0.040]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066], skew [0.017 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=13.518fF, leaf=187.806fF, total=201.324fF
      wire lengths     : top=0.000um, trunk=123.637um, leaf=1767.348um, total=1890.985um
      hp wire lengths  : top=0.000um, trunk=92.020um, leaf=594.455um, total=686.475um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.022ns sd=0.001ns min=0.020ns max=0.023ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.061, sd=0.004], skew [0.017 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.017) (gid=0.047 gs=0.005)
    Skew group summary after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.061, sd=0.004], skew [0.017 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.017) (gid=0.047 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=12.785fF, leaf=185.680fF, total=198.465fF
      wire lengths     : top=0.000um, trunk=118.067um, leaf=1748.104um, total=1866.171um
      hp wire lengths  : top=0.000um, trunk=89.460um, leaf=586.285um, total=675.745um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.021ns sd=0.001ns min=0.018ns max=0.022ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.018) (gid=0.048 gs=0.003)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.018) (gid=0.048 gs=0.003)
    Legalizer API calls during this step: 282 succeeded with high effort: 282 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=613.414fF fall=568.151fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=12.785fF, leaf=185.680fF, total=198.465fF
      wire lengths     : top=0.000um, trunk=118.067um, leaf=1748.104um, total=1866.171um
      hp wire lengths  : top=0.000um, trunk=89.460um, leaf=586.285um, total=675.745um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.021ns sd=0.001ns min=0.018ns max=0.022ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.018) (gid=0.048 gs=0.003)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.018) (gid=0.048 gs=0.003)
    Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=12.785fF, leaf=185.680fF, total=198.465fF
      wire lengths     : top=0.000um, trunk=118.067um, leaf=1748.104um, total=1866.171um
      hp wire lengths  : top=0.000um, trunk=89.460um, leaf=586.285um, total=675.745um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.021ns sd=0.001ns min=0.018ns max=0.022ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.018) (gid=0.048 gs=0.003)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.018) (gid=0.048 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=1, computed=6, moveTooSmall=10, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=22, accepted=1
        Max accepted move=5.790um, total accepted move=5.790um, average move=5.790um
        Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=1, computed=6, moveTooSmall=10, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=26, accepted=1
        Max accepted move=3.370um, total accepted move=3.370um, average move=3.370um
        Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=1, computed=6, moveTooSmall=10, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=25, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 91 succeeded with high effort: 91 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=7, computed=0, moveTooSmall=14, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=0, computed=7, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
        sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
        misc counts      : r=1, pp=0
        cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
        cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
        sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=12.476fF, leaf=185.960fF, total=198.436fF
        wire lengths     : top=0.000um, trunk=115.267um, leaf=1750.199um, total=1865.466um
        hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=6 avg=0.021ns sd=0.001ns min=0.018ns max=0.022ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUF_X32: 1 BUF_X16: 6 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.019) (gid=0.048 gs=0.003)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.019) (gid=0.048 gs=0.003)
      Legalizer API calls during this step: 142 succeeded with high effort: 142 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 9 , Succeeded = 0 , Constraints Broken = 7 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=12.476fF, leaf=185.960fF, total=198.436fF
      wire lengths     : top=0.000um, trunk=115.267um, leaf=1750.199um, total=1865.466um
      hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.021ns sd=0.001ns min=0.018ns max=0.022ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.019) (gid=0.048 gs=0.003)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.049, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.040], 100% {0.049, 0.066} (wid=0.022 ws=0.019) (gid=0.048 gs=0.003)
    Legalizer API calls during this step: 142 succeeded with high effort: 142 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=811.850fF fall=766.587fF), of which (rise=198.436fF fall=198.436fF) is wire, and (rise=613.414fF fall=568.151fF) is gate.
  Stage::Polishing done. (took cpu=0:00:01.2 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 7 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:01:31 mem=2737.9M) ***
Total net bbox length = 4.797e+04 (2.376e+04 2.420e+04) (ext = 1.066e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2737.9MB
Summary Report:
Instances move: 0 (out of 4660 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.797e+04 (2.376e+04 2.420e+04) (ext = 1.066e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2737.9MB
*** Finished place_detail (0:01:31 mem=2737.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 589).
  Restoring place_status_cts on 7 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.1 real=0:00:02.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 8 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 22466 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 22466
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5569 nets ( ignored 5562 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.849400e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.206000e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.328800e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.451600e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.677600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  18584 
[NR-eGR]  metal2   (2V)         13638  22936 
[NR-eGR]  metal3   (3H)         20126   7429 
[NR-eGR]  metal4   (4V)          9493    785 
[NR-eGR]  metal5   (5H)          1783    629 
[NR-eGR]  metal6   (6V)          3047      8 
[NR-eGR]  metal7   (7H)            25      2 
[NR-eGR]  metal8   (8V)            18      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        48129  50373 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 47968um
[NR-eGR] Total length: 48129um, number of vias: 50373
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1965um, number of vias: 1644
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   595 
[NR-eGR]  metal2   (2V)           452   669 
[NR-eGR]  metal3   (3H)           830   361 
[NR-eGR]  metal4   (4V)           632    19 
[NR-eGR]  metal5   (5H)            51     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1965  1644 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 671um
[NR-eGR] Total length: 1965um, number of vias: 1644
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1965um, number of vias: 1644
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.10 sec, Curr Mem: 2737.88 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:         8 (unrouted=1, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=4660 and nets=5609 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2737.875M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
          sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
          misc counts      : r=1, pp=0
          cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
          cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
          sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=12.560fF, leaf=188.681fF, total=201.241fF
          wire lengths     : top=0.000um, trunk=115.987um, leaf=1850.440um, total=1966.427um
          hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUF_X32: 1 BUF_X16: 6 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065, avg=0.059, sd=0.003], skew [0.015 vs 0.040], 100% {0.050, 0.065} (wid=0.019 ws=0.016) (gid=0.049 gs=0.003)
        Skew group summary eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065, avg=0.059, sd=0.003], skew [0.015 vs 0.040], 100% {0.050, 0.065} (wid=0.019 ws=0.016) (gid=0.049 gs=0.003)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
            sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
            misc counts      : r=1, pp=0
            cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
            cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
            sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=12.560fF, leaf=188.681fF, total=201.241fF
            wire lengths     : top=0.000um, trunk=115.987um, leaf=1850.440um, total=1966.427um
            hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUF_X32: 1 BUF_X16: 6 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065], skew [0.015 vs 0.040]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065], skew [0.015 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 5
          CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
            sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
            misc counts      : r=1, pp=0
            cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
            cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
            sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=12.560fF, leaf=188.681fF, total=201.241fF
            wire lengths     : top=0.000um, trunk=115.987um, leaf=1850.440um, total=1966.427um
            hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUF_X32: 1 BUF_X16: 6 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065], skew [0.015 vs 0.040]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065], skew [0.015 vs 0.040]
          Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
            sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
            misc counts      : r=1, pp=0
            cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
            cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
            sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=12.560fF, leaf=188.681fF, total=201.241fF
            wire lengths     : top=0.000um, trunk=115.987um, leaf=1850.440um, total=1966.427um
            hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUF_X32: 1 BUF_X16: 6 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065], skew [0.015 vs 0.040]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065], skew [0.015 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
          sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
          misc counts      : r=1, pp=0
          cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
          cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
          sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=12.560fF, leaf=188.681fF, total=201.241fF
          wire lengths     : top=0.000um, trunk=115.987um, leaf=1850.440um, total=1966.427um
          hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUF_X32: 1 BUF_X16: 6 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065, avg=0.059, sd=0.003], skew [0.015 vs 0.040], 100% {0.050, 0.065} (wid=0.019 ws=0.016) (gid=0.049 gs=0.003)
        Skew group summary before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.065, avg=0.059, sd=0.003], skew [0.015 vs 0.040], 100% {0.050, 0.065} (wid=0.019 ws=0.016) (gid=0.049 gs=0.003)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 7 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:01:31 mem=2737.0M) ***
Total net bbox length = 4.797e+04 (2.376e+04 2.420e+04) (ext = 1.066e+04)
Move report: Detail placement moves 41 insts, mean move: 1.58 um, max move: 4.63 um 
	Max move on inst (U1929): (78.66, 84.28) --> (81.89, 82.88)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2724.1MB
Summary Report:
Instances move: 41 (out of 4660 movable)
Instances flipped: 0
Mean displacement: 1.58 um
Max displacement: 4.63 um (Instance: U1929) (78.66, 84.28) -> (81.89, 82.88)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
Total net bbox length = 4.802e+04 (2.380e+04 2.422e+04) (ext = 1.066e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2724.1MB
*** Finished place_detail (0:01:31 mem=2724.1M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 589).
  Restoring place_status_cts on 7 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 8 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 22466 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 22466
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5569 nets ( ignored 5562 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.849400e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.206000e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.328800e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.451600e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.677600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  18584 
[NR-eGR]  metal2   (2V)         13638  22936 
[NR-eGR]  metal3   (3H)         20126   7429 
[NR-eGR]  metal4   (4V)          9493    785 
[NR-eGR]  metal5   (5H)          1783    629 
[NR-eGR]  metal6   (6V)          3047      8 
[NR-eGR]  metal7   (7H)            25      2 
[NR-eGR]  metal8   (8V)            18      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        48129  50373 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 48021um
[NR-eGR] Total length: 48129um, number of vias: 50373
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1965um, number of vias: 1644
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   595 
[NR-eGR]  metal2   (2V)           452   669 
[NR-eGR]  metal3   (3H)           830   361 
[NR-eGR]  metal4   (4V)           632    19 
[NR-eGR]  metal5   (5H)            51     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1965  1644 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 671um
[NR-eGR] Total length: 1965um, number of vias: 1644
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1965um, number of vias: 1644
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.10 sec, Curr Mem: 2729.09 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 8 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Fri Aug  1 12:50:09 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5609)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 1965 um.
#Total half perimeter of net bounding box = 674 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 452 um.
#Total wire length on LAYER metal3 = 830 um.
#Total wire length on LAYER metal4 = 632 um.
#Total wire length on LAYER metal5 = 51 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1644
#Up-Via Summary (total 1644):
#           
#-----------------------
# metal1            595
# metal2            669
# metal3            361
# metal4             19
#-----------------------
#                  1644 
#
#Start routing data preparation on Fri Aug  1 12:50:09 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5607 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1969.22 (MB), peak = 2317.05 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1973.63 (MB), peak = 2317.05 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5607 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2            3788 ( 67.5%)
#          3             948 ( 16.9%)
#          4             149 (  2.7%)
#          5             186 (  3.3%)
#          6              20 (  0.4%)
#          7              51 (  0.9%)
#          8              92 (  1.6%)
#          9              46 (  0.8%)
#  10  -  19             264 (  4.7%)
#  20  -  29               8 (  0.1%)
#  30  -  39               1 (  0.0%)
#  40  -  49               5 (  0.1%)
#  50  -  59               1 (  0.0%)
#  60  -  69               1 (  0.0%)
#  70  -  79               2 (  0.0%)
#  90  -  99               3 (  0.1%)
#  100 - 199               3 (  0.1%)
#  500 - 599               1 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 5609 nets, 5569 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed            7 ( 0.1%)
#  Clock                          7
#  Extra space                    7
#  Prefer layer range          5569
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#            -------           metal8*       5562 ( 99.9%)
#             metal3           metal4           7 (  0.1%)
#
#7 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.99 (MB)
#Total memory = 1989.93 (MB)
#Peak memory = 2317.05 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.3 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 1918 um.
#Total half perimeter of net bounding box = 677 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 414 um.
#Total wire length on LAYER metal3 = 840 um.
#Total wire length on LAYER metal4 = 620 um.
#Total wire length on LAYER metal5 = 44 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1656
#Up-Via Summary (total 1656):
#           
#-----------------------
# metal1            595
# metal2            764
# metal3            281
# metal4             16
#-----------------------
#                  1656 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 22.88 (MB)
#Total memory = 1985.34 (MB)
#Peak memory = 2317.05 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5607 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5607 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5607 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5607 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1987.00 (MB), peak = 2317.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 1990 um.
#Total half perimeter of net bounding box = 677 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 209 um.
#Total wire length on LAYER metal3 = 963 um.
#Total wire length on LAYER metal4 = 771 um.
#Total wire length on LAYER metal5 = 47 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1606
#Up-Via Summary (total 1606):
#           
#-----------------------
# metal1            595
# metal2            579
# metal3            415
# metal4             17
#-----------------------
#                  1606 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.65 (MB)
#Total memory = 1987.00 (MB)
#Peak memory = 2317.05 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.65 (MB)
#Total memory = 1987.00 (MB)
#Peak memory = 2317.05 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 29.68 (MB)
#Total memory = 1994.18 (MB)
#Peak memory = 2317.05 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Aug  1 12:50:11 2025
#
        NanoRoute done. (took cpu=0:00:02.2 real=0:00:02.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 7 net(s)
Set FIXED placed status on 7 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2756.05 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 2002
[NR-eGR] Read 5569 nets ( ignored 7 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 5562
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 4.202660e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        18( 0.19%)   ( 0.19%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        20( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  18584 
[NR-eGR]  metal2   (2V)         13562  22794 
[NR-eGR]  metal3   (3H)         20120   7417 
[NR-eGR]  metal4   (4V)          9483    813 
[NR-eGR]  metal5   (5H)          1974    642 
[NR-eGR]  metal6   (6V)          2997     17 
[NR-eGR]  metal7   (7H)            16      8 
[NR-eGR]  metal8   (8V)            51      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        48203  50275 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 48021um
[NR-eGR] Total length: 48203um, number of vias: 50275
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.14 sec, Curr Mem: 2759.91 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         8 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.6 real=0:00:02.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=4660 and nets=5609 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2759.906M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
    sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
    misc counts      : r=1, pp=0
    cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
    cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
    sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
    wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
    hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUF_X32: 1 BUF_X16: 6 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
  Skew group summary after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
  CCOpt::Phase::Routing done. (took cpu=0:00:02.7 real=0:00:02.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
        sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
        misc counts      : r=1, pp=0
        cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
        cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
        sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
        wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
        hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUF_X32: 1 BUF_X16: 6 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064], skew [0.013 vs 0.040]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064], skew [0.013 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
        sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
        misc counts      : r=1, pp=0
        cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
        cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
        sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
        wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
        hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUF_X32: 1 BUF_X16: 6 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064], skew [0.013 vs 0.040]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064], skew [0.013 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 8, nets tested: 8, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
      misc counts      : r=1, pp=0
      cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
      cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
      sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
      wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
      hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUF_X32: 1 BUF_X16: 6 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
        sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
        misc counts      : r=1, pp=0
        cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
        cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
        sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
        wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
        hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUF_X32: 1 BUF_X16: 6 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5601 (unrouted=39, trialRouted=5562, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
    sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
    misc counts      : r=1, pp=0
    cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
    cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
    sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
    wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
    hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUF_X32: 1 BUF_X16: 6 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
  Skew group summary after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                     7      52.934      91.521
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                         7      52.934      91.521
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              582
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                582
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      116.022
  Leaf      1875.650
  Total     1991.672
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk        86.660
  Leaf        586.285
  Total       672.945
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------------
  Type     Gate       Wire       Total
  --------------------------------------
  Top        0.000      0.000      0.000
  Trunk     91.521     12.552    104.073
  Leaf     521.893    194.989    716.882
  Total    613.414    207.541    820.955
  --------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -------------------------------------------------
  Total      Average    Std. Dev.    Min      Max
  -------------------------------------------------
  521.892     0.897       0.001      0.884    0.897
  -------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.071       2       0.006       0.005      0.002    0.009    {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  Leaf        0.071       6       0.019       0.001      0.018    0.020    {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  BUF_X32    buffer      1        13.034
  BUF_X16    buffer      6        39.900
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.050     0.064     0.013       0.040         0.014           0.011           0.058        0.003     100% {0.050, 0.064}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.050     0.064     0.013       0.040         0.014           0.011           0.058        0.003     100% {0.050, 0.064}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2841.46)
Total number of fetched objects 5925
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 5925
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2873.29 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2873.29 CPU=0:00:00.3 REAL=0:00:01.0)
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0581198
	 Executing: set_clock_latency -source -early -max -rise -0.0581198 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0581198
	 Executing: set_clock_latency -source -late -max -rise -0.0581198 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0561196
	 Executing: set_clock_latency -source -early -max -fall -0.0561196 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0561196
	 Executing: set_clock_latency -source -late -max -fall -0.0561196 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0439708
	 Executing: set_clock_latency -source -early -min -rise -0.0439708 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0439708
	 Executing: set_clock_latency -source -late -min -rise -0.0439708 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0409443
	 Executing: set_clock_latency -source -early -min -fall -0.0409443 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0409443
	 Executing: set_clock_latency -source -late -min -fall -0.0409443 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.8 real=0:00:00.8)
Clock DAG stats after update timingGraph:
  cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
  sink counts      : regular=582, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=582
  misc counts      : r=1, pp=0
  cell areas       : b=52.934um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=52.934um^2
  cell capacitance : b=91.521fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=91.521fF
  sink capacitance : total=521.892fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
  wire capacitance : top=0.000fF, trunk=12.552fF, leaf=194.989fF, total=207.541fF
  wire lengths     : top=0.000um, trunk=116.022um, leaf=1875.650um, total=1991.672um
  hp wire lengths  : top=0.000um, trunk=86.660um, leaf=586.285um, total=672.945um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.071ns count=2 avg=0.006ns sd=0.005ns min=0.002ns max=0.009ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Leaf  : target=0.071ns count=6 avg=0.019ns sd=0.001ns min=0.018ns max=0.020ns {6 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUF_X32: 1 BUF_X16: 6 
Primary reporting skew groups after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
Skew group summary after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.050, max=0.064, avg=0.058, sd=0.003], skew [0.013 vs 0.040], 100% {0.050, 0.064} (wid=0.017 ws=0.014) (gid=0.049 gs=0.002)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:15.6 real=0:00:15.7)
Runtime Summary
===============
Clock Runtime:  (57%) Core CTS           5.58 (Init 1.17, Construction 1.52, Implementation 2.09, eGRPC 0.29, PostConditioning 0.17, Other 0.35)
Clock Runtime:  (30%) CTS services       2.95 (RefinePlace 0.27, EarlyGlobalClock 0.38, NanoRoute 2.20, ExtractRC 0.10, TimingAnalysis 0.00)
Clock Runtime:  (12%) Other CTS          1.26 (Init 0.18, CongRepair/EGR-DP 0.30, TimingUpdate 0.78, Other 0.00)
Clock Runtime: (100%) Total              9.80

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:09.8/0:00:09.9 (1.0), totSession cpu/real = 0:01:34.9/0:04:59.5 (0.3), mem = 2750.1M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1998.6M, totSessionCpu=0:01:35 **
**WARN: (IMPOPT-576):	112 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:34.9/0:04:59.5 (0.3), mem = 2750.1M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2022.1M, totSessionCpu=0:01:35 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2776.9M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2774.95)
Total number of fetched objects 5925
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2818.16 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2818.16 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:36 mem=2818.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.005  | -0.005  |  0.943  |
|           TNS (ns):| -0.041  | -0.041  |  0.000  |
|    Violating Paths:|   13    |   13    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.511%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 2036.0M, totSessionCpu=0:01:36 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:01:36.3/0:05:00.9 (0.3), mem = 2790.2M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:36.5/0:05:01.1 (0.3), mem = 2792.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:36.7/0:05:01.3 (0.3), mem = 2975.9M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:36.7/0:05:01.3 (0.3), mem = 2975.9M
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:37.0/0:05:01.6 (0.3), mem = 2906.9M
*** Starting optimizing excluded clock nets MEM= 2906.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2906.9M) ***
*** Starting optimizing excluded clock nets MEM= 2906.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2906.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:37.0/0:05:01.6 (0.3), mem = 2906.9M
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.51%|        -|  -0.005|  -0.041|   0:00:00.0| 2964.1M|
|   70.51%|        -|  -0.005|  -0.041|   0:00:00.0| 2964.1M|
+---------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2964.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:37.2/0:05:01.8 (0.3), mem = 2907.0M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:37.2/0:05:01.9 (0.3), mem = 2907.0M
*info: 8 clock nets excluded
*info: 7 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.005  TNS Slack -0.041 
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  -0.005|  -0.041|   70.51%|   0:00:00.0| 2964.2M|nangate_view_setup|  reg2reg| acc_reg_out_reg[14]15/D  |
|  -0.002|  -0.003|   70.51%|   0:00:01.0| 2996.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.003|   70.51%|   0:00:00.0| 2996.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.003|   70.51%|   0:00:00.0| 2997.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|  -0.002|  -0.002|   70.52%|   0:00:00.0| 3005.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[10]13/D  |
|   0.000|   0.000|   70.52%|   0:00:00.0| 3005.4M|                NA|       NA| NA                       |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=3005.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=3005.4M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:37.9/0:05:02.5 (0.3), mem = 2923.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:38.1/0:05:02.7 (0.3), mem = 2978.5M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.001  TNS Slack 0.000 Density 70.52
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.52%|        -|   0.001|   0.000|   0:00:00.0| 2982.5M|
|   70.52%|        0|   0.001|   0.000|   0:00:00.0| 3010.1M|
|   70.52%|        0|   0.001|   0.000|   0:00:00.0| 3010.1M|
|   70.52%|        0|   0.001|   0.000|   0:00:01.0| 3010.1M|
|   70.52%|        0|   0.001|   0.000|   0:00:00.0| 3010.1M|
|   70.52%|        0|   0.001|   0.000|   0:00:00.0| 3010.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.001  TNS Slack 0.000 Density 70.52
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 3 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
*** Starting place_detail (0:01:39 mem=3010.1M) ***
Total net bbox length = 4.802e+04 (2.380e+04 2.422e+04) (ext = 1.066e+04)
Move report: Detail placement moves 1 insts, mean move: 0.19 um, max move: 0.19 um 
	Max move on inst (FE_OFC101_n2057): (85.69, 29.68) --> (85.50, 29.68)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2994.1MB
Summary Report:
Instances move: 1 (out of 4653 movable)
Instances flipped: 0
Mean displacement: 0.19 um
Max displacement: 0.19 um (Instance: FE_OFC101_n2057) (85.69, 29.68) -> (85.5, 29.68)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
Total net bbox length = 4.802e+04 (2.380e+04 2.422e+04) (ext = 1.066e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2994.1MB
*** Finished place_detail (0:01:39 mem=2994.1M) ***
*** maximum move = 0.19 um ***
*** Finished re-routing un-routed nets (2994.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3010.1M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:38.8/0:05:03.4 (0.3), mem = 3010.1M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2930.05M, totSessionCpu=0:01:39).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting place_detail (0:01:39 mem=2930.0M) ***
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] rst_n
**WARN: [IO pin not placed] start
**WARN: [IO pin not placed] preload_valid
**WARN: [IO pin not placed] preload_addr[3]
**WARN: [IO pin not placed] preload_addr[2]
**WARN: [IO pin not placed] preload_addr[1]
**WARN: [IO pin not placed] preload_addr[0]
**WARN: [IO pin not placed] preload_data[7]
**WARN: [IO pin not placed] preload_data[6]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 112 / 112 = 100.00%
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 1144209.9467235594056547
Move report: Detail placement moves 646 insts, mean move: 1.44 um, max move: 8.52 um 
	Max move on inst (U4227): (96.14, 63.28) --> (94.62, 56.28)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2907.0MB
Summary Report:
Instances move: 646 (out of 4653 movable)
Instances flipped: 0
Mean displacement: 1.44 um
Max displacement: 8.52 um (Instance: U4227) (96.14, 63.28) -> (94.62, 56.28)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2907.0MB
*** Finished place_detail (0:01:41 mem=2907.0M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2888.48)
Total number of fetched objects 5925
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2947.69 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2947.69 CPU=0:00:00.6 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 2002
[NR-eGR] Read 5569 nets ( ignored 7 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 5562
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5562 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.17% V. EstWL: 4.193560e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        22( 0.23%)         4( 0.04%)   ( 0.27%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        22( 0.03%)         4( 0.01%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  18586 
[NR-eGR]  metal2   (2V)         13588  22812 
[NR-eGR]  metal3   (3H)         20208   7361 
[NR-eGR]  metal4   (4V)          9321    810 
[NR-eGR]  metal5   (5H)          1769    663 
[NR-eGR]  metal6   (6V)          3228     13 
[NR-eGR]  metal7   (7H)             8      5 
[NR-eGR]  metal8   (8V)            17      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        48138  50250 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 47919um
[NR-eGR] Total length: 48138um, number of vias: 50250
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.18 sec, Curr Mem: 2900.67 MB )
Extraction called for design 'top' of instances=4660 and nets=5609 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2900.672M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:42.7/0:05:07.4 (0.3), mem = 2935.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.7), totSession cpu/real = 0:01:42.8/0:05:07.4 (0.3), mem = 2935.8M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2933.75)
Total number of fetched objects 5925
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2944.87 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2944.87 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:43.7/0:05:08.4 (0.3), mem = 2944.9M
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.01|       0|       0|       0| 70.52%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.01|       0|       0|       0| 70.52%| 0:00:00.0|  2995.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2995.9M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:44.0/0:05:08.7 (0.3), mem = 2931.9M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.003 (bump = 0.003)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> -0.005
Begin: GigaOpt TNS non-legal recovery
GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:44.1/0:05:08.7 (0.3), mem = 2931.9M
*info: 8 clock nets excluded
*info: 7 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.005 Density 70.52
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.946| 0.000|
|reg2reg   |-0.003|-0.005|
|HEPG      |-0.003|-0.005|
|All Paths |-0.003|-0.005|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.003ns TNS -0.005ns; HEPG WNS -0.003ns TNS -0.005ns; all paths WNS -0.003ns TNS -0.005ns; Real time 0:00:25.0
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  -0.003|   -0.003|  -0.005|   -0.005|   70.52%|   0:00:00.0| 2989.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[14]15/D  |
|   0.000|    0.002|   0.000|    0.000|   70.60%|   0:00:00.0| 3016.2M|nangate_view_setup|       NA| NA                       |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=3016.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3016.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.946|0.000|
|reg2reg   |0.002|0.000|
|HEPG      |0.002|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.002ns TNS 0.000ns; HEPG WNS 0.002ns TNS 0.000ns; all paths WNS 0.002ns TNS 0.000ns; Real time 0:00:25.0
*** Starting place_detail (0:01:44 mem=3016.2M) ***
Total net bbox length = 4.798e+04 (2.371e+04 2.427e+04) (ext = 1.066e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 4.715%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3016.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3000.2MB
Summary Report:
Instances move: 0 (out of 4658 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.798e+04 (2.371e+04 2.427e+04) (ext = 1.066e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3000.2MB
*** Finished place_detail (0:01:44 mem=3000.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3000.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3016.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 70.60
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.946|0.000|
|reg2reg   |0.002|0.000|
|HEPG      |0.002|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3016.2M) ***

*** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:44.5/0:05:09.1 (0.3), mem = 2934.1M
End: GigaOpt TNS non-legal recovery
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 5611 nets : 

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=4665 and nets=5613 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2962.766M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2960.77)
Total number of fetched objects 5929
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2944.8 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2944.8 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:46 mem=2944.8M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 2002
[NR-eGR] Read 5573 nets ( ignored 7 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5566
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5566 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 4.199300e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        22( 0.23%)         3( 0.03%)   ( 0.26%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        22( 0.03%)         3( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 2952.80 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 2150.5M, totSessionCpu=0:01:46 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.946  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.601%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:11, real = 0:00:12, mem = 2150.8M, totSessionCpu=0:01:46 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.002 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.890
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          11.17             12          0.000 ns          0.002 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.890
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          21.28             22          0.000 ns          0.002 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         112  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 144 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:27.2/0:00:28.6 (1.0), totSession cpu/real = 0:01:46.5/0:05:12.3 (0.3), mem = 2964.1M
#% End ccopt_design (date=08/01 12:50:26, total cpu=0:00:27.3, real=0:00:29.0, peak res=2156.5M, current mem=2054.3M)
@@file 4: time_design -post_cts
*** time_design #2 [begin] : totSession cpu/real = 0:01:46.5/0:05:12.3 (0.3), mem = 2838.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2838.1M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.946  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.601%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.38 sec
Total Real time: 1.0 sec
Total Memory Usage: 2838.335938 Mbytes
*** time_design #2 [finish] : cpu/real = 0:00:00.4/0:00:01.5 (0.2), totSession cpu/real = 0:01:46.9/0:05:13.8 (0.3), mem = 2838.3M
@@file 5: time_design -post_cts -hold
*** time_design #3 [begin] : totSession cpu/real = 0:01:46.9/0:05:13.8 (0.3), mem = 2838.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2818.8M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2824.84)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 5929
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2860.05 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2860.05 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:48 mem=2860.1M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 nangate_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.110  | -0.020  | -0.110  |
|           TNS (ns):| -59.806 | -0.221  | -59.586 |
|    Violating Paths:|   600   |   18    |   582   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 70.601%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.09 sec
Total Real time: 1.0 sec
Total Memory Usage: 2795.5625 Mbytes
*** time_design #3 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:48.0/0:05:14.9 (0.3), mem = 2795.6M
@@file 6: set_db opt_drv_fix_max_cap true
@@file 7: set_db opt_drv_fix_max_tran true
@@file 8: set_db opt_fix_fanout_load true
@@file 9: opt_design -post_cts -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2022.6M, totSessionCpu=0:01:48 **
**WARN: (IMPOPT-576):	112 nets have unplaced terms. 
*** opt_design #1 [begin] : totSession cpu/real = 0:01:48.0/0:05:14.9 (0.3), mem = 2795.6M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:48.0/0:05:14.9 (0.3), mem = 2795.6M
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:06, real = 0:00:07, mem = 2045.8M, totSessionCpu=0:01:54 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2817.6M)
*** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:01:54.4/0:05:21.4 (0.4), mem = 2817.6M
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:55 mem=2823.6M ***
*** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:54.6/0:05:21.6 (0.4), mem = 2823.6M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2823.62)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 5929
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2866.83 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2866.83 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:56 mem=2866.8M)

Active hold views:
 nangate_view_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:56 mem=2898.8M ***
OPTC: user 20.0
Done building hold timer [15591 node(s), 35450 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:01:56 mem=2898.8M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2887.31)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 5929
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2866.83 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2866.83 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:57 mem=2866.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:01:57 mem=2866.8M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: nangate_view_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.946  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.110  | -0.020  | -0.110  |
|           TNS (ns):| -59.806 | -0.221  | -59.586 |
|    Violating Paths:|   600   |   18    |   582   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.601%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 2076.4M, totSessionCpu=0:01:57 **
*** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:02.8/0:00:02.9 (1.0), totSession cpu/real = 0:01:57.5/0:05:24.5 (0.4), mem = 2840.8M
*** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:57.5/0:05:24.5 (0.4), mem = 2840.8M
*info: Run opt_design holdfix with 1 thread.
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:01:58 mem=3055.6M density=70.601% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.110|   -59.81|     600|          0|       0(     0)|   70.60%|   0:00:00.0|  3055.6M|
|   1|  -0.110|   -59.81|     600|          0|       0(     0)|   70.60%|   0:00:00.0|  3055.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.110|   -59.81|     600|          0|       0(     0)|   70.60%|   0:00:00.0|  3055.6M|
|   1|  -0.110|   -59.60|     587|         18|       0(     0)|   70.71%|   0:00:00.0|  3055.6M|
|   2|  -0.110|   -59.59|     582|          5|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
|   3|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 23 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
|   1|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
|   1|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase IV ......
Executing transform: AddBuffer + Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
|   1|  -0.110|   -59.59|     582|          0|       0(     0)|   70.74%|   0:00:00.0|  3055.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:01:58 mem=3055.6M density=70.736% ***

*info:
*info: Added a total of 23 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           15 cells of type 'BUF_X1' used
*info:            8 cells of type 'CLKBUF_X1' used

*** Starting place_detail (0:01:58 mem=3034.6M) ***
Total net bbox length = 4.801e+04 (2.372e+04 2.428e+04) (ext = 1.066e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3018.6MB
Summary Report:
Instances move: 0 (out of 4681 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.801e+04 (2.372e+04 2.428e+04) (ext = 1.066e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3018.6MB
*** Finished place_detail (0:01:58 mem=3018.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3018.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3034.6M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:01:58 mem=3044.6M density=70.736%) ***
**INFO: total 1474 insts, 1306 nets marked don't touch
**INFO: total 1474 insts, 1306 nets marked don't touch DB property
**INFO: total 1474 insts, 1306 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.0/0:00:00.9 (1.0), totSession cpu/real = 0:01:58.4/0:05:25.4 (0.4), mem = 2955.5M
*** Steiner Routed Nets: 1.562%; Threshold: 100; Threshold for Hold: 100
Re-routed 37 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Extraction called for design 'top' of instances=4688 and nets=5636 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2955.523M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2944.01)
Total number of fetched objects 5952
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2971.22 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2971.22 CPU=0:00:00.6 REAL=0:00:01.0)
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
OPTC: user 20.0
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.00425
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 10070 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10070
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 2002
[NR-eGR] Read 5596 nets ( ignored 7 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5589
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5589 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.17% V. EstWL: 4.201540e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        24( 0.25%)         3( 0.03%)   ( 0.28%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        24( 0.03%)         3( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 3003.22 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:12, real = 0:00:12, mem = 2134.7M, totSessionCpu=0:02:00 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2939.73)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 5952
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2966.94 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2966.94 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:01 mem=2966.9M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2910.45)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 5952
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2969.66 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2969.66 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:02 mem=2969.7M)

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.946  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.110  |  0.001  | -0.110  |
|           TNS (ns):| -59.586 |  0.000  | -59.586 |
|    Violating Paths:|   582   |    0    |   582   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.736%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:14, real = 0:00:15, mem = 2170.9M, totSessionCpu=0:02:02 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.002 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.890
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           15.8             18          0.000 ns          0.002 ns  opt_design_postcts_hold
Info: Destroy the CCOpt slew target map.
*** opt_design #1 [finish] : cpu/real = 0:00:14.3/0:00:15.5 (0.9), totSession cpu/real = 0:02:02.3/0:05:30.4 (0.4), mem = 2940.8M
#@ End verbose source: _5_CTS.tcl
0
@innovus 18> source _6_Route.tcl 
#@ Begin verbose source (pre): source _6_Route.tcl 
@@file 1: set_db route_design_with_timing_driven 1
@@file 2: set_db route_design_with_si_driven 1
@@file 3: set_db route_design_selected_net_only 1
@@file 4: set_db route_design_top_routing_layer 10
#WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
@@file 5: set_db route_design_bottom_routing_layer 1
#WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
@@file 6: set_db route_design_detail_end_iteration 1
@@file 7: route_design -global_detail 
#% Begin route_design (date=08/01 12:51:24, mem=2076.2M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2076.22 (MB), peak = 2317.05 (MB)
#WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2076.22 (MB), peak = 2317.05 (MB)
#% End route_design (date=08/01 12:51:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=2076.2M, current mem=2076.2M)
**ERROR: (IMPSE-110):	File '_6_Route.tcl' line 7: errors out.
#@ End verbose source _6_Route.tcl


@innovus 19> source _6_Route.tcl 

#@ Begin verbose source (pre): source _6_Route.tcl 
@@file 1: set_db route_design_with_timing_driven 1
@@file 2: set_db route_design_with_si_driven 1
@@file 3: set_db route_design_selected_net_only 1
@@file 4: set_db route_design_top_routing_layer 10
#WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
@@file 5: set_db route_design_bottom_routing_layer 1
#WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
@@file 6: set_db route_design_detail_end_iteration 1 
#@ End verbose source: _6_Route.tcl
1 1
@innovus 20> set_db route_design_with_timing_driven 1
@innovus 21> set_db route_design_with_eco 0
@innovus 22> set_db route_design_with_si_driven 1
@innovus 23> set_db route_design_selected_net_only 1
@innovus 24> set_db route_design_with_timing_driven true
@innovus 25> set_db route_design_with_si_driven true
@innovus 26> route_design -global_detail
#% Begin route_design (date=08/01 12:53:07, mem=2078.0M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.98 (MB), peak = 2317.05 (MB)
#WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.98 (MB), peak = 2317.05 (MB)
#% End route_design (date=08/01 12:53:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=2078.0M, current mem=2078.0M)
@innovus 27> 

route_design -global_detail

#% Begin route_design (date=08/01 12:53:41, mem=2077.9M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.91 (MB), peak = 2317.05 (MB)
#WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.91 (MB), peak = 2317.05 (MB)
#% End route_design (date=08/01 12:53:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2077.9M, current mem=2077.9M)


@innovus 28> route_design 

#% Begin route_design (date=08/01 12:53:51, mem=2077.9M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.91 (MB), peak = 2317.05 (MB)
#WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.91 (MB), peak = 2317.05 (MB)
#% End route_design (date=08/01 12:53:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2077.9M, current mem=2077.9M)


@innovus 29> set_db route_design_detail_use_multi_cut_via_effort medium

1 medium
@innovus 30> set_db timing_analysis_type ocv
1 ocv
@innovus 31> route_opt_design 
*** route_opt_design #1 [begin] : totSession cpu/real = 0:02:08.7/0:09:02.4 (0.2), mem = 2818.7M
GigaOpt running with 1 threads.
nangate_rc_typical has no qx tech file defined
**INFO: Running RouteOpt flow with FullDrOpt.
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_hold_target_slack_auto_flow                   0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                    { nangate_view_hold}
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_design_bottom_routing_layer                              1
route_design_detail_end_iteration                              1
route_design_detail_use_multi_cut_via_effort                   medium
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                8.5
route_design_selected_net_only                                 true
route_design_top_routing_layer                                 10
route_design_with_eco                                          false
route_design_with_si_driven                                    true
route_design_with_timing_driven                                true
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
RODC: v2.7s
nangate_rc_typical has no qx tech file defined
AAE_INFO: Pre Route call back at the beginning of routeDesign
**INFO: flowCheckPoint #1 GlobalDetailRoute
*** RouteDesign #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:02:14.9/0:09:08.7 (0.2), mem = 2818.7M
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2036.93 (MB), peak = 2317.05 (MB)
#WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2036.93 (MB), peak = 2317.05 (MB)
*** RouteDesign #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:14.9/0:09:08.7 (0.2), mem = 2803.7M
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.890
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          12.96            218                                      route_opt_design
*** route_opt_design #1 [finish] : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:02:15.2/0:09:09.0 (0.2), mem = 2805.7M


@innovus 32> source _6_Route.tcl 

#@ Begin verbose source (pre): source _6_Route.tcl 
@@file 1: set_db route_design_with_timing_driven 1
@@file 2: set_db route_design_with_si_driven 1
@@file 3: set_db route_design_selected_net_only 1
@@file 4: set_db route_design_top_routing_layer 10
#WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
@@file 5: set_db route_design_bottom_routing_layer 1
#WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
@@file 6: set_db route_design_detail_end_iteration 1 
@@file 7: set_db route_design_detail_use_multi_cut_via_effort medium
@@file 8: set_db timing_analysis_type ocv
@@file 9: route_opt_design
*** route_opt_design #2 [begin] : totSession cpu/real = 0:02:16.4/0:09:51.0 (0.2), mem = 2805.7M
GigaOpt running with 1 threads.
nangate_rc_typical has no qx tech file defined
**INFO: Running RouteOpt flow with FullDrOpt.
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_hold_target_slack_auto_flow                   0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                    { nangate_view_hold}
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_design_bottom_routing_layer                              1
route_design_detail_end_iteration                              1
route_design_detail_use_multi_cut_via_effort                   medium
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                8.5
route_design_selected_net_only                                 true
route_design_top_routing_layer                                 10
route_design_with_eco                                          false
route_design_with_si_driven                                    true
route_design_with_timing_driven                                true
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
RODC: v2.7s
nangate_rc_typical has no qx tech file defined
**INFO: flowCheckPoint #2 GlobalDetailRoute
*** RouteDesign #1 [begin] (route_opt_design #2) : totSession cpu/real = 0:02:22.6/0:09:57.2 (0.2), mem = 2805.7M
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2037.78 (MB), peak = 2317.05 (MB)
#WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2037.78 (MB), peak = 2317.05 (MB)
*** RouteDesign #1 [finish] (route_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:22.6/0:09:57.2 (0.2), mem = 2803.7M
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.890
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            7.7             49                                      route_opt_design
*** route_opt_design #2 [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:02:22.9/0:09:57.5 (0.2), mem = 2803.7M
**ERROR: (IMPSE-110):	File '_6_Route.tcl' line 9: errors out.
#@ End verbose source _6_Route.tcl


@innovus 33> time_design -post_route 

Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** time_design #4 [begin] : totSession cpu/real = 0:02:23.9/0:10:33.5 (0.2), mem = 2803.7M
**WARN: (IMPOPT-7139):	'set_db extract_rc_coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Extraction called for design 'top' of instances=4688 and nets=5636 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2803.7M)
Extracted 10.0023% (CPU Time= 0:00:00.0  MEM= 2867.7M)
Extracted 20.0029% (CPU Time= 0:00:00.1  MEM= 2867.7M)
Extracted 30.002% (CPU Time= 0:00:00.1  MEM= 2867.7M)
Extracted 40.0026% (CPU Time= 0:00:00.1  MEM= 2867.7M)
Extracted 50.0033% (CPU Time= 0:00:00.1  MEM= 2867.7M)
Extracted 60.0023% (CPU Time= 0:00:00.1  MEM= 2867.7M)
Extracted 70.0029% (CPU Time= 0:00:00.1  MEM= 2867.7M)
Extracted 80.002% (CPU Time= 0:00:00.2  MEM= 2867.7M)
Extracted 90.0026% (CPU Time= 0:00:00.2  MEM= 2867.7M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 2867.7M)
Number of Extracted Resistors     : 111814
Number of Extracted Ground Cap.   : 117300
Number of Extracted Coupling Cap. : 0
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2843.703M)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'top' of instances=4688 and nets=5636 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2830.2M)
Extracted 10.0023% (CPU Time= 0:00:00.1  MEM= 2870.2M)
Extracted 20.0029% (CPU Time= 0:00:00.1  MEM= 2870.2M)
Extracted 30.002% (CPU Time= 0:00:00.1  MEM= 2870.2M)
Extracted 40.0026% (CPU Time= 0:00:00.1  MEM= 2870.2M)
Extracted 50.0033% (CPU Time= 0:00:00.1  MEM= 2870.2M)
Extracted 60.0023% (CPU Time= 0:00:00.1  MEM= 2870.2M)
Extracted 70.0029% (CPU Time= 0:00:00.1  MEM= 2870.2M)
Extracted 80.002% (CPU Time= 0:00:00.2  MEM= 2870.2M)
Extracted 90.0026% (CPU Time= 0:00:00.2  MEM= 2870.2M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 2870.2M)
Number of Extracted Resistors     : 111814
Number of Extracted Ground Cap.   : 117238
Number of Extracted Coupling Cap. : 183468
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2854.2M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2858.234M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2865.77 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2865.77)
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
Total number of fetched objects 5952
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 5636,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2929.7 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2929.7 CPU=0:00:01.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2921.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2921.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2858.81)
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 5952. 
Total number of fetched objects 5952
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 5636,  2.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2903.5 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2903.5 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:02:27 mem=2903.5M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.041  |  0.041  |  0.529  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (539)      |   -0.405   |     1 (539)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.736%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.82 sec
Total Real time: 5.0 sec
Total Memory Usage: 2877.835938 Mbytes
*** time_design #4 [finish] : cpu/real = 0:00:03.8/0:00:05.5 (0.7), totSession cpu/real = 0:02:27.7/0:10:39.0 (0.2), mem = 2877.8M
0
@innovus 34> time_design -post_route -hold 

*** time_design #5 [begin] : totSession cpu/real = 0:02:28.3/0:11:02.6 (0.2), mem = 2877.8M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'top' of instances=4688 and nets=5636 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_mGreev.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2877.8M)
Extracted 10.0023% (CPU Time= 0:00:00.1  MEM= 2941.8M)
Extracted 20.0029% (CPU Time= 0:00:00.1  MEM= 2941.8M)
Extracted 30.002% (CPU Time= 0:00:00.1  MEM= 2941.8M)
Extracted 40.0026% (CPU Time= 0:00:00.1  MEM= 2941.8M)
Extracted 50.0033% (CPU Time= 0:00:00.1  MEM= 2941.8M)
Extracted 60.0023% (CPU Time= 0:00:00.1  MEM= 2941.8M)
Extracted 70.0029% (CPU Time= 0:00:00.1  MEM= 2941.8M)
Extracted 80.002% (CPU Time= 0:00:00.2  MEM= 2941.8M)
Extracted 90.0026% (CPU Time= 0:00:00.2  MEM= 2941.8M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 2941.8M)
Number of Extracted Resistors     : 111814
Number of Extracted Ground Cap.   : 117238
Number of Extracted Coupling Cap. : 183468
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2917.8M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2917.836M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2870.64)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
Total number of fetched objects 5952
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 5636,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2897.95 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2897.95 CPU=0:00:01.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2897.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2897.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2863.06)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 5952. 
Total number of fetched objects 5952
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 5636,  24.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2907.75 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2907.75 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:02:32 mem=2907.8M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 nangate_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.547  | -0.043  | -0.547  |
|           TNS (ns):|-232.965 | -17.408 |-217.348 |
|    Violating Paths:|  1164   |   580   |   739   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 70.736%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.46 sec
Total Real time: 4.0 sec
Total Memory Usage: 2837.046875 Mbytes
Reset AAE Options
*** time_design #5 [finish] : cpu/real = 0:00:03.5/0:00:03.8 (0.9), totSession cpu/real = 0:02:31.8/0:11:06.4 (0.2), mem = 2837.0M
0
@innovus 35> set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load true
@innovus 36> eval_legacy { setDelayCalMode -engine default -siAware true }
@innovus 37> opt_design -post_route -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2061.2M, totSessionCpu=0:02:32 **
**ERROR: (IMPOPT-608):	Design is not routed yet.
Design is preRoute state
@innovus 38> set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load true
@innovus 39> eval_legacy { setDelayCalMode -engine default -siAware true }
@innovus 40> **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2061.2M, totSessionCpu=0:02:32 **
**ERROR: (IMPOPT-608):	Design is not routed yet.
Design is preRoute state


@innovus 40> 
@innovus 40> route_opt_design 

*** route_opt_design #3 [begin] : totSession cpu/real = 0:02:33.8/0:12:17.1 (0.2), mem = 2837.0M
GigaOpt running with 1 threads.
nangate_rc_typical has no qx tech file defined
**INFO: Running RouteOpt flow with FullDrOpt.
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_enable_si                                             true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_cap_table_basic                                     true
extract_rc_cap_table_extended                                  false
extract_rc_coupled                                             true
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              post_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_hold_target_slack_auto_flow                   0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                    { nangate_view_hold}
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_design_bottom_routing_layer                              1
route_design_detail_end_iteration                              1
route_design_detail_use_multi_cut_via_effort                   medium
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                8.5
route_design_selected_net_only                                 true
route_design_top_routing_layer                                 10
route_design_with_eco                                          false
route_design_with_si_driven                                    true
route_design_with_timing_driven                                true
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
RODC: v2.7s
nangate_rc_typical has no qx tech file defined
**INFO: flowCheckPoint #3 GlobalDetailRoute
*** RouteDesign #1 [begin] (route_opt_design #3) : totSession cpu/real = 0:02:40.0/0:12:23.3 (0.2), mem = 2837.0M
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.16 (MB), peak = 2317.05 (MB)
#WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.16 (MB), peak = 2317.05 (MB)
*** RouteDesign #1 [finish] (route_opt_design #3) : cpu/real = 0:00:00.0/0:00:00.0 (2.9), totSession cpu/real = 0:02:40.0/0:12:23.3 (0.2), mem = 2837.0M
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.890
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          17.38            146                                      route_opt_design
*** route_opt_design #3 [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:02:40.3/0:12:23.7 (0.2), mem = 2853.0M


@innovus 41> set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load true
1 true
@innovus 42> opt_design -post_route -hold

**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2059.1M, totSessionCpu=0:02:41 **
1
**ERROR: (IMPOPT-608):	Design is not routed yet.
Design is preRoute state
1
@innovus 43> set_db route_design_with_eco 1
@innovus 44> set_db route_design_selected_net_only 0
@innovus 45> set_db route_design_with_timing_driven true
@innovus 46> set_db route_design_with_si_driven true
@innovus 47> #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2059.58 (MB), peak = 2317.05 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
delaycal_enable_high_fanout                                  true
delaycal_enable_si                                           true
delaycal_ignore_net_load                                     false
delaycal_socv_accuracy_mode                                  low
setAnalysisMode -cts                                         postCTS
setAnalysisMode -skew                                        true
setDelayCalMode -engine                                      aae
design_process_node                                          45
extract_rc_cap_table_basic                                   true
extract_rc_cap_table_extended                                false
extract_rc_coupled                                           true
extract_rc_coupling_cap_threshold                            0.1
extract_rc_engine                                            post_route
extract_rc_relative_cap_threshold                            1.0
extract_rc_total_cap_threshold                               0.0
route_design_bottom_routing_layer                            1
route_design_detail_end_iteration                            1
route_design_detail_use_multi_cut_via_effort                 medium
route_design_extract_third_party_compatible                  false
route_design_global_exp_timing_driven_std_delay              8.5
route_design_selected_net_only                               false
route_design_top_routing_layer                               10
route_design_with_eco                                        true
route_design_with_si_driven                                  true
route_design_with_timing_driven                              true
setNanoRouteMode -drouteStartIteration                       0
getAnalysisMode -cts                                         postCTS
getAnalysisMode -skew                                        true
getDelayCalMode -engine                                      aae
get_power_analysis_mode -report_power_quiet                  false
getNanoRouteMode -drouteStartIteration                       0
getAnalysisMode -cts                                         postCTS
getAnalysisMode -skew                                        true
#nangate_rc_typical has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
eval_legacy { checkPlace -ignoreOutOfcore -placeLegalityChecks -noHalo -preserveMaskShift -noHardfence }
Begin checking placement ... (start mem=2851.0M, init mem=2851.0M)
*info: Placed = 4688           (Fixed = 7)
*info: Unplaced = 0           
Placement Density:70.74%(9620/13600)
Placement Density (including fixed std cells):70.74%(9620/13600)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2851.0M)
@innovus 48> 
changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (7) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2851.0M) ***
route_global_detail 
#% Begin route_global_detail (date=08/01 12:59:30, mem=2059.6M)

route_global_detail

#Start route_global_detail on Fri Aug  1 12:59:30 2025
#
#WARNING (NRIF-78) The option route_design_with_eco combined with route_design_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_design_with_eco combined with route_design_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 137.18000 136.36000 ).
#WARNING (NRDB-856)   around ( 43.42000 59.82800 ) of NET clk on LAYER metal2 is off Y minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 43.42000 59.82800 ) of NET clk on LAYER metal3 is off Y minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 44.58900 59.82800 ) of NET clk on LAYER metal3 is off X and Y minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 44.58900 59.82800 ) of NET clk on LAYER metal2 is off X and Y minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 44.58900 59.82800 ) of NET clk on LAYER metal1 is off X and Y minimum feature grid (0.00500).
#num needed restored net=0
#need_extraction net=0 (total=5636)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
#Total number of routable nets = 5596.
#Total number of nets in the design = 5636.
#5589 routable nets do not have any wires.
#7 routable nets have routed wires.
#5589 nets will be global routed.
#7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Aug  1 12:59:30 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2064.91 (MB), peak = 2317.05 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2068.97 (MB), peak = 2317.05 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Finished routing data preparation on Fri Aug  1 12:59:30 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.17 (MB)
#Total memory = 2068.97 (MB)
#Peak memory = 2317.05 (MB)
#
#
#Start global routing on Fri Aug  1 12:59:30 2025
#
#
#Start global routing initialization on Fri Aug  1 12:59:30 2025
#
#Number of eco nets is 1
#
#Start global routing data preparation on Fri Aug  1 12:59:30 2025
#
#Start routing resource analysis on Fri Aug  1 12:59:30 2025
#
#Routing resource analysis is done on Fri Aug  1 12:59:30 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         266         708        4225    63.91%
#  metal2         V         613         109        4225     0.99%
#  metal3         H         928          46        4225     0.00%
#  metal4         V         410          79        4225     3.98%
#  metal5         H         453          33        4225     0.00%
#  metal6         V         417          72        4225     3.98%
#  metal7         H         129          32        4225     8.28%
#  metal8         V         117          45        4225    15.91%
#  metal9         H          35          29        4225    44.69%
#  metal10        V          38          28        4225    40.90%
#  --------------------------------------------------------------
#  Total                   3409      26.41%       42250    18.26%
#
#  8 nets (0.14%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Aug  1 12:59:30 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2070.30 (MB), peak = 2317.05 (MB)
#
#
#Global routing initialization is done on Fri Aug  1 12:59:30 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2071.19 (MB), peak = 2317.05 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2081.27 (MB), peak = 2317.05 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2083.53 (MB), peak = 2317.05 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2083.92 (MB), peak = 2317.05 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
#Total number of routable nets = 5596.
#Total number of nets in the design = 5636.
#
#5596 routable nets have routed wires.
#7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            5589  
#-----------------------------
#        Total            5589  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  7            5589  
#------------------------------------------------
#        Total                  7            5589  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2      154(3.64%)     59(1.40%)      9(0.21%)      1(0.02%)   (5.28%)
#  metal3        4(0.09%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.09%)
#  metal4        7(0.17%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.17%)
#  metal5        1(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    166(0.44%)     59(0.16%)      9(0.02%)      1(0.00%)   (0.62%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.01% H + 0.61% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |              1.00 |             11.00 |    44.80    16.80    50.40    22.39 |
[hotspot] |   metal2(V)    |              2.00 |             20.00 |    84.00    22.39    89.59    33.59 |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              1.00 |              2.00 |    84.00    56.00    89.59    61.59 |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |             20.00 |             20.00 |   128.80    11.20   134.40   123.20 |
[hotspot] |   metal9(H)    |             20.00 |             20.00 |    44.80    11.20    50.40   123.20 |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal8)    20.00 | (metal2)    20.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              2.00 |              5.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 2.00/5.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   112.00    89.59   117.59   100.80 |        2.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    67.20    33.59    72.80    39.20 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    84.00    56.00    89.59    61.59 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   112.00    67.20   117.59    72.80 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 43822 um.
#Total half perimeter of net bounding box = 43155 um.
#Total wire length on LAYER metal1 = 84 um.
#Total wire length on LAYER metal2 = 11751 um.
#Total wire length on LAYER metal3 = 20023 um.
#Total wire length on LAYER metal4 = 8448 um.
#Total wire length on LAYER metal5 = 2168 um.
#Total wire length on LAYER metal6 = 1348 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 33859
#Up-Via Summary (total 33859):
#           
#-----------------------
# metal1          17728
# metal2          11464
# metal3           3594
# metal4            711
# metal5            362
#-----------------------
#                 33859 
#
#Max overcon = 7 tracks.
#Total overcon = 0.62%.
#Worst layer Gcell overcon rate = 0.17%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 15.68 (MB)
#Total memory = 2084.64 (MB)
#Peak memory = 2317.05 (MB)
#
#Finished global routing on Fri Aug  1 12:59:32 2025
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2084.00 (MB), peak = 2317.05 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start Track Assignment.
#Done with 7507 horizontal wires in 3 hboxes and 6725 vertical wires in 3 hboxes.
#Done with 1666 horizontal wires in 3 hboxes and 1354 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 42470 um.
#Total half perimeter of net bounding box = 43155 um.
#Total wire length on LAYER metal1 = 83 um.
#Total wire length on LAYER metal2 = 11394 um.
#Total wire length on LAYER metal3 = 19417 um.
#Total wire length on LAYER metal4 = 8115 um.
#Total wire length on LAYER metal5 = 2129 um.
#Total wire length on LAYER metal6 = 1332 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 33859
#Up-Via Summary (total 33859):
#           
#-----------------------
# metal1          17728
# metal2          11464
# metal3           3594
# metal4            711
# metal5            362
#-----------------------
#                 33859 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2084.05 (MB), peak = 2317.05 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 23.25 (MB)
#Total memory = 2084.05 (MB)
#Peak memory = 2317.05 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 99.17% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        0        0
#	metal5        1        1
#	Totals        1        1
#726 out of 4688 instances (15.5%) need to be verified(marked ipoed), dirty area = 5.2%.
#80.0% of the total area is being checked for drcs
#80.0% of the total area was checked
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        0        0
#	metal5        1        1
#	Totals        1        1
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2086.14 (MB), peak = 2317.05 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2085.36 (MB), peak = 2317.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 46987 um.
#Total half perimeter of net bounding box = 43155 um.
#Total wire length on LAYER metal1 = 1987 um.
#Total wire length on LAYER metal2 = 19227 um.
#Total wire length on LAYER metal3 = 17543 um.
#Total wire length on LAYER metal4 = 6059 um.
#Total wire length on LAYER metal5 = 1327 um.
#Total wire length on LAYER metal6 = 844 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 32800
#Up-Via Summary (total 32800):
#           
#-----------------------
# metal1          18688
# metal2          11499
# metal3           2186
# metal4            289
# metal5            138
#-----------------------
#                 32800 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 1.31 (MB)
#Total memory = 2085.36 (MB)
#Peak memory = 2317.05 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2085.25 (MB), peak = 2317.05 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Aug  1 12:59:46 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 1505 horizontal wires in 5 hboxes and 964 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 47636 um.
#Total half perimeter of net bounding box = 43155 um.
#Total wire length on LAYER metal1 = 1990 um.
#Total wire length on LAYER metal2 = 19421 um.
#Total wire length on LAYER metal3 = 17901 um.
#Total wire length on LAYER metal4 = 6140 um.
#Total wire length on LAYER metal5 = 1333 um.
#Total wire length on LAYER metal6 = 851 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 32800
#Up-Via Summary (total 32800):
#           
#-----------------------
# metal1          18688
# metal2          11499
# metal3           2186
# metal4            289
# metal5            138
#-----------------------
#                 32800 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 5634 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2088.75 (MB), peak = 2317.05 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2088.75 (MB), peak = 2317.05 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 47636 um.
#Total half perimeter of net bounding box = 43155 um.
#Total wire length on LAYER metal1 = 1990 um.
#Total wire length on LAYER metal2 = 19421 um.
#Total wire length on LAYER metal3 = 17901 um.
#Total wire length on LAYER metal4 = 6140 um.
#Total wire length on LAYER metal5 = 1333 um.
#Total wire length on LAYER metal6 = 851 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 32800
#Up-Via Summary (total 32800):
#           
#-----------------------
# metal1          18688
# metal2          11499
# metal3           2186
# metal4            289
# metal5            138
#-----------------------
#                 32800 
#
#route_detail Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 4.70 (MB)
#Total memory = 2088.75 (MB)
#Peak memory = 2317.05 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 21.81 (MB)
#Total memory = 2081.39 (MB)
#Peak memory = 2317.05 (MB)
#Number of warnings = 8
#Total number of warnings = 23
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Aug  1 12:59:47 2025
#
#% End route_global_detail (date=08/01 12:59:47, total cpu=0:00:17.5, real=0:00:17.0, peak res=2136.1M, current mem=2080.0M)
@innovus 49> eval_legacy { setDelayCalMode -quiet -engine aae }
@innovus 50> set_db delaycal_enable_si true
@innovus 51> reset_db delaycal_combine_mmmc
@innovus 52> set_db timing_analysis_check_type setup
@innovus 53> set_db timing_analysis_type ocv
@innovus 54> reset_db timing_analysis_cppr
@innovus 55> set_db extract_rc_engine post_route
@innovus 56> reset_db extract_rc_effort_level
@innovus 57> set_db extract_rc_coupled true
@innovus 58> set_db si_delay_separate_on_data true
@innovus 59> reset_db si_analysis_type
@innovus 60> #Default setup view is reset to nangate_view_setup.
eval_legacy { setDelayCalMode -quiet -engine aae }
@innovus 61> set_db delaycal_enable_si true
@innovus 62> reset_db delaycal_combine_mmmc
@innovus 63> set_db timing_analysis_check_type setup
@innovus 64> set_db timing_analysis_type ocv
@innovus 65> reset_db timing_analysis_cppr
@innovus 66> set_db extract_rc_engine post_route
@innovus 67> reset_db extract_rc_effort_level
@innovus 68> set_db extract_rc_coupled true
@innovus 69> set_db si_delay_separate_on_data true
@innovus 70> reset_db si_analysis_type
@innovus 71> #Default setup view is reset to nangate_view_setup.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:00:24, elapsed time = 00:00:24, memory = 2071.61 (MB), peak = 2317.05 (MB)


@innovus 71> 
@innovus 71> time_design -post_route -hold 

*** time_design #6 [begin] : totSession cpu/real = 0:03:08.8/0:15:25.4 (0.2), mem = 2832.7M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'top' of instances=4688 and nets=5636 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2832.7M)
Extracted 10.0026% (CPU Time= 0:00:00.1  MEM= 2888.7M)
Extracted 20.0032% (CPU Time= 0:00:00.1  MEM= 2888.7M)
Extracted 30.0038% (CPU Time= 0:00:00.1  MEM= 2888.7M)
Extracted 40.0024% (CPU Time= 0:00:00.1  MEM= 2888.7M)
Extracted 50.003% (CPU Time= 0:00:00.1  MEM= 2888.7M)
Extracted 60.0036% (CPU Time= 0:00:00.1  MEM= 2888.7M)
Extracted 70.0022% (CPU Time= 0:00:00.1  MEM= 2888.7M)
Extracted 80.0028% (CPU Time= 0:00:00.2  MEM= 2888.7M)
Extracted 90.0034% (CPU Time= 0:00:00.2  MEM= 2888.7M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 2888.7M)
Number of Extracted Resistors     : 82359
Number of Extracted Ground Cap.   : 87811
Number of Extracted Coupling Cap. : 142876
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2864.7M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2868.664M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2865.77 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2865.77)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
Total number of fetched objects 5952
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 5636,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2935.23 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2935.23 CPU=0:00:01.5 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2927.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2927.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2893.34)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 5952. 
Total number of fetched objects 5952
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 5636,  19.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2938.04 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2938.04 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:03:12 mem=2938.0M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 nangate_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.694  | -0.043  | -0.694  |
|           TNS (ns):|-273.008 | -17.910 |-258.277 |
|    Violating Paths:|  1164   |   580   |   747   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 70.736%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.22 sec
Total Real time: 3.0 sec
Total Memory Usage: 2864.335938 Mbytes
Reset AAE Options
*** time_design #6 [finish] : cpu/real = 0:00:03.2/0:00:03.6 (0.9), totSession cpu/real = 0:03:12.0/0:15:28.9 (0.2), mem = 2864.3M
0
@innovus 72> 
------------------------------------------------------ Timing Graph Summary #1 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       17933        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       18197     1e+02      0.032        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S4:1, S7:1, S13:0, S22:1, S23:1, 

------------------------------------------------------ Timing Graph Summary #2 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       17933        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       18197     1e+02      0.032        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S11:1, S13:0, S22:1, S23:1, 

------------------------------------------------------ Timing Graph Summary #2 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20837     1e+02          0        1.1          1          1        -    1e+02              -
 TGS6         915     1e+02       0.65       0.35          1          1        -        -              -
 TGS7       21101     1e+02      0.028        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:SH, S1:1, S13:0, S22:1, S23:1, 

------------------------------------------------------ Timing Graph Summary #3 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20837        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21101     1e+02      0.028        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S11:1, S13:0, S22:1, S23:1, 

------------------------------------------------------ Timing Graph Summary #4 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20837        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21101     1e+02      0.028        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S13:0, S22:1, S23:1, 
time_design -post_route -hold 
*** time_design #7 [begin] : totSession cpu/real = 0:03:55.3/0:19:00.8 (0.2), mem = 3068.1M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'top' of instances=6140 and nets=7088 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3068.1M)
Extracted 10.0019% (CPU Time= 0:00:00.1  MEM= 3116.1M)
Extracted 20.0021% (CPU Time= 0:00:00.1  MEM= 3116.1M)
Extracted 30.0022% (CPU Time= 0:00:00.1  MEM= 3116.1M)
Extracted 40.0024% (CPU Time= 0:00:00.1  MEM= 3116.1M)
Extracted 50.0026% (CPU Time= 0:00:00.1  MEM= 3116.1M)
Extracted 60.0027% (CPU Time= 0:00:00.2  MEM= 3116.1M)
Extracted 70.0029% (CPU Time= 0:00:00.2  MEM= 3116.1M)
Extracted 80.0031% (CPU Time= 0:00:00.2  MEM= 3116.1M)
Extracted 90.0033% (CPU Time= 0:00:00.3  MEM= 3116.1M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 3116.1M)
Number of Extracted Resistors     : 98641
Number of Extracted Ground Cap.   : 105425
Number of Extracted Coupling Cap. : 171024
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3084.1M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3084.141M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2982.95)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
Total number of fetched objects 7404
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3000.71 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3000.71 CPU=0:00:01.7 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3000.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3000.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2928.83)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7404. 
Total number of fetched objects 7404
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7088,  22.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2972.52 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2972.52 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:03:59 mem=2972.5M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 nangate_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.714  | -0.015  | -0.714  |
|           TNS (ns):|-258.876 | -0.077  |-258.800 |
|    Violating Paths:|   652   |   62    |   592   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.549%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.71 sec
Total Real time: 4.0 sec
Total Memory Usage: 2901.8125 Mbytes
Reset AAE Options
*** time_design #7 [finish] : cpu/real = 0:00:03.7/0:00:04.1 (0.9), totSession cpu/real = 0:03:59.0/0:19:04.9 (0.2), mem = 2901.8M
0
@innovus 171> opt_design -post_route -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2108.0M, totSessionCpu=0:03:59 **
**WARN: (IMPOPT-576):	112 nets have unplaced terms. 
*** opt_design #3 [begin] : totSession cpu/real = 0:03:59.2/0:19:11.5 (0.2), mem = 2901.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:03:59.2/0:19:11.5 (0.2), mem = 2901.8M
**INFO: User settings:
delaycal_enable_high_fanout                                                                true
delaycal_enable_si                                                                         true
delaycal_ignore_net_load                                                                   false
delaycal_socv_accuracy_mode                                                                low
setAnalysisMode -cts                                                                       postCTS
setAnalysisMode -skew                                                                      true
setDelayCalMode -engine                                                                    aae
design_process_node                                                                        45
extract_rc_cap_table_basic                                                                 true
extract_rc_cap_table_extended                                                              false
extract_rc_coupled                                                                         true
extract_rc_coupling_cap_threshold                                                          0.1
extract_rc_engine                                                                          post_route
extract_rc_net_count_in_memory                                                             100000
extract_rc_post_route_no_clean_rcdb                                                        true
extract_rc_relative_cap_threshold                                                          1.0
extract_rc_total_cap_threshold                                                             0.0
opt_delete_insts                                                                           true
opt_drv_fix_max_cap                                                                        true
opt_drv_fix_max_tran                                                                       true
opt_drv_margin                                                                             0.0
opt_exp_buffer_tat_enhancement                                                             true
opt_exp_global_sizing_tat_fix                                                              true
opt_exp_pre_cts_new_standard_flow                                                          true
opt_exp_reclaim_area_rebuffer_tat_fix                                                      true
opt_exp_view_pruning_timer_mode                                                            low
opt_fix_drv                                                                                true
opt_fix_fanout_load                                                                        true
opt_flow_ccopt_extreme_tat_enhancement_v2                                                  true
opt_hier_trial_route_honor_read_only                                                       false
opt_post_route_enable_si_attacker_sizing                                                   false
opt_preserve_all_sequential                                                                false
opt_resize_flip_flops                                                                      true
opt_setup_target_slack                                                                     0.0
opt_useful_skew_eco_route                                                                  false
opt_view_pruning_hold_target_slack_auto_flow                                               0
opt_view_pruning_hold_views_active_list                                                    { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                                                { nangate_view_hold}
opt_view_pruning_setup_views_active_list                                                   { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                                               { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list                                          { nangate_view_setup}
setHierMode -disableArt                                                                    false
setHierMode -reportPostRouteArtTiming                                                      false
setOptMode -expRoiFlowTatEnhancements                                                      true
route_design_bottom_routing_layer                                                          1
route_design_detail_antenna_factor                                                         1.0
route_design_detail_end_iteration                                                          1
route_design_detail_post_route_spread_wire                                                 auto
route_design_detail_use_multi_cut_via_effort                                               medium
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_std_delay                                            8.5
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
route_design_selected_net_only                                                             false
route_design_top_routing_layer                                                             10
route_design_with_eco                                                                      true
route_design_with_si_driven                                                                true
route_design_with_si_post_route_fix                                                        false
route_design_with_timing_driven                                                            true
setNanoRouteMode -drouteStartIteration                                                     0
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
getDelayCalMode -engine                                                                    aae
getHierMode -disableArt                                                                    false
getHierMode -reportPostRouteArtTiming                                                      false
getOptMode -expRoiFlowTatEnhancements                                                      true
get_power_analysis_mode -report_power_quiet                                                false
getNanoRouteMode -drouteStartIteration                                                     0
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
RODC: v2.7s
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
**opt_design ... cpu = 0:00:07, real = 0:00:06, mem = 2135.6M, totSessionCpu=0:04:06 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2933.4M, init mem=2933.4M)
*info: Placed = 6140           (Fixed = 7)
*info: Unplaced = 0           
Placement Density:79.55%(10819/13600)
Placement Density (including fixed std cells):79.55%(10819/13600)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2933.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:04:05.8/0:19:18.1 (0.2), mem = 2933.4M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #10 InitialSummary
Extraction called for design 'top' of instances=6140 and nets=7088 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2933.4M)
Extracted 10.0019% (CPU Time= 0:00:00.1  MEM= 2993.4M)
Extracted 20.0021% (CPU Time= 0:00:00.1  MEM= 2993.4M)
Extracted 30.0022% (CPU Time= 0:00:00.1  MEM= 2993.4M)
Extracted 40.0024% (CPU Time= 0:00:00.1  MEM= 2993.4M)
Extracted 50.0026% (CPU Time= 0:00:00.1  MEM= 2993.4M)
Extracted 60.0027% (CPU Time= 0:00:00.2  MEM= 2993.4M)
Extracted 70.0029% (CPU Time= 0:00:00.2  MEM= 2993.4M)
Extracted 80.0031% (CPU Time= 0:00:00.2  MEM= 2993.4M)
Extracted 90.0033% (CPU Time= 0:00:00.2  MEM= 2993.4M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 2993.4M)
Number of Extracted Resistors     : 98641
Number of Extracted Ground Cap.   : 105425
Number of Extracted Coupling Cap. : 171024
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2969.4M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 2969.359M)
**INFO: flowCheckPoint #11 OptimizationHold
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:07 mem=2998.0M ***
*** BuildHoldData #1 [begin] (opt_design #3) : totSession cpu/real = 0:04:06.8/0:19:19.5 (0.2), mem = 2998.0M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2995.98)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 7404
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3023.28 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3023.28 CPU=0:00:01.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3023.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3023.3M)

Executing IPO callback for view pruning ..

Active hold views:
 nangate_view_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3007.4)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7404. 
Total number of fetched objects 7404
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7088,  22.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3020.09 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3020.09 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:04:10 mem=3020.1M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:04:10 mem=3020.1M ***
OPTC: user 20.0
Done building hold timer [19864 node(s), 27349 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:04:10 mem=3036.1M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3016.37)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 7404
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3031.05 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3031.05 CPU=0:00:01.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3031.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3031.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2987.17)
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7404. 
Total number of fetched objects 7404
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7088,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3031.87 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3031.87 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:04:13 mem=3047.9M)
Done building cte setup timing graph (fixHold) cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:04:13 mem=3047.9M ***

------------------------------------------------------ Timing Graph Summary #5 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20837        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21101     1e+02      0.028        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S4:1, S7:1, S13:0, S22:1, S23:1, 
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: nangate_view_setup

------------------------------------------------------ Timing Graph Summary #6 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20837        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21101     1e+02      0.028        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S11:1, S13:0, S22:1, S23:1, 

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.170  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.714  | -0.015  | -0.714  |
|           TNS (ns):|-258.876 | -0.077  |-258.800 |
|    Violating Paths:|   652   |   62    |   592   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.644   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.549%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:14, real = 0:00:14, mem = 2195.6M, totSessionCpu=0:04:13 **
*** BuildHoldData #1 [finish] (opt_design #3) : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:04:13.4/0:19:26.0 (0.2), mem = 3011.9M
*** HoldOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:04:13.4/0:19:26.0 (0.2), mem = 3011.9M
*info: Run opt_design holdfix with 1 thread.
Info: 8 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:06.7 real=0:00:06.0 totSessionCpu=0:04:14 mem=3226.7M density=79.549% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.714|  -258.87|     651|          0|       0(     0)|   79.55%|   0:00:00.0|  3226.7M|
|   1|  -0.714|  -258.87|     651|          0|       0(     0)|   79.55%|   0:00:00.0|  3226.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.714|  -258.87|     651|          0|       0(     0)|   79.55%|   0:00:00.0|  3226.7M|
|   1|  -0.714|  -258.79|     583|         70|       1(     0)|   79.95%|   0:00:00.0|  3226.7M|
|   2|  -0.714|  -258.79|     582|          1|       0(     0)|   79.96%|   0:00:00.0|  3226.7M|
|   3|  -0.714|  -258.79|     582|          0|       0(     0)|   79.96%|   0:00:00.0|  3226.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 71 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 1 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.714|  -258.79|     582|          0|       0(     0)|   79.96%|   0:00:00.0|  3234.7M|
|   1|  -0.714|  -258.79|     582|          0|       0(     0)|   79.96%|   0:00:00.0|  3234.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.714|  -258.79|     582|          0|       0(     0)|   79.96%|   0:00:00.0|  3234.7M|
|   1|  -0.714|  -258.79|     582|          0|       0(     0)|   79.96%|   0:00:00.0|  3234.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:04:14 mem=3234.7M density=79.958% ***

*info:
*info: Added a total of 71 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           66 cells of type 'BUF_X1' used
*info:            5 cells of type 'CLKBUF_X1' used
*info:
*info: Total 1 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:04:14 mem=3234.7M density=79.958%) ***
**INFO: total 72 insts, 0 nets marked don't touch
**INFO: total 72 insts, 0 nets marked don't touch DB property
**INFO: total 72 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:04:14.4/0:19:27.0 (0.2), mem = 3127.6M
**INFO: Skipping refine place as no non-legal commits were detected
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:15, real = 0:00:15, mem = 2291.0M, totSessionCpu=0:04:14 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3127.80M, totSessionCpu=0:04:14).
**opt_design ... cpu = 0:00:15, real = 0:00:15, mem = 2291.1M, totSessionCpu=0:04:14 **

Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:04:14 mem=3166.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3134.0MB
Summary Report:
Instances move: 0 (out of 6204 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3134.0MB
*** Finished place_detail (0:04:15 mem=3134.0M) ***

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.170  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.644   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.958%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 2291.0M, totSessionCpu=0:04:15 **
**INFO: flowCheckPoint #12 GlobalDetailRoute
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 142
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 142
*** EcoRoute #1 [begin] (opt_design #3) : totSession cpu/real = 0:04:14.7/0:19:27.4 (0.2), mem = 3102.6M

route_global_detail

#Start route_global_detail on Fri Aug  1 13:04:41 2025
#
#num needed restored net=0
#need_extraction net=0 (total=7159)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
#Total number of routable nets = 7119.
#Total number of nets in the design = 7159.
#143 routable nets do not have any wires.
#6976 routable nets have routed wires.
#143 nets will be global routed.
#7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Aug  1 13:04:41 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7157 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 72/0 dirty instances, 69/2 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(72 insts marked dirty, reset pre-exisiting dirty flag on 72 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2288.38 (MB), peak = 2339.06 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2292.44 (MB), peak = 2339.06 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7157 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Aug  1 13:04:41 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.21 (MB)
#Total memory = 2292.44 (MB)
#Peak memory = 2339.06 (MB)
#
#
#Start global routing on Fri Aug  1 13:04:41 2025
#
#
#Start global routing initialization on Fri Aug  1 13:04:41 2025
#
#Number of eco nets is 92
#
#Start global routing data preparation on Fri Aug  1 13:04:41 2025
#
#Start routing resource analysis on Fri Aug  1 13:04:41 2025
#
#Routing resource analysis is done on Fri Aug  1 13:04:41 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         255         719        4225    68.38%
#  metal2         V         268         454        4225     0.99%
#  metal3         H         622         352        4225     0.00%
#  metal4         V         334         155        4225     3.98%
#  metal5         H         439          47        4225     0.00%
#  metal6         V         409          80        4225     3.98%
#  metal7         H         129          32        4225     8.28%
#  metal8         V         117          45        4225    15.91%
#  metal9         H          35          29        4225    44.69%
#  metal10        V          38          28        4225    40.90%
#  --------------------------------------------------------------
#  Total                   2649      36.46%       42250    18.71%
#
#  8 nets (0.11%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Aug  1 13:04:41 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2293.47 (MB), peak = 2339.06 (MB)
#
#
#Global routing initialization is done on Fri Aug  1 13:04:41 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2293.47 (MB), peak = 2339.06 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2294.50 (MB), peak = 2339.06 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2294.76 (MB), peak = 2339.06 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
#Total number of routable nets = 7119.
#Total number of nets in the design = 7159.
#
#7119 routable nets have routed wires.
#7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             143  
#-----------------------------
#        Total             143  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  7            7112  
#------------------------------------------------
#        Total                  7            7112  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  metal1        0(0.00%)      0(0.00%)   (0.00%)
#  metal2       33(0.78%)      4(0.09%)   (0.88%)
#  metal3        0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     33(0.09%)      4(0.01%)   (0.10%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.10% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 53981 um.
#Total half perimeter of net bounding box = 50277 um.
#Total wire length on LAYER metal1 = 1471 um.
#Total wire length on LAYER metal2 = 20554 um.
#Total wire length on LAYER metal3 = 22021 um.
#Total wire length on LAYER metal4 = 7577 um.
#Total wire length on LAYER metal5 = 1473 um.
#Total wire length on LAYER metal6 = 886 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 40334
#Up-Via Summary (total 40334):
#           
#-----------------------
# metal1          21493
# metal2          15146
# metal3           3185
# metal4            356
# metal5            154
#-----------------------
#                 40334 
#
#Max overcon = 2 tracks.
#Total overcon = 0.10%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.57 (MB)
#Total memory = 2295.00 (MB)
#Peak memory = 2339.06 (MB)
#
#Finished global routing on Fri Aug  1 13:04:41 2025
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7157 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7157 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2293.86 (MB), peak = 2339.06 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7157 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start Track Assignment.
#Done with 90 horizontal wires in 3 hboxes and 49 vertical wires in 3 hboxes.
#Done with 8 horizontal wires in 3 hboxes and 8 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 53980 um.
#Total half perimeter of net bounding box = 50277 um.
#Total wire length on LAYER metal1 = 1471 um.
#Total wire length on LAYER metal2 = 20557 um.
#Total wire length on LAYER metal3 = 22022 um.
#Total wire length on LAYER metal4 = 7570 um.
#Total wire length on LAYER metal5 = 1475 um.
#Total wire length on LAYER metal6 = 886 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 40334
#Up-Via Summary (total 40334):
#           
#-----------------------
# metal1          21493
# metal2          15146
# metal3           3185
# metal4            356
# metal5            154
#-----------------------
#                 40334 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2294.25 (MB), peak = 2339.06 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.02 (MB)
#Total memory = 2294.25 (MB)
#Peak memory = 2339.06 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7157 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7157 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7157 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7157 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.13% of the total area was rechecked for DRC, and 48.76% required routing.
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        4        5
#	metal2        3       11       14
#	metal3        0        3        3
#	metal4        0        0        0
#	metal5        0        1        1
#	Totals        4       19       23
#72 out of 6211 instances (1.2%) need to be verified(marked ipoed), dirty area = 0.3%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        4        5
#	metal2        3       11       14
#	metal3        0        3        3
#	metal4        0        0        0
#	metal5        0        1        1
#	Totals        4       19       23
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2302.72 (MB), peak = 2339.06 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2300.29 (MB), peak = 2339.06 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 54028 um.
#Total half perimeter of net bounding box = 50277 um.
#Total wire length on LAYER metal1 = 1455 um.
#Total wire length on LAYER metal2 = 20558 um.
#Total wire length on LAYER metal3 = 22056 um.
#Total wire length on LAYER metal4 = 7591 um.
#Total wire length on LAYER metal5 = 1474 um.
#Total wire length on LAYER metal6 = 893 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 40478
#Up-Via Summary (total 40478):
#           
#-----------------------
# metal1          21524
# metal2          15226
# metal3           3204
# metal4            365
# metal5            159
#-----------------------
#                 40478 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 2
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.05 (MB)
#Total memory = 2300.29 (MB)
#Peak memory = 2339.06 (MB)
#route_detail Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.05 (MB)
#Total memory = 2300.29 (MB)
#Peak memory = 2339.06 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -46.89 (MB)
#Total memory = 2244.10 (MB)
#Peak memory = 2339.06 (MB)
#Number of warnings = 0
#Total number of warnings = 23
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Aug  1 13:04:44 2025
#
*** EcoRoute #1 [finish] (opt_design #3) : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:04:18.3/0:19:31.0 (0.2), mem = 3072.2M
**opt_design ... cpu = 0:00:19, real = 0:00:19, mem = 2243.7M, totSessionCpu=0:04:18 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #13 PostEcoSummary
Extraction called for design 'top' of instances=6211 and nets=7159 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3072.2M)
Extracted 10.0029% (CPU Time= 0:00:00.1  MEM= 3128.2M)
Extracted 20.0024% (CPU Time= 0:00:00.1  MEM= 3128.2M)
Extracted 30.0019% (CPU Time= 0:00:00.1  MEM= 3128.2M)
Extracted 40.0031% (CPU Time= 0:00:00.1  MEM= 3128.2M)
Extracted 50.0026% (CPU Time= 0:00:00.1  MEM= 3128.2M)
Extracted 60.0021% (CPU Time= 0:00:00.2  MEM= 3128.2M)
Extracted 70.0033% (CPU Time= 0:00:00.2  MEM= 3128.2M)
Extracted 80.0027% (CPU Time= 0:00:00.2  MEM= 3128.2M)
Extracted 90.0022% (CPU Time= 0:00:00.3  MEM= 3128.2M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 3128.2M)
Number of Extracted Resistors     : 98985
Number of Extracted Ground Cap.   : 105846
Number of Extracted Coupling Cap. : 171404
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3104.2M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3108.227M)
**opt_design ... cpu = 0:00:20, real = 0:00:20, mem = 2246.5M, totSessionCpu=0:04:19 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3087.76)
Initializing multi-corner resistance tables ...
Total number of fetched objects 7475
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7159,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3115.06 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3115.06 CPU=0:00:01.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3115.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1

------------------------------------------------------ Timing Graph Summary #6 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20979     1e+02          0        1.1          1          1        -    1e+02              -
 TGS6         915     1e+02       0.65       0.35          1          1        -        -              -
 TGS7       21243     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:SH, S1:1, S13:0, S22:1, S23:1, 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3115.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3081.18)
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7475. 
Total number of fetched objects 7475
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7159,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3123.86 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3123.86 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:04:22 mem=3123.9M)

------------------------------------------------------ Timing Graph Summary #7 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20979        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21243     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S11:1, S13:0, S22:1, S23:1, 

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.958%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:22, real = 0:00:23, mem = 2295.2M, totSessionCpu=0:04:22 **
Executing marking Critical Nets1
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #14 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:00:22, real = 0:00:23, mem = 2295.2M, totSessionCpu=0:04:22 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3097.17M, totSessionCpu=0:04:22).
**opt_design ... cpu = 0:00:22, real = 0:00:23, mem = 2295.4M, totSessionCpu=0:04:22 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #15 FinalSummary

------------------------------------------------------ Timing Graph Summary #8 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20979        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21243     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S13:0, S22:1, S23:1, 
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:23, real = 0:00:23, mem = 2295.4M, totSessionCpu=0:04:22 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3107.97)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 7475
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7159,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3122.66 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3122.66 CPU=0:00:01.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3122.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3122.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3076.77)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7475. 
Total number of fetched objects 7475
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7159,  22.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3121.46 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3121.46 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:04:25 mem=3121.5M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     opt_design Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.714  | -0.014  | -0.714  |
|           TNS (ns):|-258.999 | -0.036  |-258.963 |
|    Violating Paths:|   586   |    4    |   582   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.958%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:26, real = 0:00:28, mem = 2322.1M, totSessionCpu=0:04:26 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.028 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.890
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          34.57            164          0.000 ns          0.028 ns  opt_design_postroute_hold
Info: Destroy the CCOpt slew target map.
*** opt_design #3 [finish] : cpu/real = 0:00:26.8/0:00:28.8 (0.9), totSession cpu/real = 0:04:26.0/0:19:40.3 (0.2), mem = 3127.9M
0
@innovus 172> set_db opt_all_end_points true
1 true
@innovus 173> set_db design_power_effort high
1 high
@innovus 174> set_db design_flow_effort high

**ERROR: (IMPDBTCL-259):	Invalid value 'high' is provided for attribute 'design_flow_effort'. The value must be a 'enum' type. The legal enum values are 'express standard extreme'.


@innovus 175> set_db design_flow_effort -help 
**ERROR: (IMPDBTCL-259):	Invalid value '-help' is provided for attribute 'design_flow_effort'. The value must be a 'enum' type. The legal enum values are 'express standard extreme'.


@innovus 176> opt_design -post_route -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2227.1M, totSessionCpu=0:04:37 **
**WARN: (IMPOPT-576):	112 nets have unplaced terms. 
*** opt_design #4 [begin] : totSession cpu/real = 0:04:36.8/0:26:20.5 (0.2), mem = 3045.9M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #4) : totSession cpu/real = 0:04:36.8/0:26:20.5 (0.2), mem = 3045.9M
**INFO: User settings:
delaycal_enable_high_fanout                                                                true
delaycal_enable_si                                                                         true
delaycal_ignore_net_load                                                                   false
delaycal_socv_accuracy_mode                                                                low
setAnalysisMode -cts                                                                       postCTS
setAnalysisMode -skew                                                                      true
setDelayCalMode -engine                                                                    aae
design_power_effort                                                                        high
design_process_node                                                                        45
extract_rc_cap_table_basic                                                                 true
extract_rc_cap_table_extended                                                              false
extract_rc_coupled                                                                         true
extract_rc_coupling_cap_threshold                                                          0.1
extract_rc_engine                                                                          post_route
extract_rc_net_count_in_memory                                                             100000
extract_rc_post_route_no_clean_rcdb                                                        true
extract_rc_relative_cap_threshold                                                          1.0
extract_rc_total_cap_threshold                                                             0.0
opt_all_end_points                                                                         true
opt_delete_insts                                                                           true
opt_drv_fix_max_cap                                                                        true
opt_drv_fix_max_tran                                                                       true
opt_drv_margin                                                                             0.0
opt_exp_buffer_tat_enhancement                                                             true
opt_exp_global_sizing_tat_fix                                                              true
opt_exp_pre_cts_new_standard_flow                                                          true
opt_exp_reclaim_area_rebuffer_tat_fix                                                      true
opt_exp_view_pruning_timer_mode                                                            low
opt_fix_drv                                                                                true
opt_fix_fanout_load                                                                        true
opt_flow_ccopt_extreme_tat_enhancement_v2                                                  true
opt_hier_trial_route_honor_read_only                                                       false
opt_post_route_enable_si_attacker_sizing                                                   false
opt_preserve_all_sequential                                                                false
opt_resize_flip_flops                                                                      true
opt_setup_target_slack                                                                     0.0
opt_useful_skew_eco_route                                                                  false
opt_view_pruning_hold_target_slack_auto_flow                                               0
opt_view_pruning_hold_views_active_list                                                    { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                                                { nangate_view_hold}
opt_view_pruning_setup_views_active_list                                                   { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                                               { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list                                          { nangate_view_setup}
setHierMode -disableArt                                                                    false
setHierMode -reportPostRouteArtTiming                                                      false
setOptMode -expRoiFlowTatEnhancements                                                      true
route_design_bottom_routing_layer                                                          1
route_design_detail_antenna_factor                                                         1.0
route_design_detail_end_iteration                                                          1
route_design_detail_post_route_spread_wire                                                 auto
route_design_detail_use_multi_cut_via_effort                                               medium
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_std_delay                                            8.5
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
route_design_selected_net_only                                                             false
route_design_top_routing_layer                                                             10
route_design_with_eco                                                                      true
route_design_with_si_driven                                                                true
route_design_with_si_post_route_fix                                                        false
route_design_with_timing_driven                                                            true
setNanoRouteMode -drouteStartIteration                                                     0
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
getDelayCalMode -engine                                                                    aae
getHierMode -disableArt                                                                    false
getHierMode -reportPostRouteArtTiming                                                      false
getOptMode -expRoiFlowTatEnhancements                                                      true
get_power_analysis_mode -report_power_quiet                                                false
getNanoRouteMode -drouteStartIteration                                                     0
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
RODC: v2.7s
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
**opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 2231.6M, totSessionCpu=0:04:43 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3043.5M, init mem=3043.5M)
*info: Placed = 6211           (Fixed = 7)
*info: Unplaced = 0           
Placement Density:79.96%(10874/13600)
Placement Density (including fixed std cells):79.96%(10874/13600)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3043.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #1 [finish] (opt_design #4) : cpu/real = 0:00:06.5/0:00:06.6 (1.0), totSession cpu/real = 0:04:43.3/0:26:27.1 (0.2), mem = 3043.5M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #16 InitialSummary

Power view               = nangate_view_setup
Number of VT partitions  = 0
Standard cells in design = 134
Instances in design      = 6211

Instance distribution across the VT partitions:

Reporting took 0 sec
Extraction called for design 'top' of instances=6211 and nets=7159 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3043.5M)
Extracted 10.0029% (CPU Time= 0:00:00.1  MEM= 3107.5M)
Extracted 20.0024% (CPU Time= 0:00:00.1  MEM= 3107.5M)
Extracted 30.0019% (CPU Time= 0:00:00.1  MEM= 3107.5M)
Extracted 40.0031% (CPU Time= 0:00:00.1  MEM= 3107.5M)
Extracted 50.0026% (CPU Time= 0:00:00.1  MEM= 3107.5M)
Extracted 60.0021% (CPU Time= 0:00:00.2  MEM= 3107.5M)
Extracted 70.0033% (CPU Time= 0:00:00.2  MEM= 3107.5M)
Extracted 80.0027% (CPU Time= 0:00:00.2  MEM= 3107.5M)
Extracted 90.0022% (CPU Time= 0:00:00.2  MEM= 3107.5M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 3107.5M)
Number of Extracted Resistors     : 98985
Number of Extracted Ground Cap.   : 105846
Number of Extracted Coupling Cap. : 171404
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3083.5M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 3083.531M)
**INFO: flowCheckPoint #17 OptimizationHold
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
<optDesign CMD> fixhold  no -lvt -mvt Cells
#InfoCS: Num dontuse cells 9, Num usable cells 126
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 9, Num usable cells 126
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:44 mem=3094.4M ***
*** BuildHoldData #1 [begin] (opt_design #4) : totSession cpu/real = 0:04:44.3/0:26:28.4 (0.2), mem = 3094.4M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3092.42)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 7475
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7159,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3119.73 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3119.73 CPU=0:00:01.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3119.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3119.7M)

Executing IPO callback for view pruning ..

Active hold views:
 nangate_view_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3086.84)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7475. 
Total number of fetched objects 7475
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7159,  22.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3100.54 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3100.54 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:04:47 mem=3100.5M)
Done building cte hold timing graph (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:04:47 mem=3100.5M ***
OPTC: user 20.0
Done building hold timer [20012 node(s), 27504 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:04:48 mem=3116.5M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3096.81)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 7475
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7159,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3111.5 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3111.5 CPU=0:00:01.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3111.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3111.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3071.62)
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7475. 
Total number of fetched objects 7475
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7159,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3115.3 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3115.3 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:04:50 mem=3131.3M)
Done building cte setup timing graph (fixHold) cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:04:50 mem=3131.3M ***

------------------------------------------------------ Timing Graph Summary #9 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20979        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21243     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S4:1, S7:1, S13:0, S22:1, S23:1, 
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: nangate_view_setup

------------------------------------------------------ Timing Graph Summary #10 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20979        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21243     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S11:1, S13:0, S22:1, S23:1, 

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.714  | -0.014  | -0.714  |
|           TNS (ns):|-258.999 | -0.036  |-258.963 |
|    Violating Paths:|   586   |    4    |   582   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.958%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:14, real = 0:00:14, mem = 2258.1M, totSessionCpu=0:04:51 **
*** BuildHoldData #1 [finish] (opt_design #4) : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 0:04:50.7/0:26:34.8 (0.2), mem = 3095.4M
*** HoldOpt #1 [begin] (opt_design #4) : totSession cpu/real = 0:04:50.7/0:26:34.8 (0.2), mem = 3095.4M
clk(704.225MHz) CK: assigning clock clk to net clk

Starting Levelizing
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT)
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 10%
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 20%
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 30%
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 40%
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 50%
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 60%
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 70%
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 80%
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 90%

Finished Levelizing
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT)

Starting Activity Propagation
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT)
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 10%
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 20%
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT): 30%

Finished Activity Propagation
2025-Aug-01 13:11:48 (2025-Aug-01 20:11:48 GMT)
(I,S,L,T): nangate_view_setup: NA, NA, 0.0482857, 0.0482857
(I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
*info: Run opt_design holdfix with 1 thread.
Info: 8 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:06.7 real=0:00:06.0 totSessionCpu=0:04:51 mem=3346.8M density=79.958% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -259.00|     586|          0|       0(     0)|   79.96%|   0:00:00.0|  3346.8M|
|   1|  -0.715|  -259.00|     586|          0|       0(     0)|   79.96%|   0:00:00.0|  3346.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -259.00|     586|          0|       0(     0)|   79.96%|   0:00:00.0|  3346.8M|
|   1|  -0.715|  -258.96|     582|          2|       0(     0)|   79.97%|   0:00:00.0|  3346.8M|
|   2|  -0.715|  -258.96|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3346.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 2 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.96|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3346.8M|
|   1|  -0.715|  -258.96|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3346.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.96|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3346.8M|
|   1|  -0.715|  -258.96|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3346.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:04:52 mem=3346.8M density=79.970% ***

*info:
*info: Added a total of 2 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'CLKBUF_X1' used

*** Finish Post Route Hold Fixing (cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:04:52 mem=3346.8M density=79.970%) ***
(I,S,L,T): nangate_view_setup: NA, NA, 0.0482895, 0.0482895
(I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
**INFO: total 2 insts, 0 nets marked don't touch
**INFO: total 2 insts, 0 nets marked don't touch DB property
**INFO: total 2 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:04:51.5/0:26:35.7 (0.2), mem = 3247.7M
**INFO: Skipping refine place as no non-legal commits were detected
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:15, real = 0:00:15, mem = 2401.0M, totSessionCpu=0:04:52 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3247.85M, totSessionCpu=0:04:52).
**opt_design ... cpu = 0:00:15, real = 0:00:15, mem = 2401.0M, totSessionCpu=0:04:52 **

Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:04:52 mem=3286.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3254.0MB
Summary Report:
Instances move: 0 (out of 6206 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3254.0MB
*** Finished place_detail (0:04:52 mem=3254.0M) ***

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.970%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:15, real = 0:00:15, mem = 2399.0M, totSessionCpu=0:04:52 **
**INFO: flowCheckPoint #18 GlobalDetailRoute
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 4
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 4
*** EcoRoute #1 [begin] (opt_design #4) : totSession cpu/real = 0:04:51.9/0:26:36.1 (0.2), mem = 3222.6M

route_global_detail

#Start route_global_detail on Fri Aug  1 13:11:49 2025
#
#num needed restored net=0
#need_extraction net=0 (total=7161)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
#Total number of routable nets = 7121.
#Total number of nets in the design = 7161.
#4 routable nets do not have any wires.
#7117 routable nets have routed wires.
#4 nets will be global routed.
#7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Aug  1 13:11:50 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7159 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 2/0 dirty instances, 3/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(2 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2401.14 (MB), peak = 2425.61 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2405.20 (MB), peak = 2425.61 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7159 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Aug  1 13:11:50 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.72 (MB)
#Total memory = 2405.20 (MB)
#Peak memory = 2425.61 (MB)
#
#
#Start global routing on Fri Aug  1 13:11:50 2025
#
#
#Start global routing initialization on Fri Aug  1 13:11:50 2025
#
#Number of eco nets is 3
#
#Start global routing data preparation on Fri Aug  1 13:11:50 2025
#
#Start routing resource analysis on Fri Aug  1 13:11:50 2025
#
#Routing resource analysis is done on Fri Aug  1 13:11:50 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         255         719        4225    68.38%
#  metal2         V         266         456        4225     0.99%
#  metal3         H         616         358        4225     0.00%
#  metal4         V         332         157        4225     3.98%
#  metal5         H         438          48        4225     0.00%
#  metal6         V         409          80        4225     3.98%
#  metal7         H         129          32        4225     8.28%
#  metal8         V         117          45        4225    15.91%
#  metal9         H          35          29        4225    44.69%
#  metal10        V          38          28        4225    40.90%
#  --------------------------------------------------------------
#  Total                   2638      36.61%       42250    18.71%
#
#  8 nets (0.11%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Aug  1 13:11:50 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2406.23 (MB), peak = 2425.61 (MB)
#
#
#Global routing initialization is done on Fri Aug  1 13:11:50 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2406.23 (MB), peak = 2425.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2407.39 (MB), peak = 2425.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2407.39 (MB), peak = 2425.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
#Total number of routable nets = 7121.
#Total number of nets in the design = 7161.
#
#7121 routable nets have routed wires.
#7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               4  
#-----------------------------
#        Total               4  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  7            7114  
#------------------------------------------------
#        Total                  7            7114  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        1(0.02%)   (0.02%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 54046 um.
#Total half perimeter of net bounding box = 50300 um.
#Total wire length on LAYER metal1 = 1455 um.
#Total wire length on LAYER metal2 = 20557 um.
#Total wire length on LAYER metal3 = 22073 um.
#Total wire length on LAYER metal4 = 7593 um.
#Total wire length on LAYER metal5 = 1474 um.
#Total wire length on LAYER metal6 = 893 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 40485
#Up-Via Summary (total 40485):
#           
#-----------------------
# metal1          21525
# metal2          15230
# metal3           3206
# metal4            365
# metal5            159
#-----------------------
#                 40485 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.21 (MB)
#Total memory = 2407.41 (MB)
#Peak memory = 2425.61 (MB)
#
#Finished global routing on Fri Aug  1 13:11:50 2025
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7159 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7159 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2406.27 (MB), peak = 2425.61 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7159 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start Track Assignment.
#Done with 4 horizontal wires in 3 hboxes and 2 vertical wires in 3 hboxes.
#Done with 1 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 54047 um.
#Total half perimeter of net bounding box = 50300 um.
#Total wire length on LAYER metal1 = 1455 um.
#Total wire length on LAYER metal2 = 20558 um.
#Total wire length on LAYER metal3 = 22073 um.
#Total wire length on LAYER metal4 = 7593 um.
#Total wire length on LAYER metal5 = 1474 um.
#Total wire length on LAYER metal6 = 893 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 40485
#Up-Via Summary (total 40485):
#           
#-----------------------
# metal1          21525
# metal2          15230
# metal3           3206
# metal4            365
# metal5            159
#-----------------------
#                 40485 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2406.14 (MB), peak = 2425.61 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.66 (MB)
#Total memory = 2406.14 (MB)
#Peak memory = 2425.61 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7159 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7159 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7159 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 7159 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 2.48% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        1        2
#	Totals        1        1        2
#2 out of 6213 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2410.84 (MB), peak = 2430.66 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2410.25 (MB), peak = 2430.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 54049 um.
#Total half perimeter of net bounding box = 50300 um.
#Total wire length on LAYER metal1 = 1455 um.
#Total wire length on LAYER metal2 = 20560 um.
#Total wire length on LAYER metal3 = 22074 um.
#Total wire length on LAYER metal4 = 7592 um.
#Total wire length on LAYER metal5 = 1474 um.
#Total wire length on LAYER metal6 = 893 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 40496
#Up-Via Summary (total 40496):
#           
#-----------------------
# metal1          21528
# metal2          15238
# metal3           3206
# metal4            365
# metal5            159
#-----------------------
#                 40496 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 2
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.11 (MB)
#Total memory = 2410.25 (MB)
#Peak memory = 2430.66 (MB)
#route_detail Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.11 (MB)
#Total memory = 2410.25 (MB)
#Peak memory = 2430.66 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -44.12 (MB)
#Total memory = 2354.88 (MB)
#Peak memory = 2430.66 (MB)
#Number of warnings = 0
#Total number of warnings = 23
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Aug  1 13:11:51 2025
#
*** EcoRoute #1 [finish] (opt_design #4) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:04:53.1/0:26:37.3 (0.2), mem = 3193.1M
**opt_design ... cpu = 0:00:16, real = 0:00:17, mem = 2354.7M, totSessionCpu=0:04:53 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #19 PostEcoSummary
Extraction called for design 'top' of instances=6213 and nets=7161 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3193.1M)
Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 3249.1M)
Extracted 20.0031% (CPU Time= 0:00:00.1  MEM= 3249.1M)
Extracted 30.0021% (CPU Time= 0:00:00.1  MEM= 3249.1M)
Extracted 40.0027% (CPU Time= 0:00:00.1  MEM= 3249.1M)
Extracted 50.0034% (CPU Time= 0:00:00.1  MEM= 3249.1M)
Extracted 60.0024% (CPU Time= 0:00:00.1  MEM= 3249.1M)
Extracted 70.0031% (CPU Time= 0:00:00.2  MEM= 3249.1M)
Extracted 80.0021% (CPU Time= 0:00:00.2  MEM= 3249.1M)
Extracted 90.0027% (CPU Time= 0:00:00.2  MEM= 3249.1M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 3249.1M)
Number of Extracted Resistors     : 99016
Number of Extracted Ground Cap.   : 105880
Number of Extracted Coupling Cap. : 171484
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3225.1M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3229.062M)
**opt_design ... cpu = 0:00:17, real = 0:00:18, mem = 2357.7M, totSessionCpu=0:04:54 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3208.59)
Initializing multi-corner resistance tables ...
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3235.9 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3235.9 CPU=0:00:01.7 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3235.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1

------------------------------------------------------ Timing Graph Summary #10 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983     1e+02          0        1.1          1          1        -    1e+02              -
 TGS6         915     1e+02       0.65       0.35          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:SH, S1:1, S13:0, S22:1, S23:1, 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3235.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3202.02)
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7477. 
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3246.7 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3246.7 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:04:56 mem=3246.7M)

------------------------------------------------------ Timing Graph Summary #11 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S11:1, S13:0, S22:1, S23:1, 

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.970%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:20, real = 0:00:20, mem = 2408.7M, totSessionCpu=0:04:56 **
Executing marking Critical Nets1
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #20 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:00:20, real = 0:00:20, mem = 2408.7M, totSessionCpu=0:04:56 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3221.02M, totSessionCpu=0:04:57).
**opt_design ... cpu = 0:00:20, real = 0:00:20, mem = 2408.8M, totSessionCpu=0:04:57 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #21 FinalSummary

------------------------------------------------------ Timing Graph Summary #12 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S13:0, S22:1, S23:1, 
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:20, real = 0:00:21, mem = 2407.5M, totSessionCpu=0:04:57 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3231.81)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3246.5 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3246.5 CPU=0:00:01.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3246.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3246.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3200.62)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3245.3 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3245.3 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:05:00 mem=3245.3M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     opt_design Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.714  |  0.000  | -0.714  |
|           TNS (ns):|-258.989 |  0.000  |-258.989 |
|    Violating Paths:|   582   |    0    |   582   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.970%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:24, real = 0:00:26, mem = 2434.3M, totSessionCpu=0:05:00 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.028 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.890
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          34.81            426          0.000 ns          0.028 ns  opt_design_postroute_hold
Info: Destroy the CCOpt slew target map.
*** opt_design #4 [finish] : cpu/real = 0:00:24.1/0:00:26.1 (0.9), totSession cpu/real = 0:05:00.8/0:26:46.6 (0.2), mem = 3269.2M
0
@innovus 177> set_db design_flow_effort extreme

**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -expExtremeHighEffOpt true'
**ERROR: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
1 extreme
@innovus 178> 
------------------------------------------------------ Timing Graph Summary #13 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S4:1, S7:1, S13:0, S22:1, S23:1, 

------------------------------------------------------ Timing Graph Summary #14 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S11:1, S13:0, S22:1, S23:1, 

------------------------------------------------------ Timing Graph Summary #15 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S13:0, S22:1, S23:1, 

------------------------------------------------------ Timing Graph Summary #16 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S4:1, S7:1, S13:0, S22:1, S23:1, 

------------------------------------------------------ Timing Graph Summary #17 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S11:1, S13:0, S22:1, S23:1, 

------------------------------------------------------ Timing Graph Summary #18 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S13:0, S22:1, S23:1, 

@innovus 345> time_design -post_route -hold 
*** time_design #8 [begin] : totSession cpu/real = 0:05:56.8/0:36:50.4 (0.2), mem = 3495.6M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'top' of instances=6213 and nets=7161 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3495.6M)
Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 3543.6M)
Extracted 20.0031% (CPU Time= 0:00:00.1  MEM= 3543.6M)
Extracted 30.0021% (CPU Time= 0:00:00.1  MEM= 3543.6M)
Extracted 40.0027% (CPU Time= 0:00:00.1  MEM= 3543.6M)
Extracted 50.0034% (CPU Time= 0:00:00.1  MEM= 3543.6M)
Extracted 60.0024% (CPU Time= 0:00:00.2  MEM= 3543.6M)
Extracted 70.0031% (CPU Time= 0:00:00.2  MEM= 3543.6M)
Extracted 80.0021% (CPU Time= 0:00:00.2  MEM= 3543.6M)
Extracted 90.0027% (CPU Time= 0:00:00.2  MEM= 3543.6M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 3543.6M)
Number of Extracted Resistors     : 99016
Number of Extracted Ground Cap.   : 105880
Number of Extracted Coupling Cap. : 171484
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3511.6M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3511.641M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3406.45)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3424.21 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3424.21 CPU=0:00:01.7 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3424.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3424.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3352.33)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3395.01 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3395.01 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:06:00 mem=3395.0M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 nangate_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.714  |  0.000  | -0.714  |
|           TNS (ns):|-258.989 |  0.000  |-258.989 |
|    Violating Paths:|   582   |    0    |   582   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

Density: 79.970%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.67 sec
Total Real time: 4.0 sec
Total Memory Usage: 3324.304688 Mbytes
Reset AAE Options
*** time_design #8 [finish] : cpu/real = 0:00:03.7/0:00:04.0 (0.9), totSession cpu/real = 0:06:00.5/0:36:54.4 (0.2), mem = 3324.3M
0
@innovus 346> report_timing -output_format gtd -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.btarpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3331.84)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3391.14 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3391.14 CPU=0:00:01.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3391.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3391.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3354.26)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3396.94 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3396.94 CPU=0:00:00.4 REAL=0:00:00.0)
@innovus 347> read_timing_debug_report -name default_report top.btarpt -max_path_num 10000 -update_category 0
Parsing file top.btarpt...
@innovus 348> @innovus 348> opt_design -post_route -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2518.1M, totSessionCpu=0:06:19 **
**WARN: (IMPOPT-576):	112 nets have unplaced terms. 
*** opt_design #7 [begin] : totSession cpu/real = 0:06:18.6/0:42:45.1 (0.1), mem = 3368.9M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #7) : totSession cpu/real = 0:06:18.6/0:42:45.1 (0.1), mem = 3368.9M
**INFO: User settings:
delaycal_enable_high_fanout                                                                true
delaycal_enable_si                                                                         true
delaycal_ignore_net_load                                                                   false
delaycal_socv_accuracy_mode                                                                low
setAnalysisMode -cts                                                                       postCTS
setAnalysisMode -skew                                                                      true
setDelayCalMode -engine                                                                    aae
design_flow_effort                                                                         extreme
design_power_effort                                                                        high
design_process_node                                                                        45
extract_rc_cap_table_basic                                                                 true
extract_rc_cap_table_extended                                                              false
extract_rc_coupled                                                                         true
extract_rc_coupling_cap_threshold                                                          0.1
extract_rc_engine                                                                          post_route
extract_rc_net_count_in_memory                                                             100000
extract_rc_post_route_no_clean_rcdb                                                        true
extract_rc_relative_cap_threshold                                                          1.0
extract_rc_total_cap_threshold                                                             0.0
opt_all_end_points                                                                         true
opt_area_recovery                                                                          true
opt_delete_insts                                                                           true
opt_drv_fix_max_cap                                                                        true
opt_drv_fix_max_tran                                                                       true
opt_drv_margin                                                                             0.0
opt_exp_buffer_tat_enhancement                                                             true
opt_exp_flow_effort_extreme                                                                true
opt_exp_global_sizing_tat_fix                                                              true
opt_exp_pre_cts_new_extreme_flow                                                           true
opt_exp_pre_cts_new_standard_flow                                                          true
opt_exp_reclaim_area_rebuffer_tat_fix                                                      true
opt_exp_view_pruning_timer_mode                                                            low
opt_fix_drv                                                                                true
opt_fix_fanout_load                                                                        true
opt_flow_ccopt_extreme_tat_enhancement_v2                                                  true
opt_hier_trial_route_honor_read_only                                                       false
opt_post_route_enable_si_attacker_sizing                                                   false
opt_power_effort                                                                           high
opt_preserve_all_sequential                                                                false
opt_reclaim_area_restructuring_effort                                                      high
opt_resize_flip_flops                                                                      true
opt_setup_target_slack                                                                     0.0
opt_useful_skew_eco_route                                                                  false
opt_view_pruning_hold_target_slack_auto_flow                                               0
opt_view_pruning_hold_views_active_list                                                    { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                                                { nangate_view_hold}
opt_view_pruning_setup_views_active_list                                                   { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                                               { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list                                          { nangate_view_setup}
setHierMode -disableArt                                                                    false
setHierMode -reportPostRouteArtTiming                                                      false
setOptMode -expRoiFlowTatEnhancements                                                      true
route_design_bottom_routing_layer                                                          1
route_design_detail_antenna_factor                                                         1.0
route_design_detail_end_iteration                                                          1
route_design_detail_post_route_spread_wire                                                 auto
route_design_detail_use_multi_cut_via_effort                                               medium
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_std_delay                                            8.5
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
route_design_selected_net_only                                                             false
route_design_top_routing_layer                                                             10
route_design_with_eco                                                                      true
route_design_with_si_driven                                                                true
route_design_with_si_post_route_fix                                                        false
route_design_with_timing_driven                                                            true
setNanoRouteMode -drouteStartIteration                                                     0
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
getDelayCalMode -engine                                                                    aae
getHierMode -disableArt                                                                    false
getHierMode -reportPostRouteArtTiming                                                      false
getOptMode -expRoiFlowTatEnhancements                                                      true
get_power_analysis_mode -report_power_quiet                                                true
getNanoRouteMode -drouteStartIteration                                                     0
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
RODC: v2.7e
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
Skipping power interface initialization as leakage power view is not an active view
**opt_design ... cpu = 0:00:06, real = 0:00:07, mem = 2566.0M, totSessionCpu=0:06:25 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3429.6M, init mem=3429.6M)
*info: Placed = 6213           (Fixed = 7)
*info: Unplaced = 0           
Placement Density:79.97%(10876/13600)
Placement Density (including fixed std cells):79.97%(10876/13600)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3429.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #1 [finish] (opt_design #7) : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:06:25.2/0:42:51.7 (0.1), mem = 3429.6M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #28 InitialSummary

Power view               = nangate_view_setup
Number of VT partitions  = 0
Standard cells in design = 134
Instances in design      = 6213

Instance distribution across the VT partitions:

Reporting took 0 sec
Extraction called for design 'top' of instances=6213 and nets=7161 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3429.6M)
Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 3493.6M)
Extracted 20.0031% (CPU Time= 0:00:00.1  MEM= 3493.6M)
Extracted 30.0021% (CPU Time= 0:00:00.1  MEM= 3493.6M)
Extracted 40.0027% (CPU Time= 0:00:00.1  MEM= 3493.6M)
Extracted 50.0034% (CPU Time= 0:00:00.1  MEM= 3493.6M)
Extracted 60.0024% (CPU Time= 0:00:00.2  MEM= 3493.6M)
Extracted 70.0031% (CPU Time= 0:00:00.2  MEM= 3493.6M)
Extracted 80.0021% (CPU Time= 0:00:00.2  MEM= 3493.6M)
Extracted 90.0027% (CPU Time= 0:00:00.2  MEM= 3493.6M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 3493.6M)
Number of Extracted Resistors     : 99016
Number of Extracted Ground Cap.   : 105880
Number of Extracted Coupling Cap. : 171484
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3469.6M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3473.578M)
**INFO: flowCheckPoint #29 OptimizationHold
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
<optDesign CMD> fixhold  no -lvt -mvt Cells
#InfoCS: Num dontuse cells 9, Num usable cells 126
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 9, Num usable cells 126
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:26 mem=3455.9M ***
*** BuildHoldData #1 [begin] (opt_design #7) : totSession cpu/real = 0:06:26.2/0:42:53.1 (0.2), mem = 3455.9M
Skipping power interface initialization as leakage power view is not an active view
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3453.85)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3481.16 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3481.16 CPU=0:00:01.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3481.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3481.2M)

Executing IPO callback for view pruning ..

Active hold views:
 nangate_view_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3455.27)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3466.96 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3466.96 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:06:29 mem=3467.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:06:29 mem=3467.0M ***
OPTC: user 20.0
Done building hold timer [20016 node(s), 27508 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:06:29 mem=3485.0M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3465.23)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3479.92 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3479.92 CPU=0:00:01.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3479.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3479.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3438.04)
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7477. 
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3482.73 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3482.73 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:06:32 mem=3498.7M)
Done building cte setup timing graph (fixHold) cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:06:32 mem=3498.7M ***

------------------------------------------------------ Timing Graph Summary #19 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S4:1, S7:1, S13:0, S22:1, S23:1, 
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: nangate_view_setup

------------------------------------------------------ Timing Graph Summary #20 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S11:1, S13:0, S22:1, S23:1, 

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.714  |  0.000  | -0.714  |
|           TNS (ns):|-258.989 |  0.000  |-258.989 |
|    Violating Paths:|   582   |    0    |   582   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.970%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:14, real = 0:00:15, mem = 2602.9M, totSessionCpu=0:06:33 **
*** BuildHoldData #1 [finish] (opt_design #7) : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:06:32.5/0:42:59.4 (0.2), mem = 3462.8M
*** HoldOpt #1 [begin] (opt_design #7) : totSession cpu/real = 0:06:32.5/0:42:59.4 (0.2), mem = 3462.8M
clk(704.225MHz) CK: assigning clock clk to net clk

Starting Levelizing
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT)
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 10%
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 20%
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 30%
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 40%
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 50%
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 60%
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 70%
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 80%
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 90%

Finished Levelizing
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT)

Starting Activity Propagation
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT)
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 10%
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 20%
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT): 30%

Finished Activity Propagation
2025-Aug-01 13:28:13 (2025-Aug-01 20:28:13 GMT)
(I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
(I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
*info: Run opt_design holdfix with 1 thread.
Info: 8 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:06.6 real=0:00:07.0 totSessionCpu=0:06:33 mem=3714.2M density=79.970% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
|   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
|   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
|   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
|   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3714.2M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:06:33 mem=3714.2M density=79.970% ***


*** Finish Post Route Hold Fixing (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:06:33 mem=3714.2M density=79.970%) ***
(I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
(I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #7) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:06:33.3/0:43:00.2 (0.2), mem = 3608.1M
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 2734.4M, totSessionCpu=0:06:33 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3608.28M, totSessionCpu=0:06:33).
**opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 2734.4M, totSessionCpu=0:06:33 **

Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:06:33 mem=3646.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3614.4MB
Summary Report:
Instances move: 0 (out of 6206 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3614.4MB
*** Finished place_detail (0:06:34 mem=3614.4M) ***
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #30 FinalSummary

------------------------------------------------------ Timing Graph Summary #21 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S13:0, S22:1, S23:1, 
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 2732.1M, totSessionCpu=0:06:34 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3587.23)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3617.92 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3617.92 CPU=0:00:01.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3617.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3617.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3572.04)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3616.73 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3616.73 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:06:37 mem=3616.7M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     opt_design Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.714  |  0.000  | -0.714  |
|           TNS (ns):|-258.989 |  0.000  |-258.989 |
|    Violating Paths:|   582   |    0    |   582   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.970%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:19, real = 0:00:21, mem = 2758.0M, totSessionCpu=0:06:38 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.028 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.890
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          51.94            773          0.000 ns          0.028 ns  opt_design_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** opt_design #7 [finish] : cpu/real = 0:00:19.4/0:00:20.9 (0.9), totSession cpu/real = 0:06:38.1/0:43:06.1 (0.2), mem = 3637.5M
0
@innovus 349> group_path -name failing 

**ERROR: (TCLCMD-1120):	Mandatory option '-from|-to|-through|-clock_from|-clock_to' not specified for command 'group_path'.


@innovus 350> set db route_selected_net_only false
wrong # args: should be "set varName ?newValue?"
wrong # args: should be "set varName ?newValue?"
@innovus 352> set_db route_selected_net_only false
**ERROR: (IMPDBTCL-247):	'route_selected_net_only' is not a recognized object or root attribute. Run 'help root:' to get a list of all root attributes, or 'man get_db' for more information about accessing objects and attributes.


@innovus 353> set_db timing_analysis_type ocv
1 ocv
@innovus 354> set_db route_design_detail_use_multi_cut_via_effort medium

1 medium
@innovus 355> set_path_group_options -effort_level high


Usage: set_path_group_options [-help] <path_group_name> [-early]
                              [-effort_level {low high}] [-late]
                              [-skewing_slack_constraint <float>]
                              [-slack_adjustment <float>]
                              [-slack_adjustment_priority <integer>]
                              [-target_slack <float>] [-view <string>]
                              [-weight <integer>]

**ERROR: (IMPTCM-46):	Argument "<path_group_name>" is required for command "set_path_group_options", either this option is not specified or an option prior to it is not specified correctly.

Command: set_path_group_options:

Usage: set_path_group_options [-help] <path_group_name> [-early]
                              [-effort_level {low high}] [-late]
                              [-skewing_slack_constraint <float>]
                              [-slack_adjustment <float>]
                              [-slack_adjustment_priority <integer>]
                              [-target_slack <float>] [-view <string>]
                              [-weight <integer>]

-help                                  # Prints out the command usage
<path_group_name>                      # pathgroup name (string, required)
-early                                 # early mode only  (bool, optional)
-effort_level {low high}               # effort level option  (enum, optional)
-late                                  # late mode only  (bool, optional)
-skewing_slack_constraint <float>      # slack constraint when skewing
                                       # (float, optional)
-slack_adjustment <float>              # slack adjustment  (float, optional)
-slack_adjustment_priority <integer>   # slack adjustment priority 
                                       # (uint, optional)
-target_slack <float>                  # target slack option  (float, optional)
-view <string>                         # views (string, optional)
-weight <integer>                      # optimization priority 
                                       # (uint, optional)



**ERROR: (IMPSYC-194):	Incorrect usage for command 'set_path_group_options'.
Type 'man IMPSYC-194' for more detail.

@innovus 356> group_path -name failing -to result_reg_reg[3><0]/RN

invalid command name "3><0"
invalid command name "3><0"
@innovus 359> group_path -name failing -to result_reg_reg[3]/RN
[4C
@innovus 360> set_path_group_options failing -effort_level high
**WARN: (IMPOPT-3602):	The specified path group name failing is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for failing path_group
@innovus 361> group_path -name failing -to result_reg_reg[3]
@innovus 362> set_path_group_options failing -effort_level high
Effort level <high> specified for failing path_group
@innovus 363> route_opt_design -opt -hold

*** route_opt_design #4 [begin] : totSession cpu/real = 0:07:05.2/0:52:26.1 (0.1), mem = 3637.5M
GigaOpt running with 1 threads.
**INFO: Running RouteOpt Opt flow.
**INFO: User settings:
delaycal_enable_high_fanout                                                                true
delaycal_enable_si                                                                         true
delaycal_ignore_net_load                                                                   false
delaycal_socv_accuracy_mode                                                                low
setAnalysisMode -cts                                                                       postCTS
setAnalysisMode -skew                                                                      true
setDelayCalMode -engine                                                                    aae
design_flow_effort                                                                         extreme
design_power_effort                                                                        high
design_process_node                                                                        45
extract_rc_cap_table_basic                                                                 true
extract_rc_cap_table_extended                                                              false
extract_rc_coupled                                                                         true
extract_rc_coupling_cap_threshold                                                          0.1
extract_rc_engine                                                                          post_route
extract_rc_net_count_in_memory                                                             100000
extract_rc_post_route_no_clean_rcdb                                                        true
extract_rc_relative_cap_threshold                                                          1.0
extract_rc_total_cap_threshold                                                             0.0
opt_all_end_points                                                                         true
opt_area_recovery                                                                          true
opt_delete_insts                                                                           true
opt_drv_fix_max_cap                                                                        true
opt_drv_fix_max_tran                                                                       true
opt_drv_margin                                                                             0.0
opt_exp_buffer_tat_enhancement                                                             true
opt_exp_flow_effort_extreme                                                                true
opt_exp_global_sizing_tat_fix                                                              true
opt_exp_pre_cts_new_extreme_flow                                                           true
opt_exp_pre_cts_new_standard_flow                                                          true
opt_exp_reclaim_area_rebuffer_tat_fix                                                      true
opt_exp_view_pruning_timer_mode                                                            low
opt_fix_drv                                                                                true
opt_fix_fanout_load                                                                        true
opt_flow_ccopt_extreme_tat_enhancement_v2                                                  true
opt_hier_trial_route_honor_read_only                                                       false
opt_post_route_enable_si_attacker_sizing                                                   false
opt_power_effort                                                                           high
opt_preserve_all_sequential                                                                false
opt_reclaim_area_restructuring_effort                                                      high
opt_resize_flip_flops                                                                      true
opt_setup_target_slack                                                                     0.0
opt_useful_skew_eco_route                                                                  false
opt_view_pruning_hold_target_slack_auto_flow                                               0
opt_view_pruning_hold_views_active_list                                                    { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                                                { nangate_view_hold}
opt_view_pruning_setup_views_active_list                                                   { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                                               { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list                                          { nangate_view_setup}
setHierMode -disableArt                                                                    false
setHierMode -reportPostRouteArtTiming                                                      false
setOptMode -expRoiFlowTatEnhancements                                                      true
route_design_bottom_routing_layer                                                          1
route_design_detail_antenna_factor                                                         1.0
route_design_detail_end_iteration                                                          1
route_design_detail_post_route_spread_wire                                                 auto
route_design_detail_use_multi_cut_via_effort                                               medium
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_std_delay                                            8.5
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
route_design_selected_net_only                                                             false
route_design_top_routing_layer                                                             10
route_design_with_eco                                                                      true
route_design_with_si_driven                                                                true
route_design_with_si_post_route_fix                                                        false
route_design_with_timing_driven                                                            true
setNanoRouteMode -drouteStartIteration                                                     0
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
getDelayCalMode -engine                                                                    aae
getHierMode -disableArt                                                                    false
getHierMode -reportPostRouteArtTiming                                                      false
getOptMode -expRoiFlowTatEnhancements                                                      true
get_power_analysis_mode -report_power_quiet                                                true
getNanoRouteMode -drouteStartIteration                                                     0
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
RODC: v2.7e
nangate_rc_typical has no qx tech file defined
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2671.9M, totSessionCpu=0:07:11 **
**WARN: (IMPOPT-576):	112 nets have unplaced terms. 
*** InitOpt #1 [begin] (route_opt_design #4) : totSession cpu/real = 0:07:11.4/0:52:32.3 (0.1), mem = 3561.5M
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2673.5M, totSessionCpu=0:07:12 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #1 [finish] (route_opt_design #4) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:11.7/0:52:32.6 (0.1), mem = 3559.1M
** INFO : this run is activating 'postRoute' automaton
 ReSet Options after AAE Based Opt flow 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
**INFO: flowCheckPoint #31 InitialSummary

Power view               = nangate_view_setup
Number of VT partitions  = 0
Standard cells in design = 134
Instances in design      = 6213

Instance distribution across the VT partitions:

Reporting took 0 sec
Extraction called for design 'top' of instances=6213 and nets=7161 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3559.1M)
Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 3623.1M)
Extracted 20.0031% (CPU Time= 0:00:00.1  MEM= 3623.1M)
Extracted 30.0021% (CPU Time= 0:00:00.1  MEM= 3623.1M)
Extracted 40.0027% (CPU Time= 0:00:00.1  MEM= 3623.1M)
Extracted 50.0034% (CPU Time= 0:00:00.1  MEM= 3623.1M)
Extracted 60.0024% (CPU Time= 0:00:00.2  MEM= 3623.1M)
Extracted 70.0031% (CPU Time= 0:00:00.2  MEM= 3623.1M)
Extracted 80.0021% (CPU Time= 0:00:00.2  MEM= 3623.1M)
Extracted 90.0027% (CPU Time= 0:00:00.2  MEM= 3623.1M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 3623.1M)
Number of Extracted Resistors     : 99016
Number of Extracted Ground Cap.   : 105880
Number of Extracted Coupling Cap. : 171484
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3599.1M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3599.141M)
**INFO: flowCheckPoint #32 OptimizationHold
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
<optDesign CMD> fixhold  no -lvt -mvt Cells
#InfoCS: Num dontuse cells 9, Num usable cells 126
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 9, Num usable cells 126
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:13 mem=3581.4M ***
*** BuildHoldData #1 [begin] (route_opt_design #4) : totSession cpu/real = 0:07:12.8/0:52:34.0 (0.1), mem = 3581.4M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3579.41)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3606.72 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3606.72 CPU=0:00:01.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3606.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3606.7M)

Executing IPO callback for view pruning ..

Active hold views:
 nangate_view_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3569.84)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3580.52 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3580.52 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:07:16 mem=3580.5M)
Done building cte hold timing graph (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:07:16 mem=3580.5M ***
OPTC: user 20.0
Done building hold timer [20016 node(s), 27508 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=0:07:16 mem=3596.5M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3576.79)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3572.4 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3572.4 CPU=0:00:01.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3572.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3572.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3538.52)
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7477. 
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3582.2 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3582.2 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:07:19 mem=3598.2M)
Done building cte setup timing graph (fixHold) cpu=0:00:06.1 real=0:00:07.0 totSessionCpu=0:07:19 mem=3598.2M ***

------------------------------------------------------ Timing Graph Summary #22 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S4:1, S7:1, S13:0, S22:1, S23:1, 
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: nangate_view_setup

------------------------------------------------------ Timing Graph Summary #23 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S11:1, S13:0, S22:1, S23:1, 

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.714  |  0.000  | -0.714  |
|           TNS (ns):|-258.989 |  0.000  |-258.989 |
|    Violating Paths:|   582   |    0    |   582   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.970%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2696.1M, totSessionCpu=0:07:19 **
*** BuildHoldData #1 [finish] (route_opt_design #4) : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:07:19.3/0:52:40.6 (0.1), mem = 3562.3M
*** HoldOpt #1 [begin] (route_opt_design #4) : totSession cpu/real = 0:07:19.3/0:52:40.6 (0.1), mem = 3562.3M
clk(704.225MHz) CK: assigning clock clk to net clk

Starting Levelizing
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT)
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 10%
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 20%
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 30%
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 40%
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 50%
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 60%
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 70%
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 80%
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 90%

Finished Levelizing
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT)

Starting Activity Propagation
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT)
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 10%
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 20%
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT): 30%

Finished Activity Propagation
2025-Aug-01 13:37:54 (2025-Aug-01 20:37:54 GMT)
(I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
(I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
*info: Run opt_design holdfix with 1 thread.
Info: 8 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:06.8 real=0:00:07.0 totSessionCpu=0:07:20 mem=3813.7M density=79.970% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3813.7M|
|   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3813.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3813.7M|
|   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3813.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3813.7M|
|   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:01.0|  3813.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3813.7M|
|   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3813.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:07.3 real=0:00:08.0 totSessionCpu=0:07:20 mem=3813.7M density=79.970% ***


*** Finish Post Route Hold Fixing (cpu=0:00:07.3 real=0:00:08.0 totSessionCpu=0:07:20 mem=3813.7M density=79.970%) ***
(I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
(I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (route_opt_design #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:07:20.1/0:52:41.4 (0.1), mem = 3709.6M
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2829.6M, totSessionCpu=0:07:20 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3709.74M, totSessionCpu=0:07:20).
**opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2829.8M, totSessionCpu=0:07:20 **

Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:07:20 mem=3747.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3715.9MB
Summary Report:
Instances move: 0 (out of 6206 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3715.9MB
*** Finished place_detail (0:07:20 mem=3715.9M) ***
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #33 FinalSummary

------------------------------------------------------ Timing Graph Summary #24 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S13:0, S22:1, S23:1, 
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2827.5M, totSessionCpu=0:07:20 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3688.7)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3719.38 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3719.38 CPU=0:00:01.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3719.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3719.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3676.5)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3721.2 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3721.2 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:07:24 mem=3721.2M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     opt_design Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.714  |  0.000  | -0.714  |
|           TNS (ns):|-258.989 |  0.000  |-258.989 |
|    Violating Paths:|   582   |    0    |   582   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.970%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:13, real = 0:00:14, mem = 2862.4M, totSessionCpu=0:07:24 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
Info: Destroy the CCOpt slew target map.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.028 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.890
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           46.8            582          0.000 ns          0.028 ns  route_opt_design
*** route_opt_design #4 [finish] : cpu/real = 0:00:19.6/0:00:21.3 (0.9), totSession cpu/real = 0:07:24.8/0:52:47.4 (0.1), mem = 3743.0M
@innovus 364> @innovus 364> route_opt_design -opt -hold

*** route_opt_design #5 [begin] : totSession cpu/real = 0:07:25.6/0:53:19.0 (0.1), mem = 3743.0M
GigaOpt running with 1 threads.
**INFO: Running RouteOpt Opt flow.
**INFO: User settings:
delaycal_enable_high_fanout                                                                true
delaycal_enable_si                                                                         true
delaycal_ignore_net_load                                                                   false
delaycal_socv_accuracy_mode                                                                low
setAnalysisMode -cts                                                                       postCTS
setAnalysisMode -skew                                                                      true
setDelayCalMode -engine                                                                    aae
design_flow_effort                                                                         extreme
design_power_effort                                                                        high
design_process_node                                                                        45
extract_rc_cap_table_basic                                                                 true
extract_rc_cap_table_extended                                                              false
extract_rc_coupled                                                                         true
extract_rc_coupling_cap_threshold                                                          0.1
extract_rc_engine                                                                          post_route
extract_rc_net_count_in_memory                                                             100000
extract_rc_post_route_no_clean_rcdb                                                        true
extract_rc_relative_cap_threshold                                                          1.0
extract_rc_total_cap_threshold                                                             0.0
opt_all_end_points                                                                         true
opt_area_recovery                                                                          true
opt_delete_insts                                                                           true
opt_drv_fix_max_cap                                                                        true
opt_drv_fix_max_tran                                                                       true
opt_drv_margin                                                                             0.0
opt_exp_flow_effort_extreme                                                                true
opt_fix_drv                                                                                true
opt_fix_fanout_load                                                                        true
opt_hier_trial_route_honor_read_only                                                       false
opt_power_effort                                                                           high
opt_preserve_all_sequential                                                                false
opt_reclaim_area_restructuring_effort                                                      high
opt_resize_flip_flops                                                                      true
opt_setup_target_slack                                                                     0.0
opt_useful_skew_eco_route                                                                  false
opt_view_pruning_hold_target_slack_auto_flow                                               0
opt_view_pruning_hold_views_active_list                                                    { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                                                { nangate_view_hold}
opt_view_pruning_setup_views_active_list                                                   { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                                               { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list                                          { nangate_view_setup}
setHierMode -disableArt                                                                    false
setHierMode -reportPostRouteArtTiming                                                      false
route_design_bottom_routing_layer                                                          1
route_design_detail_antenna_factor                                                         1.0
route_design_detail_end_iteration                                                          1
route_design_detail_post_route_spread_wire                                                 auto
route_design_detail_use_multi_cut_via_effort                                               medium
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_std_delay                                            8.5
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
route_design_selected_net_only                                                             false
route_design_top_routing_layer                                                             10
route_design_with_eco                                                                      true
route_design_with_si_driven                                                                true
route_design_with_si_post_route_fix                                                        false
route_design_with_timing_driven                                                            true
setNanoRouteMode -drouteStartIteration                                                     0
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
getDelayCalMode -engine                                                                    aae
getHierMode -disableArt                                                                    false
getHierMode -reportPostRouteArtTiming                                                      false
get_power_analysis_mode -report_power_quiet                                                true
getNanoRouteMode -drouteStartIteration                                                     0
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
RODC: v2.7e
nangate_rc_typical has no qx tech file defined
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2767.8M, totSessionCpu=0:07:32 **
**WARN: (IMPOPT-576):	112 nets have unplaced terms. 
*** InitOpt #1 [begin] (route_opt_design #5) : totSession cpu/real = 0:07:31.8/0:53:25.2 (0.1), mem = 3669.0M
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2769.6M, totSessionCpu=0:07:32 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #1 [finish] (route_opt_design #5) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:32.1/0:53:25.5 (0.1), mem = 3666.6M
** INFO : this run is activating 'postRoute' automaton
 ReSet Options after AAE Based Opt flow 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
**INFO: flowCheckPoint #34 InitialSummary

Power view               = nangate_view_setup
Number of VT partitions  = 0
Standard cells in design = 134
Instances in design      = 6213

Instance distribution across the VT partitions:

Reporting took 0 sec
Extraction called for design 'top' of instances=6213 and nets=7161 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_2527177_coe-ece-taco_lunayang_S8h3oN/top_2527177_qL0Ebt.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3666.6M)
Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 3730.6M)
Extracted 20.0031% (CPU Time= 0:00:00.1  MEM= 3730.6M)
Extracted 30.0021% (CPU Time= 0:00:00.1  MEM= 3730.6M)
Extracted 40.0027% (CPU Time= 0:00:00.1  MEM= 3730.6M)
Extracted 50.0034% (CPU Time= 0:00:00.1  MEM= 3730.6M)
Extracted 60.0024% (CPU Time= 0:00:00.2  MEM= 3730.6M)
Extracted 70.0031% (CPU Time= 0:00:00.2  MEM= 3730.6M)
Extracted 80.0021% (CPU Time= 0:00:00.2  MEM= 3730.6M)
Extracted 90.0027% (CPU Time= 0:00:00.2  MEM= 3730.6M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 3730.6M)
Number of Extracted Resistors     : 99016
Number of Extracted Ground Cap.   : 105880
Number of Extracted Coupling Cap. : 171484
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3706.6M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3706.609M)
**INFO: flowCheckPoint #35 OptimizationHold
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
<optDesign CMD> fixhold  no -lvt -mvt Cells
#InfoCS: Num dontuse cells 9, Num usable cells 126
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 9, Num usable cells 126
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:33 mem=3688.9M ***
*** BuildHoldData #1 [begin] (route_opt_design #5) : totSession cpu/real = 0:07:33.1/0:53:26.9 (0.1), mem = 3688.9M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3686.88)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3714.19 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3714.19 CPU=0:00:01.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3714.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3714.2M)

Executing IPO callback for view pruning ..

Active hold views:
 nangate_view_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3675.3)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3685.98 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3685.98 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:07:36 mem=3686.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:07:36 mem=3686.0M ***
OPTC: user 20.0
Done building hold timer [20016 node(s), 27508 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:07:37 mem=3702.0M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3682.26)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3677.87 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3677.87 CPU=0:00:01.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3677.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3677.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3642.98)
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_setup -- Total Number of Nets Analyzed = 7477. 
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3685.66 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3685.66 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:07:39 mem=3701.7M)
Done building cte setup timing graph (fixHold) cpu=0:00:06.3 real=0:00:07.0 totSessionCpu=0:07:39 mem=3701.7M ***

------------------------------------------------------ Timing Graph Summary #25 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S4:1, S7:1, S13:0, S22:1, S23:1, 
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: nangate_view_setup

------------------------------------------------------ Timing Graph Summary #26 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S11:1, S13:0, S22:1, S23:1, 

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.714  |  0.000  | -0.714  |
|           TNS (ns):|-258.989 |  0.000  |-258.989 |
|    Violating Paths:|   582   |    0    |   582   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.970%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2783.9M, totSessionCpu=0:07:40 **
*** BuildHoldData #1 [finish] (route_opt_design #5) : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:07:39.8/0:53:33.6 (0.1), mem = 3665.7M
*** HoldOpt #1 [begin] (route_opt_design #5) : totSession cpu/real = 0:07:39.8/0:53:33.6 (0.1), mem = 3665.7M
clk(704.225MHz) CK: assigning clock clk to net clk

Starting Levelizing
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT)
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 10%
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 20%
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 30%
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 40%
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 50%
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 60%
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 70%
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 80%
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 90%

Finished Levelizing
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT)

Starting Activity Propagation
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT)
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 10%
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 20%
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT): 30%

Finished Activity Propagation
2025-Aug-01 13:38:47 (2025-Aug-01 20:38:47 GMT)
(I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
(I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
*info: Run opt_design holdfix with 1 thread.
Info: 8 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:07:40 mem=3915.6M density=79.970% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
|   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
|   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
|   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
|   1|  -0.715|  -258.99|     582|          0|       0(     0)|   79.97%|   0:00:00.0|  3915.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:07.5 real=0:00:08.0 totSessionCpu=0:07:41 mem=3915.6M density=79.970% ***


*** Finish Post Route Hold Fixing (cpu=0:00:07.5 real=0:00:08.0 totSessionCpu=0:07:41 mem=3915.6M density=79.970%) ***
(I,S,L,T): nangate_view_setup: NA, NA, 0.0482684, 0.0482684
(I,S,L) ClockInsts: nangate_view_setup: NA, NA, 0.000532865
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (route_opt_design #5) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:07:40.6/0:53:34.5 (0.1), mem = 3812.5M
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2918.3M, totSessionCpu=0:07:41 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3812.65M, totSessionCpu=0:07:41).
**opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2918.3M, totSessionCpu=0:07:41 **

Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:07:41 mem=3850.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3818.8MB
Summary Report:
Instances move: 0 (out of 6206 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3818.8MB
*** Finished place_detail (0:07:41 mem=3818.8M) ***
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #36 FinalSummary

------------------------------------------------------ Timing Graph Summary #27 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         597     1e+02          1          0          1          1        -        -              -
 TGS2         582     1e+02          1          1          2          2        -        -              -
 TGS3       20983        98          0        1.1          1          1        -    1e+02              -
 TGS6         915        65          1          0          1          1        -        -              -
 TGS7       21247     1e+02      0.027        1.1          1          1        -        -              -
TGS12         582     1e+02          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \cycle_reg[3] /CK (1)
 TGS2      \cycle_reg[3] /RN (2)
 TGS3      \cycle_reg[3] /D (2)
 TGS6      \cycle_reg[3] /CK (1)
 TGS7      \cycle_reg[3] /D (2)
TGS12      \cycle_reg[3] /CK (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S7:1, S13:0, S22:1, S23:1, 
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2915.6M, totSessionCpu=0:07:41 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3791.6)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3831.83 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3831.83 CPU=0:00:01.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3831.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3831.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3786.95)
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nangate_view_hold -- Total Number of Nets Analyzed = 7477. 
Total number of fetched objects 7477
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7161,  22.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3831.64 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3831.64 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:07:44 mem=3831.6M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     opt_design Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.714  |  0.000  | -0.714  |
|           TNS (ns):|-258.989 |  0.000  |-258.989 |
|    Violating Paths:|   582   |    0    |   582   |
|          All Paths:|  1228   |   582   |   811   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (467)      |   -0.645   |     1 (467)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.970%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:13, real = 0:00:14, mem = 2947.1M, totSessionCpu=0:07:45 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
Info: Destroy the CCOpt slew target map.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.028 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          582
Multi-Bit FF Count           :            0
Total Bit Count              :          582
Total FF Count               :          582
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      521.890
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              582                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          20.56             53          0.000 ns          0.028 ns  route_opt_design
*** route_opt_design #5 [finish] : cpu/real = 0:00:19.8/0:00:21.3 (0.9), totSession cpu/real = 0:07:45.4/0:53:40.4 (0.1), mem = 3853.4M
@innovus 365> @innovus 365> gui_deselect -all 
@innovus 366> exit

*** Memory Usage v#1 (Current mem = 3781.414M, initial mem = 503.000M) ***
*** Message Summary: 1508 warning(s), 12 error(s)

--- Ending "Innovus" (totcpu=8:30:38, real=336:17:37, mem=3781.4M) ---
