// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_epQ_H__
#define __predict_ensemble_epQ_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_epQ_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_epQ_ram) {
        ram[0] = "0b00111101001011000010100010110011";
        ram[1] = "0b10111000100010000101000010011100";
        ram[2] = "0b00111101011010000111010111010101";
        ram[3] = "0b00111110100100110101001111111000";
        ram[4] = "0b00111111011100101110111100001011";
        ram[5] = "0b00111000110011011000010101011001";
        ram[6] = "0b10110111001001111100010110101100";
        ram[7] = "0b00111111011010100101011010111101";
        ram[8] = "0b10111000000001100011011110111101";
        ram[9] = "0b00111101110110001101011110011101";
        ram[10] = "0b00111000010010010101001110011100";
        ram[11] = "0b00111110111010000010010010110011";
        ram[12] = "0b00111111011101001001010110011110";
        ram[13] = "0b00111110111100000011111001000010";
        ram[14] = "0b00111111000101100011011101001000";
        ram[15] = "0b00111101000010110010011101000110";
        ram[16] = "0b00111111000010100001100000010110";
        ram[17] = "0b00111111000000110101011010111000";
        ram[18] = "0b00111000101101000101101011100110";
        ram[19] = "0b10110111010110100001101010010011";
        ram[20] = "0b10111000100111110110001000110000";
        ram[21] = "0b00111110111100000000100111110110";
        ram[22] = "0b00111110001001011010010010101101";
        ram[23] = "0b00110110100001100011011110111101";
        ram[24] = "0b00111000010001010010000111011110";
        ram[25] = "0b10111000000110110011000001110011";
        ram[26] = "0b00110111010110100001101010010011";
        ram[27] = "0b00111000001000111001001111101110";
        ram[28] = "0b10110110000001100011011110111101";
        ram[29] = "0b00111101010101011001101100111101";
        ram[30] = "0b00111101100000101101000111110010";
        ram[31] = "0b10111000001001111100010110101100";
        ram[32] = "0b00111110010001111111101110101101";
        ram[33] = "0b00110111101110001000110010100100";
        ram[34] = "0b00111110000101010111110100011000";
        ram[35] = "0b10110111100001100011011110111101";
        ram[36] = "0b00110101100001100011011110111101";
        ram[37] = "0b00111110100111110100110000001010";
        ram[38] = "0b00111101001001011100110001000010";
        ram[39] = "0b00110111110100011011011100010111";
        ram[40] = "0b00111110110011010000111101100010";
        ram[41] = "0b10110111000001100011011110111101";
        ram[42] = "0b00111111011110111110111110001101";
        ram[43] = "0b00111101111101010001010100000101";
        ram[44] = "0b00111110111101101100001010001011";
        ram[45] = "0b00111111011010010010101111010100";
        ram[46] = "0b00110111000001100011011110111101";
        ram[47] = "0b10110110100001100011011110111101";
        ram[48] = "0b00111110000000010101111111001100";
        ram[49] = "0b00110111000101101111111010110101";
        ram[50] = "0b00110110100001100011011110111101";
        ram[51] = "0b00111110001011001100100100100001";
        ram[52] = "0b00111110100110000010100000011100";
        ram[53] = "0b00111110110000110100001001000110";
        ram[54] = "0b00111111000000110010100001100011";
        ram[55] = "0b00111110110111111100001010101001";
        ram[56] = "0b00111110001001010011001100101011";
        ram[57] = "0b00110110100001100011011110111101";
        ram[58] = "0b10110111011110111010100010000010";
        ram[59] = "0b00000000000000000000000000000000";
        ram[60] = "0b00110110000001100011011110111101";
        ram[61] = "0b10110101100001100011011110111101";
        ram[62] = "0b00110101100001100011011110111101";
        ram[63] = "0b00110101100001100011011110111101";
        ram[64] = "0b00111111000111000001010110010000";
        ram[65] = "0b00110110111010101110000110001011";
        ram[66] = "0b00111110100101111010001010101101";
        ram[67] = "0b10110111001001111100010110101100";
        ram[68] = "0b10110110010010010101001110011100";
        ram[69] = "0b00111110100001110101000101001000";
        ram[70] = "0b00111110000101101011010111010100";
        ram[71] = "0b10110111011010101110000110001011";
        ram[72] = "0b00111110010011000000010111010101";
        ram[73] = "0b00110110100001100011011110111101";
        ram[74] = "0b00111110100000100011011010100000";
        ram[75] = "0b00110110111010101110000110001011";
        ram[76] = "0b00111110100000011111000110101110";
        ram[77] = "0b10110110100001100011011110111101";
        ram[78] = "0b00111110001010111001010111100110";
        ram[79] = "0b00111110111111100000111010010101";
        ram[80] = "0b00111111001000000000111110001000";
        ram[81] = "0b10110110100001100011011110111101";
        ram[82] = "0b00111110011001010000110101101011";
        ram[83] = "0b10110111000001100011011110111101";
        ram[84] = "0b10110110000001100011011110111101";
        ram[85] = "0b00111110011101010011000101010101";
        ram[86] = "0b00110110110010010101001110011100";
        ram[87] = "0b00111111000010000100001000001111";
        ram[88] = "0b00111111010100001111011100000001";
        ram[89] = "0b10110110101001111100010110101100";
        ram[90] = "0b00111110100010001110011011010001";
        ram[91] = "0b00110110110010010101001110011100";
        ram[92] = "0b00111110111100000011001000010010";
        ram[93] = "0b00111111011011110101001011001010";
        ram[94] = "0b00110110010010010101001110011100";
        ram[95] = "0b00110101100001100011011110111101";
        ram[96] = "0b10000000000000000000000000000000";
        ram[97] = "0b10110110000001100011011110111101";
        ram[98] = "0b00110110000001100011011110111101";
        ram[99] = "0b00111111011011000101001110001111";
        ram[100] = "0b00111111001001101001001111000000";
        ram[101] = "0b00111101110110111111001101111100";
        ram[102] = "0b00110110100001100011011110111101";
        ram[103] = "0b00110110000001100011011110111101";
        ram[104] = "0b10110110101001111100010110101100";
        ram[105] = "0b10110110010010010101001110011100";
        ram[106] = "0b00111110100011100100010110100010";
        ram[107] = "0b00110110010010010101001110011100";
        ram[108] = "0b00111110100101111011010011100101";
        ram[109] = "0b10110110000001100011011110111101";
        ram[110] = "0b00111110101010110100011111000111";
        ram[111] = "0b10110101100001100011011110111101";
        ram[112] = "0b00111110100011100111101100111110";
        ram[113] = "0b00110101100001100011011110111101";
        ram[114] = "0b00111111010110101111000111111110";
        ram[115] = "0b00111111010101110100110010110010";
        ram[116] = "0b00111110100101000101110100100000";
        ram[117] = "0b00111110011101010100101100000110";
        ram[118] = "0b10110101100001100011011110111101";
        ram[119] = "0b10000000000000000000000000000000";
        ram[120] = "0b00111111011000010111011010101011";
        ram[121] = "0b00110101100001100011011110111101";
        ram[122] = "0b00111110101010000100010011010000";
        ram[123] = "0b00000000000000000000000000000000";
        ram[124] = "0b00110101100001100011011110111101";
        ram[125] = "0b10110101100001100011011110111101";
        ram[126] = "0b00111110101110101011011101111000";
        ram[127] = "0b00111110101111101011100010010101";
        ram[128] = "0b00111110101111000011001010101001";
        ram[129] = "0b00000000000000000000000000000000";
        ram[130] = "0b00110101100001100011011110111101";
        ram[131] = "0b00111110101010001111101100100010";
        ram[132] = "0b00111110110010100011101110011011";
        ram[133] = "0b00111110100010011010011010010011";
        ram[134] = "0b00110110000001100011011110111101";
        ram[135] = "0b00111110111100100001001011111001";
        ram[136] = "0b00111111010100100100001101100111";
        ram[137] = "0b10000000000000000000000000000000";
        ram[138] = "0b00000000000000000000000000000000";
        ram[139] = "0b00111110110101101010011110001011";
        ram[140] = "0b00000000000000000000000000000000";
        ram[141] = "0b00111110111100110000111100000110";
        ram[142] = "0b10110101100001100011011110111101";
        ram[143] = "0b10110110000001100011011110111101";
        ram[144] = "0b10000000000000000000000000000000";
        ram[145] = "0b00111110110000101110100011000000";
        ram[146] = "0b00111110110000101110100011000000";
        ram[147] = "0b00110101100001100011011110111101";
        ram[148] = "0b00000000000000000000000000000000";
        ram[149] = "0b00111110101100010111010001100000";
        ram[150] = "0b00111110110110100010111001111111";
        ram[151] = "0b00111110101111110110010010001100";
        ram[152] = "0b10110101100001100011011110111101";
        ram[153] = "0b00000000000000000000000000000000";
        ram[154] = "0b00111111001110000010010101101100";
        ram[155] = "0b00000000000000000000000000000000";
        ram[156] = "0b10000000000000000000000000000000";
        ram[157] = "0b00111111010000010001010010110001";
        ram[158] = "0b10110101100001100011011110111101";
        ram[159] = "0b00111110010001100101100100001000";
        ram[160] = "0b00111111001100111100001111010111";
        ram[161] = "0b10000000000000000000000000000000";
        ram[162] = "0b00111111010000011000000101001001";
        ram[163] = "0b00000000000000000000000000000000";
        ram[164] = "0b00110101100001100011011110111101";
        ram[165] = "0b00111111001001000101110100010000";
        ram[166] = "0b00111111001111111101101010110110";
        ram[167] = "0b10000000000000000000000000000000";
        ram[168] = "0b10000000000000000000000000000000";
        ram[169] = "0b00000000000000000000000000000000";
        ram[170] = "0b10000000000000000000000000000000";
        for (unsigned i = 171; i < 195 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_epQ) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_epQ_ram* meminst;


SC_CTOR(predict_ensemble_epQ) {
meminst = new predict_ensemble_epQ_ram("predict_ensemble_epQ_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_epQ() {
    delete meminst;
}


};//endmodule
#endif
