{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620819655310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620819655316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 13:40:55 2021 " "Processing started: Wed May 12 13:40:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620819655316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819655316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Micro -c Micro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Micro -c Micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819655316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620819656078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620819656078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file regpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "regPC.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/regPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/ImmGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666223 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.sv " "Entity \"MUX\" obtained from \"MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1620819666226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/ALUControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg1 REG1 top.sv(35) " "Verilog HDL Declaration information at top.sv(35): object \"Reg1\" differs only in case from object \"REG1\" in the same scope" {  } { { "top.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620819666235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg2 REG2 top.sv(35) " "Verilog HDL Declaration information at top.sv(35): object \"Reg2\" differs only in case from object \"REG2\" in the same scope" {  } { { "top.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620819666235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regif_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file regif_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regIF_ID " "Found entity 1: regIF_ID" {  } { { "regIF_ID.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/regIF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regid_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file regid_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regID_EX " "Found entity 1: regID_EX" {  } { { "regID_EX.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/regID_EX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regMEM_WB " "Found entity 1: regMEM_WB" {  } { { "regMEM_WB.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/regMEM_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file regex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regEX_MEM " "Found entity 1: regEX_MEM" {  } { { "regEX_MEM.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/regEX_MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funit.sv 1 1 " "Found 1 design units, including 1 entities, in source file funit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FUnit " "Found entity 1: FUnit" {  } { { "FUnit.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/FUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/MUX3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddet.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazarddet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDet " "Found entity 1: HazardDet" {  } { { "HazardDet.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/HazardDet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9b.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux9b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX9b " "Found entity 1: MUX9b" {  } { { "MUX9b.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/MUX9b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_Avalon " "Found entity 1: top_Avalon" {  } { { "top_Avalon.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top_Avalon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mm_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mm_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mm_master " "Found entity 1: avalon_mm_master" {  } { { "avalon_mm_master.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/avalon_mm_master.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_slave_mm_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_slave_mm_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_slave_MM_interface " "Found entity 1: avalon_slave_MM_interface" {  } { { "avalon_slave_MM_interface.v" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/avalon_slave_MM_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorycontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryControl " "Found entity 1: memoryControl" {  } { { "memoryControl.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/memoryControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666272 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "debugMode.sv(61) " "Verilog HDL information at debugMode.sv(61): always construct contains both blocking and non-blocking assignments" {  } { { "debugMode.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/debugMode.sv" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620819666277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "debug DEBUG debugMode.sv(19) " "Verilog HDL Declaration information at debugMode.sv(19): object \"debug\" differs only in case from object \"DEBUG\" in the same scope" {  } { { "debugMode.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/debugMode.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620819666277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugmode.sv 1 1 " "Found 1 design units, including 1 entities, in source file debugmode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debugMode " "Found entity 1: debugMode" {  } { { "debugMode.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/debugMode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666277 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interconexLogic.sv(29) " "Verilog HDL information at interconexLogic.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "interconexLogic.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/interconexLogic.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620819666280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "readExt READEXT interconexLogic.sv(22) " "Verilog HDL Declaration information at interconexLogic.sv(22): object \"readExt\" differs only in case from object \"READEXT\" in the same scope" {  } { { "interconexLogic.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/interconexLogic.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620819666280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "readInstr READINSTR interconexLogic.sv(22) " "Verilog HDL Declaration information at interconexLogic.sv(22): object \"readInstr\" differs only in case from object \"READINSTR\" in the same scope" {  } { { "interconexLogic.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/interconexLogic.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620819666280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexLogic " "Found entity 1: interconexLogic" {  } { { "interconexLogic.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/interconexLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Done DONE readControl.sv(4) " "Verilog HDL Declaration information at readControl.sv(4): object \"Done\" differs only in case from object \"DONE\" in the same scope" {  } { { "readControl.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/readControl.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620819666284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file readcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 readControl " "Found entity 1: readControl" {  } { { "readControl.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/readControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620819666284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819666284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_Avalon " "Elaborating entity \"top_Avalon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620819666425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top_RISC " "Elaborating entity \"top\" for hierarchy \"top:top_RISC\"" {  } { { "top_Avalon.sv" "top_RISC" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top_Avalon.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regIF_ID top:top_RISC\|regIF_ID:IF_ID " "Elaborating entity \"regIF_ID\" for hierarchy \"top:top_RISC\|regIF_ID:IF_ID\"" {  } { { "top.sv" "IF_ID" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regID_EX top:top_RISC\|regID_EX:ID_EX " "Elaborating entity \"regID_EX\" for hierarchy \"top:top_RISC\|regID_EX:ID_EX\"" {  } { { "top.sv" "ID_EX" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regEX_MEM top:top_RISC\|regEX_MEM:EX_MEM " "Elaborating entity \"regEX_MEM\" for hierarchy \"top:top_RISC\|regEX_MEM:EX_MEM\"" {  } { { "top.sv" "EX_MEM" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMEM_WB top:top_RISC\|regMEM_WB:MEM_WB " "Elaborating entity \"regMEM_WB\" for hierarchy \"top:top_RISC\|regMEM_WB:MEM_WB\"" {  } { { "top.sv" "MEM_WB" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regPC top:top_RISC\|regPC:PC_a " "Elaborating entity \"regPC\" for hierarchy \"top:top_RISC\|regPC:PC_a\"" {  } { { "top.sv" "PC_a" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU top:top_RISC\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"top:top_RISC\|ALU:ALU\"" {  } { { "top.sv" "ALU" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers top:top_RISC\|registers:Registers " "Elaborating entity \"registers\" for hierarchy \"top:top_RISC\|registers:Registers\"" {  } { { "top.sv" "Registers" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen top:top_RISC\|ImmGen:ImmGen " "Elaborating entity \"ImmGen\" for hierarchy \"top:top_RISC\|ImmGen:ImmGen\"" {  } { { "top.sv" "ImmGen" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:top_RISC\|adder:Add " "Elaborating entity \"adder\" for hierarchy \"top:top_RISC\|adder:Add\"" {  } { { "top.sv" "Add" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX top:top_RISC\|MUX:MUXAddSum " "Elaborating entity \"MUX\" for hierarchy \"top:top_RISC\|MUX:MUXAddSum\"" {  } { { "top.sv" "MUXAddSum" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl top:top_RISC\|ALUControl:ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"top:top_RISC\|ALUControl:ALUControl\"" {  } { { "top.sv" "ALUControl" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control top:top_RISC\|control:conrtol " "Elaborating entity \"control\" for hierarchy \"top:top_RISC\|control:conrtol\"" {  } { { "top.sv" "conrtol" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FUnit top:top_RISC\|FUnit:FUnit " "Elaborating entity \"FUnit\" for hierarchy \"top:top_RISC\|FUnit:FUnit\"" {  } { { "top.sv" "FUnit" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 top:top_RISC\|MUX3:Mux_reg1 " "Elaborating entity \"MUX3\" for hierarchy \"top:top_RISC\|MUX3:Mux_reg1\"" {  } { { "top.sv" "Mux_reg1" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDet top:top_RISC\|HazardDet:HazardDet " "Elaborating entity \"HazardDet\" for hierarchy \"top:top_RISC\|HazardDet:HazardDet\"" {  } { { "top.sv" "HazardDet" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX9b top:top_RISC\|MUX9b:MuxContr " "Elaborating entity \"MUX9b\" for hierarchy \"top:top_RISC\|MUX9b:MuxContr\"" {  } { { "top.sv" "MuxContr" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryControl top:top_RISC\|memoryControl:controlInstr " "Elaborating entity \"memoryControl\" for hierarchy \"top:top_RISC\|memoryControl:controlInstr\"" {  } { { "top.sv" "controlInstr" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readControl top:top_RISC\|readControl:RdControl " "Elaborating entity \"readControl\" for hierarchy \"top:top_RISC\|readControl:RdControl\"" {  } { { "top.sv" "RdControl" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_mm_master avalon_mm_master:master_instr " "Elaborating entity \"avalon_mm_master\" for hierarchy \"avalon_mm_master:master_instr\"" {  } { { "top_Avalon.sv" "master_instr" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top_Avalon.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debugMode debugMode:SystemDebug " "Elaborating entity \"debugMode\" for hierarchy \"debugMode:SystemDebug\"" {  } { { "top_Avalon.sv" "SystemDebug" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top_Avalon.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_slave_MM_interface debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug " "Elaborating entity \"avalon_slave_MM_interface\" for hierarchy \"debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\"" {  } { { "debugMode.sv" "slave_debug" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/debugMode.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexLogic interconexLogic:connectLogic " "Elaborating entity \"interconexLogic\" for hierarchy \"interconexLogic:connectLogic\"" {  } { { "top_Avalon.sv" "connectLogic" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/top_Avalon.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819666514 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "debugMode.sv" "" { Text "F:/Datos/Doumentos/GitHub/avalonRiscV/debugMode.sv" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620819669443 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620819669443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620819671170 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Datos/Doumentos/GitHub/avalonRiscV/output_files/Micro.map.smsg " "Generated suppressed messages file F:/Datos/Doumentos/GitHub/avalonRiscV/output_files/Micro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819675299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620819675536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620819675536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4723 " "Implemented 4723 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "107 " "Implemented 107 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620819675850 ""} { "Info" "ICUT_CUT_TM_OPINS" "169 " "Implemented 169 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620819675850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4447 " "Implemented 4447 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620819675850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620819675850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620819675870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 13:41:15 2021 " "Processing ended: Wed May 12 13:41:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620819675870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620819675870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620819675870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620819675870 ""}
