

================================================================
== Vivado HLS Report for 'dut_conv1'
================================================================
* Date:           Wed Dec 14 20:00:24 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        fixed_32_8_20.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  562933|  23508385|  562933|  23508385|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+----------+-----------------+-----------+-----------+---------+----------+
        |                   |      Latency      |    Iteration    |  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min  |    max   |     Latency     |  achieved |   target  |  Count  | Pipelined|
        +-------------------+--------+----------+-----------------+-----------+-----------+---------+----------+
        |- LOOP_N           |  562932|  23508384| 93822 ~ 1469274 |          -|          -|  6 ~ 16 |    no    |
        | + LOOP_X          |   93820|   1469272|   9382 ~ 52474  |          -|          -| 10 ~ 28 |    no    |
        |  ++ LOOP_Y        |    9380|     52472|    938 ~ 1874   |          -|          -| 10 ~ 28 |    no    |
        |   +++ LOOP_M      |     936|      1872|              312|          -|          -|  3 ~ 6  |    no    |
        |    ++++ LOOP_C    |     310|       310|               62|          -|          -|        5|    no    |
        |     +++++ LOOP_R  |      60|        60|               12|          -|          -|        5|    no    |
        +-------------------+--------+----------+-----------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|    163|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    150|
|Register         |        -|      -|     399|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      9|     747|   1024|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      4|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U1  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U2   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------+---------+---+----+------+-----+------+-------------+
    |conv1_weight_U  |dut_conv1_conv1_weight  |        1|  0|   0|   450|   32|     1|        14400|
    |conv2_weight_U  |dut_conv1_conv2_weight  |        8|  0|   0|  2400|   32|     1|        76800|
    +----------------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                        |        9|  0|   0|  2850|   64|     2|        91200|
    +----------------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp3_fu_382_p2       |     *    |      1|  0|   0|           9|           6|
    |tmp5_fu_541_p2       |     *    |      1|  0|   0|           8|           7|
    |tmp_13_fu_345_p2     |     *    |      1|  0|   4|           6|           5|
    |tmp_22_fu_449_p2     |     *    |      1|  0|   2|           7|           5|
    |O_fu_295_p2          |     +    |      0|  0|   6|           4|           6|
    |c_2_fu_473_p2        |     +    |      0|  0|   3|           3|           1|
    |i_index_fu_555_p2    |     +    |      0|  0|   1|          13|          13|
    |m_3_fu_433_p2        |     +    |      0|  0|   3|           3|           1|
    |n_2_fu_339_p2        |     +    |      0|  0|   5|           5|           1|
    |next_mul3_fu_321_p2  |     +    |      0|  0|   7|           7|           7|
    |next_mul_fu_415_p2   |     +    |      0|  0|   8|           8|           8|
    |o_index_fu_410_p2    |     +    |      0|  0|  14|          14|          14|
    |r_2_fu_498_p2        |     +    |      0|  0|   3|           3|           1|
    |tmp1_fu_504_p2       |     +    |      0|  0|   1|           8|           8|
    |tmp2_fu_551_p2       |     +    |      0|  0|   1|          13|          13|
    |tmp4_fu_510_p2       |     +    |      0|  0|   1|           8|           8|
    |tmp6_fu_523_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp7_fu_479_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_21_fu_439_p2     |     +    |      0|  0|   7|           7|           7|
    |tmp_fu_373_p2        |     +    |      0|  0|   9|           9|           9|
    |w_index_fu_533_p2    |     +    |      0|  0|  12|          12|          12|
    |x_2_fu_367_p2        |     +    |      0|  0|   5|           5|           1|
    |y_2_fu_404_p2        |     +    |      0|  0|   5|           5|           1|
    |exitcond1_fu_467_p2  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_399_p2  |   icmp   |      0|  0|   3|           6|           6|
    |exitcond_fu_492_p2   |   icmp   |      0|  0|   2|           3|           3|
    |tmp_15_fu_362_p2     |   icmp   |      0|  0|   3|           6|           6|
    |tmp_18_fu_428_p2     |   icmp   |      0|  0|   2|           4|           4|
    |tmp_s_fu_334_p2      |   icmp   |      0|  0|   3|           6|           6|
    |p_pn_v_fu_565_p3     |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      4|  0| 163|         203|         211|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  15|         19|    1|         19|
    |c_reg_247         |   3|          2|    3|          6|
    |m_reg_212         |   3|          2|    3|          6|
    |n_reg_154         |   5|          2|    5|         10|
    |phi_mul2_reg_165  |   7|          2|    7|         14|
    |phi_mul_reg_223   |   8|          2|    8|         16|
    |r_reg_270         |   3|          2|    3|          6|
    |sum_1_reg_235     |  32|          2|   32|         64|
    |sum_2_reg_258     |  32|          2|   32|         64|
    |sum_reg_199       |  32|          2|   32|         64|
    |x_reg_177         |   5|          2|    5|         10|
    |y_reg_188         |   5|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             | 150|         41|  136|        289|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |I_cast4_reg_608        |   7|   0|    8|          1|
    |I_cast_reg_613         |   7|   0|   13|          6|
    |M_cast_reg_603         |   4|   0|    7|          3|
    |O_cast20_cast_reg_593  |   6|   0|   14|          8|
    |O_cast_cast_reg_598    |   6|   0|    9|          3|
    |O_reg_587              |   6|   0|    6|          0|
    |ap_CS_fsm              |  18|   0|   18|          0|
    |c_2_reg_698            |   3|   0|    3|          0|
    |c_cast1_reg_690        |   3|   0|   13|         10|
    |c_reg_247              |   3|   0|    3|          0|
    |m_3_reg_680            |   3|   0|    3|          0|
    |m_reg_212              |   3|   0|    3|          0|
    |n_2_reg_626            |   5|   0|    5|          0|
    |n_reg_154              |   5|   0|    5|          0|
    |next_mul3_reg_618      |   7|   0|    7|          0|
    |next_mul_reg_672       |   8|   0|    8|          0|
    |o_index_reg_667        |  14|   0|   14|          0|
    |p_pn_reg_756           |  32|   0|   32|          0|
    |p_pn_v_reg_746         |  32|   0|   32|          0|
    |phi_mul2_reg_165       |   7|   0|    7|          0|
    |phi_mul_reg_223        |   8|   0|    8|          0|
    |r_2_reg_711            |   3|   0|    3|          0|
    |r_reg_270              |   3|   0|    3|          0|
    |sum_1_reg_235          |  32|   0|   32|          0|
    |sum_2_reg_258          |  32|   0|   32|          0|
    |sum_reg_199            |  32|   0|   32|          0|
    |tmp3_reg_649           |  14|   0|   14|          0|
    |tmp4_reg_716           |   8|   0|    8|          0|
    |tmp5_reg_726           |  13|   0|   13|          0|
    |tmp7_reg_703           |  12|   0|   12|          0|
    |tmp_13_reg_631         |   9|   0|    9|          0|
    |tmp_22_reg_685         |  12|   0|   12|          0|
    |w_index_reg_721        |  12|   0|   12|          0|
    |x_2_reg_644            |   5|   0|    5|          0|
    |x_cast1_reg_636        |   5|   0|    8|          3|
    |x_reg_177              |   5|   0|    5|          0|
    |y_2_reg_662            |   5|   0|    5|          0|
    |y_cast1_reg_654        |   5|   0|   13|          8|
    |y_reg_188              |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 399|   0|  441|         42|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   dut_conv1  | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|M                  |  in |    4|   ap_none  |       M      |    scalar    |
|N                  |  in |    6|   ap_none  |       N      |    scalar    |
|I                  |  in |    7|   ap_none  |       I      |    scalar    |
|L                  |  in |    1|   ap_none  |       L      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
3 --> 
	4  / (tmp_15)
	2  / (!tmp_15)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (tmp_18)
	4  / (!tmp_18)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	7  / true
* FSM state operations: 

 <State 1>: 2.76ns
ST_1: L_read [1/1] 1.04ns
:0  %L_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %L)

ST_1: I_read [1/1] 1.04ns
:1  %I_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %I)

ST_1: N_read [1/1] 1.04ns
:2  %N_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %N)

ST_1: M_read [1/1] 1.04ns
:3  %M_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %M)

ST_1: tmp_27 [1/1] 0.00ns
:4  %tmp_27 = trunc i7 %I_read to i6

ST_1: O [1/1] 1.72ns
:5  %O = add i6 -4, %tmp_27

ST_1: O_cast20_cast [1/1] 0.00ns
:6  %O_cast20_cast = zext i6 %O to i14

ST_1: O_cast_cast [1/1] 0.00ns
:7  %O_cast_cast = zext i6 %O to i9

ST_1: M_cast [1/1] 0.00ns
:8  %M_cast = zext i4 %M_read to i7

ST_1: I_cast4 [1/1] 0.00ns
:9  %I_cast4 = zext i7 %I_read to i8

ST_1: I_cast [1/1] 0.00ns
:10  %I_cast = zext i7 %I_read to i13

ST_1: stg_30 [1/1] 1.57ns
:11  br label %1


 <State 2>: 6.38ns
ST_2: n [1/1] 0.00ns
:0  %n = phi i5 [ 0, %0 ], [ %n_2, %16 ]

ST_2: phi_mul2 [1/1] 0.00ns
:1  %phi_mul2 = phi i7 [ 0, %0 ], [ %next_mul3, %16 ]

ST_2: next_mul3 [1/1] 1.72ns
:2  %next_mul3 = add i7 %phi_mul2, %M_cast

ST_2: n_cast18_cast [1/1] 0.00ns
:3  %n_cast18_cast = zext i5 %n to i9

ST_2: n_cast [1/1] 0.00ns
:4  %n_cast = zext i5 %n to i6

ST_2: tmp_s [1/1] 1.94ns
:5  %tmp_s = icmp slt i6 %n_cast, %N_read

ST_2: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 16, i64 0)

ST_2: n_2 [1/1] 1.72ns
:7  %n_2 = add i5 %n, 1

ST_2: stg_39 [1/1] 0.00ns
:8  br i1 %tmp_s, label %2, label %17

ST_2: stg_40 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind

ST_2: tmp_12 [1/1] 0.00ns
:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str10)

ST_2: tmp_13 [1/1] 6.38ns
:2  %tmp_13 = mul i9 %O_cast_cast, %n_cast18_cast

ST_2: stg_43 [1/1] 1.57ns
:3  br label %3

ST_2: stg_44 [1/1] 0.00ns
:0  ret void


 <State 3>: 8.22ns
ST_3: x [1/1] 0.00ns
:0  %x = phi i5 [ 0, %2 ], [ %x_2, %15 ]

ST_3: x_cast1 [1/1] 0.00ns
:1  %x_cast1 = zext i5 %x to i8

ST_3: x_cast2 [1/1] 0.00ns
:2  %x_cast2 = zext i5 %x to i9

ST_3: x_cast [1/1] 0.00ns
:3  %x_cast = zext i5 %x to i6

ST_3: tmp_15 [1/1] 1.94ns
:4  %tmp_15 = icmp slt i6 %x_cast, %O

ST_3: empty_26 [1/1] 0.00ns
:5  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 28, i64 0)

ST_3: x_2 [1/1] 1.72ns
:6  %x_2 = add i5 %x, 1

ST_3: stg_52 [1/1] 0.00ns
:7  br i1 %tmp_15, label %4, label %16

ST_3: stg_53 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str11) nounwind

ST_3: tmp_16 [1/1] 0.00ns
:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str11)

ST_3: tmp [1/1] 1.84ns
:2  %tmp = add i9 %x_cast2, %tmp_13

ST_3: tmp_cast_cast [1/1] 0.00ns
:3  %tmp_cast_cast = zext i9 %tmp to i14

ST_3: tmp3 [1/1] 6.38ns
:4  %tmp3 = mul i14 %tmp_cast_cast, %O_cast20_cast

ST_3: stg_58 [1/1] 1.57ns
:5  br label %5

ST_3: empty_35 [1/1] 0.00ns
:0  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str10, i32 %tmp_12)

ST_3: stg_60 [1/1] 0.00ns
:1  br label %1


 <State 4>: 1.96ns
ST_4: y [1/1] 0.00ns
:0  %y = phi i5 [ 0, %4 ], [ %y_2, %14 ]

ST_4: y_cast1 [1/1] 0.00ns
:1  %y_cast1 = zext i5 %y to i13

ST_4: y_cast2 [1/1] 0.00ns
:2  %y_cast2 = zext i5 %y to i14

ST_4: y_cast [1/1] 0.00ns
:3  %y_cast = zext i5 %y to i6

ST_4: exitcond2 [1/1] 1.94ns
:4  %exitcond2 = icmp eq i6 %y_cast, %O

ST_4: empty_27 [1/1] 0.00ns
:5  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 28, i64 0)

ST_4: y_2 [1/1] 1.72ns
:6  %y_2 = add i5 %y, 1

ST_4: stg_68 [1/1] 0.00ns
:7  br i1 %exitcond2, label %15, label %6

ST_4: stg_69 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind

ST_4: tmp_17 [1/1] 0.00ns
:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str12)

ST_4: o_index [1/1] 1.96ns
:2  %o_index = add i14 %y_cast2, %tmp3

ST_4: stg_72 [1/1] 1.57ns
:3  br label %7

ST_4: empty_34 [1/1] 0.00ns
:0  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str11, i32 %tmp_16)

ST_4: stg_74 [1/1] 0.00ns
:1  br label %3


 <State 5>: 8.10ns
ST_5: sum [1/1] 0.00ns
:0  %sum = phi float [ 0.000000e+00, %6 ], [ %sum_1, %13 ]

ST_5: m [1/1] 0.00ns
:1  %m = phi i3 [ 0, %6 ], [ %m_3, %13 ]

ST_5: phi_mul [1/1] 0.00ns
:2  %phi_mul = phi i8 [ 0, %6 ], [ %next_mul, %13 ]

ST_5: next_mul [1/1] 1.72ns
:3  %next_mul = add i8 %phi_mul, %I_cast4

ST_5: m_cast1 [1/1] 0.00ns
:4  %m_cast1 = zext i3 %m to i7

ST_5: m_cast [1/1] 0.00ns
:5  %m_cast = zext i3 %m to i4

ST_5: tmp_18 [1/1] 1.88ns
:6  %tmp_18 = icmp slt i4 %m_cast, %M_read

ST_5: empty_28 [1/1] 0.00ns
:7  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 6, i64 0)

ST_5: m_3 [1/1] 0.80ns
:8  %m_3 = add i3 %m, 1

ST_5: stg_84 [1/1] 0.00ns
:9  br i1 %tmp_18, label %8, label %14

ST_5: stg_85 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind

ST_5: tmp_19 [1/1] 0.00ns
:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)

ST_5: tmp_21 [1/1] 1.72ns
:2  %tmp_21 = add i7 %phi_mul2, %m_cast1

ST_5: tmp_24_cast_cast [1/1] 0.00ns
:3  %tmp_24_cast_cast = zext i7 %tmp_21 to i12

ST_5: tmp_22 [1/1] 6.38ns
:4  %tmp_22 = mul i12 %tmp_24_cast_cast, 25

ST_5: stg_90 [1/1] 1.57ns
:5  br label %9

ST_5: tmp_23 [1/1] 0.00ns
:0  %tmp_23 = zext i14 %o_index to i64

ST_5: output_addr [1/1] 0.00ns
:1  %output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_23

ST_5: stg_93 [1/1] 2.71ns
:2  store float %sum, float* %output_addr, align 4

ST_5: empty_33 [1/1] 0.00ns
:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str12, i32 %tmp_17)

ST_5: stg_95 [1/1] 0.00ns
:4  br label %5


 <State 6>: 1.84ns
ST_6: sum_1 [1/1] 0.00ns
:0  %sum_1 = phi float [ %sum, %8 ], [ %sum_2, %12 ]

ST_6: c [1/1] 0.00ns
:1  %c = phi i3 [ 0, %8 ], [ %c_2, %12 ]

ST_6: c_cast [1/1] 0.00ns
:2  %c_cast = zext i3 %c to i12

ST_6: c_cast1 [1/1] 0.00ns
:3  %c_cast1 = zext i3 %c to i13

ST_6: exitcond1 [1/1] 1.62ns
:4  %exitcond1 = icmp eq i3 %c, -3

ST_6: empty_29 [1/1] 0.00ns
:5  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_6: c_2 [1/1] 0.80ns
:6  %c_2 = add i3 %c, 1

ST_6: stg_103 [1/1] 0.00ns
:7  br i1 %exitcond1, label %13, label %10

ST_6: stg_104 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind

ST_6: tmp_24 [1/1] 0.00ns
:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str14)

ST_6: tmp7 [1/1] 1.84ns
:2  %tmp7 = add i12 %tmp_22, %c_cast

ST_6: stg_107 [1/1] 1.57ns
:3  br label %11

ST_6: empty_32 [1/1] 0.00ns
:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_19)

ST_6: stg_109 [1/1] 0.00ns
:1  br label %7


 <State 7>: 3.56ns
ST_7: sum_2 [1/1] 0.00ns
:0  %sum_2 = phi float [ %sum_1, %10 ], [ %sum_3, %_ifconv ]

ST_7: r [1/1] 0.00ns
:1  %r = phi i3 [ 0, %10 ], [ %r_2, %_ifconv ]

ST_7: r_cast9 [1/1] 0.00ns
:2  %r_cast9 = zext i3 %r to i8

ST_7: r_cast8 [1/1] 0.00ns
:3  %r_cast8 = zext i3 %r to i5

ST_7: exitcond [1/1] 1.62ns
:4  %exitcond = icmp eq i3 %r, -3

ST_7: empty_30 [1/1] 0.00ns
:5  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_7: r_2 [1/1] 0.80ns
:6  %r_2 = add i3 %r, 1

ST_7: stg_117 [1/1] 0.00ns
:7  br i1 %exitcond, label %12, label %_ifconv

ST_7: tmp1 [1/1] 1.31ns
_ifconv:1  %tmp1 = add i8 %phi_mul, %r_cast9

ST_7: tmp4 [1/1] 1.31ns
_ifconv:2  %tmp4 = add i8 %tmp1, %x_cast1

ST_7: p_shl [1/1] 0.00ns
_ifconv:7  %p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r, i2 0)

ST_7: tmp6 [1/1] 1.72ns
_ifconv:8  %tmp6 = add i5 %p_shl, %r_cast8

ST_7: tmp6_cast [1/1] 0.00ns
_ifconv:9  %tmp6_cast = zext i5 %tmp6 to i12

ST_7: w_index [1/1] 1.84ns
_ifconv:10  %w_index = add i12 %tmp7, %tmp6_cast

ST_7: empty_31 [1/1] 0.00ns
:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str14, i32 %tmp_24)

ST_7: stg_125 [1/1] 0.00ns
:1  br label %9


 <State 8>: 6.38ns
ST_8: tmp4_cast [1/1] 0.00ns
_ifconv:3  %tmp4_cast = zext i8 %tmp4 to i13

ST_8: tmp5 [1/1] 6.38ns
_ifconv:4  %tmp5 = mul i13 %tmp4_cast, %I_cast

ST_8: tmp_26 [1/1] 0.00ns
_ifconv:14  %tmp_26 = zext i12 %w_index to i64

ST_8: conv1_weight_addr [1/1] 0.00ns
_ifconv:15  %conv1_weight_addr = getelementptr inbounds [450 x float]* @conv1_weight, i64 0, i64 %tmp_26

ST_8: conv1_weight_load [2/2] 2.39ns
_ifconv:16  %conv1_weight_load = load float* %conv1_weight_addr, align 4

ST_8: conv2_weight_addr [1/1] 0.00ns
_ifconv:17  %conv2_weight_addr = getelementptr inbounds [2400 x float]* @conv2_weight, i64 0, i64 %tmp_26

ST_8: conv2_weight_load [2/2] 2.39ns
_ifconv:18  %conv2_weight_load = load float* %conv2_weight_addr, align 4


 <State 9>: 6.17ns
ST_9: tmp2 [1/1] 1.73ns
_ifconv:5  %tmp2 = add i13 %c_cast1, %tmp5

ST_9: i_index [1/1] 1.73ns
_ifconv:6  %i_index = add i13 %tmp2, %y_cast1

ST_9: tmp_25 [1/1] 0.00ns
_ifconv:11  %tmp_25 = zext i13 %i_index to i64

ST_9: input_addr [1/1] 0.00ns
_ifconv:12  %input_addr = getelementptr [4704 x float]* %input_r, i64 0, i64 %tmp_25

ST_9: input_load [2/2] 2.71ns
_ifconv:13  %input_load = load float* %input_addr, align 4

ST_9: conv1_weight_load [1/2] 2.39ns
_ifconv:16  %conv1_weight_load = load float* %conv1_weight_addr, align 4

ST_9: conv2_weight_load [1/2] 2.39ns
_ifconv:18  %conv2_weight_load = load float* %conv2_weight_addr, align 4

ST_9: p_pn_v [1/1] 1.37ns
_ifconv:19  %p_pn_v = select i1 %L_read, float %conv2_weight_load, float %conv1_weight_load


 <State 10>: 8.41ns
ST_10: input_load [1/2] 2.71ns
_ifconv:13  %input_load = load float* %input_addr, align 4

ST_10: p_pn [4/4] 5.70ns
_ifconv:20  %p_pn = fmul float %input_load, %p_pn_v


 <State 11>: 5.70ns
ST_11: p_pn [3/4] 5.70ns
_ifconv:20  %p_pn = fmul float %input_load, %p_pn_v


 <State 12>: 5.70ns
ST_12: p_pn [2/4] 5.70ns
_ifconv:20  %p_pn = fmul float %input_load, %p_pn_v


 <State 13>: 5.70ns
ST_13: p_pn [1/4] 5.70ns
_ifconv:20  %p_pn = fmul float %input_load, %p_pn_v


 <State 14>: 7.26ns
ST_14: sum_3 [5/5] 7.26ns
_ifconv:21  %sum_3 = fadd float %sum_2, %p_pn


 <State 15>: 7.26ns
ST_15: sum_3 [4/5] 7.26ns
_ifconv:21  %sum_3 = fadd float %sum_2, %p_pn


 <State 16>: 7.26ns
ST_16: sum_3 [3/5] 7.26ns
_ifconv:21  %sum_3 = fadd float %sum_2, %p_pn


 <State 17>: 7.26ns
ST_17: sum_3 [2/5] 7.26ns
_ifconv:21  %sum_3 = fadd float %sum_2, %p_pn


 <State 18>: 7.26ns
ST_18: stg_150 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind

ST_18: sum_3 [1/5] 7.26ns
_ifconv:21  %sum_3 = fadd float %sum_2, %p_pn

ST_18: stg_152 [1/1] 0.00ns
_ifconv:22  br label %11



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weight]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv2_weight]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
L_read            (read             ) [ 0011111111111111111]
I_read            (read             ) [ 0000000000000000000]
N_read            (read             ) [ 0011111111111111111]
M_read            (read             ) [ 0011111111111111111]
tmp_27            (trunc            ) [ 0000000000000000000]
O                 (add              ) [ 0011111111111111111]
O_cast20_cast     (zext             ) [ 0011111111111111111]
O_cast_cast       (zext             ) [ 0011111111111111111]
M_cast            (zext             ) [ 0011111111111111111]
I_cast4           (zext             ) [ 0011111111111111111]
I_cast            (zext             ) [ 0011111111111111111]
stg_30            (br               ) [ 0111111111111111111]
n                 (phi              ) [ 0010000000000000000]
phi_mul2          (phi              ) [ 0010111111111111111]
next_mul3         (add              ) [ 0111111111111111111]
n_cast18_cast     (zext             ) [ 0000000000000000000]
n_cast            (zext             ) [ 0000000000000000000]
tmp_s             (icmp             ) [ 0011111111111111111]
empty             (speclooptripcount) [ 0000000000000000000]
n_2               (add              ) [ 0111111111111111111]
stg_39            (br               ) [ 0000000000000000000]
stg_40            (specloopname     ) [ 0000000000000000000]
tmp_12            (specregionbegin  ) [ 0001111111111111111]
tmp_13            (mul              ) [ 0001111111111111111]
stg_43            (br               ) [ 0011111111111111111]
stg_44            (ret              ) [ 0000000000000000000]
x                 (phi              ) [ 0001000000000000000]
x_cast1           (zext             ) [ 0000111111111111111]
x_cast2           (zext             ) [ 0000000000000000000]
x_cast            (zext             ) [ 0000000000000000000]
tmp_15            (icmp             ) [ 0011111111111111111]
empty_26          (speclooptripcount) [ 0000000000000000000]
x_2               (add              ) [ 0011111111111111111]
stg_52            (br               ) [ 0000000000000000000]
stg_53            (specloopname     ) [ 0000000000000000000]
tmp_16            (specregionbegin  ) [ 0000111111111111111]
tmp               (add              ) [ 0000000000000000000]
tmp_cast_cast     (zext             ) [ 0000000000000000000]
tmp3              (mul              ) [ 0000111111111111111]
stg_58            (br               ) [ 0011111111111111111]
empty_35          (specregionend    ) [ 0000000000000000000]
stg_60            (br               ) [ 0111111111111111111]
y                 (phi              ) [ 0000100000000000000]
y_cast1           (zext             ) [ 0000011111111111111]
y_cast2           (zext             ) [ 0000000000000000000]
y_cast            (zext             ) [ 0000000000000000000]
exitcond2         (icmp             ) [ 0011111111111111111]
empty_27          (speclooptripcount) [ 0000000000000000000]
y_2               (add              ) [ 0011111111111111111]
stg_68            (br               ) [ 0000000000000000000]
stg_69            (specloopname     ) [ 0000000000000000000]
tmp_17            (specregionbegin  ) [ 0000011111111111111]
o_index           (add              ) [ 0000011111111111111]
stg_72            (br               ) [ 0011111111111111111]
empty_34          (specregionend    ) [ 0000000000000000000]
stg_74            (br               ) [ 0011111111111111111]
sum               (phi              ) [ 0000011111111111111]
m                 (phi              ) [ 0000010000000000000]
phi_mul           (phi              ) [ 0000010111111111111]
next_mul          (add              ) [ 0011111111111111111]
m_cast1           (zext             ) [ 0000000000000000000]
m_cast            (zext             ) [ 0000000000000000000]
tmp_18            (icmp             ) [ 0011111111111111111]
empty_28          (speclooptripcount) [ 0000000000000000000]
m_3               (add              ) [ 0011111111111111111]
stg_84            (br               ) [ 0000000000000000000]
stg_85            (specloopname     ) [ 0000000000000000000]
tmp_19            (specregionbegin  ) [ 0000001111111111111]
tmp_21            (add              ) [ 0000000000000000000]
tmp_24_cast_cast  (zext             ) [ 0000000000000000000]
tmp_22            (mul              ) [ 0000001111111111111]
stg_90            (br               ) [ 0011111111111111111]
tmp_23            (zext             ) [ 0000000000000000000]
output_addr       (getelementptr    ) [ 0000000000000000000]
stg_93            (store            ) [ 0000000000000000000]
empty_33          (specregionend    ) [ 0000000000000000000]
stg_95            (br               ) [ 0011111111111111111]
sum_1             (phi              ) [ 0011111111111111111]
c                 (phi              ) [ 0000001000000000000]
c_cast            (zext             ) [ 0000000000000000000]
c_cast1           (zext             ) [ 0000000111111111111]
exitcond1         (icmp             ) [ 0011111111111111111]
empty_29          (speclooptripcount) [ 0000000000000000000]
c_2               (add              ) [ 0011111111111111111]
stg_103           (br               ) [ 0000000000000000000]
stg_104           (specloopname     ) [ 0000000000000000000]
tmp_24            (specregionbegin  ) [ 0000000111111111111]
tmp7              (add              ) [ 0000000111111111111]
stg_107           (br               ) [ 0011111111111111111]
empty_32          (specregionend    ) [ 0000000000000000000]
stg_109           (br               ) [ 0011111111111111111]
sum_2             (phi              ) [ 0011111111111111111]
r                 (phi              ) [ 0000000100000000000]
r_cast9           (zext             ) [ 0000000000000000000]
r_cast8           (zext             ) [ 0000000000000000000]
exitcond          (icmp             ) [ 0011111111111111111]
empty_30          (speclooptripcount) [ 0000000000000000000]
r_2               (add              ) [ 0011111111111111111]
stg_117           (br               ) [ 0000000000000000000]
tmp1              (add              ) [ 0000000000000000000]
tmp4              (add              ) [ 0000000010000000000]
p_shl             (bitconcatenate   ) [ 0000000000000000000]
tmp6              (add              ) [ 0000000000000000000]
tmp6_cast         (zext             ) [ 0000000000000000000]
w_index           (add              ) [ 0000000010000000000]
empty_31          (specregionend    ) [ 0000000000000000000]
stg_125           (br               ) [ 0011111111111111111]
tmp4_cast         (zext             ) [ 0000000000000000000]
tmp5              (mul              ) [ 0000000001000000000]
tmp_26            (zext             ) [ 0000000000000000000]
conv1_weight_addr (getelementptr    ) [ 0000000001000000000]
conv2_weight_addr (getelementptr    ) [ 0000000001000000000]
tmp2              (add              ) [ 0000000000000000000]
i_index           (add              ) [ 0000000000000000000]
tmp_25            (zext             ) [ 0000000000000000000]
input_addr        (getelementptr    ) [ 0000000000100000000]
conv1_weight_load (load             ) [ 0000000000000000000]
conv2_weight_load (load             ) [ 0000000000000000000]
p_pn_v            (select           ) [ 0000000000111100000]
input_load        (load             ) [ 0000000000011100000]
p_pn              (fmul             ) [ 0000000000000011111]
stg_150           (specloopname     ) [ 0000000000000000000]
sum_3             (fadd             ) [ 0011111111111111111]
stg_152           (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="N">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="I">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="L">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_weight">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_weight">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="L_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="I_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="7" slack="0"/>
<pin id="91" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="I_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="N_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="M_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="output_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="14" slack="0"/>
<pin id="110" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="stg_93_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="13" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_93/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="conv1_weight_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="12" slack="0"/>
<pin id="122" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weight_addr/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_weight_load/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv2_weight_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weight_addr/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_weight_load/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="input_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="13" slack="0"/>
<pin id="146" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/9 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="13" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/9 "/>
</bind>
</comp>

<comp id="154" class="1005" name="n_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="1"/>
<pin id="156" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="n_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="phi_mul2_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="1"/>
<pin id="167" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="phi_mul2_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="x_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="1"/>
<pin id="179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="x_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="y_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="1"/>
<pin id="190" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="y_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="sum_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="sum_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="32" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="212" class="1005" name="m_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="1"/>
<pin id="214" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="m_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="223" class="1005" name="phi_mul_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="phi_mul_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="235" class="1005" name="sum_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="sum_1_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="247" class="1005" name="c_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="1"/>
<pin id="249" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="c_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="258" class="1005" name="sum_2_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="sum_2_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="32" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/7 "/>
</bind>
</comp>

<comp id="270" class="1005" name="r_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="1"/>
<pin id="272" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="r_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="7"/>
<pin id="283" dir="0" index="1" bw="32" slack="1"/>
<pin id="284" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/14 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="p_pn/10 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_27_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="O_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="6" slack="0"/>
<pin id="298" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="O/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="O_cast20_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="O_cast20_cast/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="O_cast_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="O_cast_cast/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="M_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="M_cast/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="I_cast4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast4/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="I_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="next_mul3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="1"/>
<pin id="324" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="n_cast18_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast18_cast/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="n_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="6" slack="1"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="n_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_13_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="1"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="x_cast1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast1/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="x_cast2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast2/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="x_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_15_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="6" slack="2"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="x_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="0" index="1" bw="9" slack="1"/>
<pin id="376" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_cast_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="0"/>
<pin id="380" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="0" index="1" bw="6" slack="2"/>
<pin id="385" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="y_cast1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast1/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="y_cast2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast2/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="y_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="exitcond2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="0"/>
<pin id="401" dir="0" index="1" bw="6" slack="3"/>
<pin id="402" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="y_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="o_index_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="0" index="1" bw="14" slack="1"/>
<pin id="413" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="next_mul_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="7" slack="4"/>
<pin id="418" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="m_cast1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast1/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="m_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="0"/>
<pin id="426" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_18_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="4"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="m_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_21_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="3"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_24_cast_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast_cast/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_22_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="0" index="1" bw="6" slack="0"/>
<pin id="452" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_23_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="14" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="c_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="c_cast1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="0"/>
<pin id="465" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast1/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="exitcond1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="0"/>
<pin id="469" dir="0" index="1" bw="3" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="c_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp7_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="12" slack="1"/>
<pin id="481" dir="0" index="1" bw="3" slack="0"/>
<pin id="482" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="r_cast9_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast9/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="r_cast8_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="0"/>
<pin id="490" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast8/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="exitcond_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="0"/>
<pin id="494" dir="0" index="1" bw="3" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="r_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="2"/>
<pin id="506" dir="0" index="1" bw="3" slack="0"/>
<pin id="507" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="5" slack="4"/>
<pin id="513" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_shl_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="0" index="1" bw="3" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp6_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp6_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp6_cast/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="w_index_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="1"/>
<pin id="535" dir="0" index="1" bw="5" slack="0"/>
<pin id="536" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp4_cast_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="1"/>
<pin id="540" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/8 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp5_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="7" slack="7"/>
<pin id="544" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_26_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="12" slack="1"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="3"/>
<pin id="553" dir="0" index="1" bw="13" slack="1"/>
<pin id="554" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="i_index_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="13" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="5"/>
<pin id="558" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_25_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="13" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="p_pn_v_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="8"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="32" slack="0"/>
<pin id="569" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_pn_v/9 "/>
</bind>
</comp>

<comp id="572" class="1005" name="L_read_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="7"/>
<pin id="574" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="L_read "/>
</bind>
</comp>

<comp id="577" class="1005" name="N_read_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="1"/>
<pin id="579" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="582" class="1005" name="M_read_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="4"/>
<pin id="584" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="M_read "/>
</bind>
</comp>

<comp id="587" class="1005" name="O_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="2"/>
<pin id="589" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="O "/>
</bind>
</comp>

<comp id="593" class="1005" name="O_cast20_cast_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="14" slack="2"/>
<pin id="595" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="O_cast20_cast "/>
</bind>
</comp>

<comp id="598" class="1005" name="O_cast_cast_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="1"/>
<pin id="600" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="O_cast_cast "/>
</bind>
</comp>

<comp id="603" class="1005" name="M_cast_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="1"/>
<pin id="605" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="M_cast "/>
</bind>
</comp>

<comp id="608" class="1005" name="I_cast4_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="4"/>
<pin id="610" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="I_cast4 "/>
</bind>
</comp>

<comp id="613" class="1005" name="I_cast_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="13" slack="7"/>
<pin id="615" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opset="I_cast "/>
</bind>
</comp>

<comp id="618" class="1005" name="next_mul3_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="0"/>
<pin id="620" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="626" class="1005" name="n_2_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="0"/>
<pin id="628" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_13_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="9" slack="1"/>
<pin id="633" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="636" class="1005" name="x_cast1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="4"/>
<pin id="638" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="x_cast1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="x_2_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="0"/>
<pin id="646" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp3_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="14" slack="1"/>
<pin id="651" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="654" class="1005" name="y_cast1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="13" slack="5"/>
<pin id="656" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="y_cast1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="y_2_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="0"/>
<pin id="664" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="667" class="1005" name="o_index_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="14" slack="1"/>
<pin id="669" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="672" class="1005" name="next_mul_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="680" class="1005" name="m_3_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_22_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="1"/>
<pin id="687" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="690" class="1005" name="c_cast1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="13" slack="3"/>
<pin id="692" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="c_cast1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="c_2_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="0"/>
<pin id="700" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp7_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="1"/>
<pin id="705" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="711" class="1005" name="r_2_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="0"/>
<pin id="713" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="716" class="1005" name="tmp4_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="1"/>
<pin id="718" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="721" class="1005" name="w_index_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="12" slack="1"/>
<pin id="723" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="726" class="1005" name="tmp5_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="13" slack="1"/>
<pin id="728" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="731" class="1005" name="conv1_weight_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="9" slack="1"/>
<pin id="733" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weight_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="conv2_weight_addr_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="12" slack="1"/>
<pin id="738" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weight_addr "/>
</bind>
</comp>

<comp id="741" class="1005" name="input_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="13" slack="1"/>
<pin id="743" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="p_pn_v_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_pn_v "/>
</bind>
</comp>

<comp id="751" class="1005" name="input_load_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="756" class="1005" name="p_pn_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_pn "/>
</bind>
</comp>

<comp id="761" class="1005" name="sum_3_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="113" pin=1"/></net>

<net id="211"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="245"><net_src comp="199" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="268"><net_src comp="235" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="262" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="258" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="149" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="88" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="295" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="100" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="88" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="88" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="169" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="158" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="158" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="158" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="326" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="181" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="181" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="181" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="181" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="38" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="354" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="192" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="192" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="192" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="192" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="38" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="391" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="227" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="216" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="216" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="216" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="165" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="420" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="68" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="455" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="462"><net_src comp="251" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="251" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="251" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="70" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="251" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="64" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="459" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="274" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="274" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="274" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="70" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="274" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="64" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="223" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="484" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="76" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="274" pin="4"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="78" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="488" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="545"><net_src comp="538" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="546" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="559"><net_src comp="551" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="570"><net_src comp="137" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="571"><net_src comp="125" pin="2"/><net_sink comp="565" pin=2"/></net>

<net id="575"><net_src comp="82" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="580"><net_src comp="94" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="585"><net_src comp="100" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="590"><net_src comp="295" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="596"><net_src comp="301" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="601"><net_src comp="305" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="606"><net_src comp="309" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="611"><net_src comp="313" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="616"><net_src comp="317" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="621"><net_src comp="321" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="629"><net_src comp="339" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="634"><net_src comp="345" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="639"><net_src comp="350" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="647"><net_src comp="367" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="652"><net_src comp="382" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="657"><net_src comp="387" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="665"><net_src comp="404" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="670"><net_src comp="410" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="675"><net_src comp="415" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="683"><net_src comp="433" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="688"><net_src comp="449" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="693"><net_src comp="463" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="701"><net_src comp="473" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="706"><net_src comp="479" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="714"><net_src comp="498" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="719"><net_src comp="510" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="724"><net_src comp="533" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="729"><net_src comp="541" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="734"><net_src comp="118" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="739"><net_src comp="130" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="744"><net_src comp="142" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="749"><net_src comp="565" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="754"><net_src comp="149" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="759"><net_src comp="286" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="764"><net_src comp="281" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="262" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: output_r | {5 }
	Port: conv1_weight | {}
	Port: conv2_weight | {}
 - Input state : 
	Port: dut_conv1 : input_r | {9 10 }
	Port: dut_conv1 : M | {1 }
	Port: dut_conv1 : N | {1 }
	Port: dut_conv1 : I | {1 }
	Port: dut_conv1 : L | {1 }
	Port: dut_conv1 : conv1_weight | {8 9 }
	Port: dut_conv1 : conv2_weight | {8 9 }
  - Chain level:
	State 1
		O : 1
		O_cast20_cast : 2
		O_cast_cast : 2
	State 2
		next_mul3 : 1
		n_cast18_cast : 1
		n_cast : 1
		tmp_s : 2
		n_2 : 1
		stg_39 : 3
		tmp_13 : 2
	State 3
		x_cast1 : 1
		x_cast2 : 1
		x_cast : 1
		tmp_15 : 2
		x_2 : 1
		stg_52 : 3
		tmp : 2
		tmp_cast_cast : 3
		tmp3 : 4
	State 4
		y_cast1 : 1
		y_cast2 : 1
		y_cast : 1
		exitcond2 : 2
		y_2 : 1
		stg_68 : 3
		o_index : 2
	State 5
		next_mul : 1
		m_cast1 : 1
		m_cast : 1
		tmp_18 : 2
		m_3 : 1
		stg_84 : 3
		tmp_21 : 2
		tmp_24_cast_cast : 3
		tmp_22 : 4
		output_addr : 1
		stg_93 : 2
	State 6
		c_cast : 1
		c_cast1 : 1
		exitcond1 : 1
		c_2 : 1
		stg_103 : 2
		tmp7 : 2
	State 7
		r_cast9 : 1
		r_cast8 : 1
		exitcond : 1
		r_2 : 1
		stg_117 : 2
		tmp1 : 2
		tmp4 : 3
		p_shl : 1
		tmp6 : 2
		tmp6_cast : 3
		w_index : 4
	State 8
		tmp5 : 1
		conv1_weight_addr : 1
		conv1_weight_load : 2
		conv2_weight_addr : 1
		conv2_weight_load : 2
	State 9
		i_index : 1
		tmp_25 : 2
		input_addr : 3
		input_load : 4
		p_pn_v : 1
	State 10
		p_pn : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_281       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_286       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|          |         O_fu_295        |    0    |    0    |    6    |
|          |     next_mul3_fu_321    |    0    |    0    |    7    |
|          |        n_2_fu_339       |    0    |    0    |    5    |
|          |        x_2_fu_367       |    0    |    0    |    5    |
|          |        tmp_fu_373       |    0    |    0    |    9    |
|          |        y_2_fu_404       |    0    |    0    |    5    |
|          |      o_index_fu_410     |    0    |    0    |    14   |
|          |     next_mul_fu_415     |    0    |    0    |    8    |
|          |        m_3_fu_433       |    0    |    0    |    3    |
|    add   |      tmp_21_fu_439      |    0    |    0    |    7    |
|          |        c_2_fu_473       |    0    |    0    |    3    |
|          |       tmp7_fu_479       |    0    |    0    |    12   |
|          |        r_2_fu_498       |    0    |    0    |    3    |
|          |       tmp1_fu_504       |    0    |    0    |   1.5   |
|          |       tmp4_fu_510       |    0    |    0    |   1.5   |
|          |       tmp6_fu_523       |    0    |    0    |    5    |
|          |      w_index_fu_533     |    0    |    0    |    12   |
|          |       tmp2_fu_551       |    0    |    0    |   1.5   |
|          |      i_index_fu_555     |    0    |    0    |   1.5   |
|----------|-------------------------|---------|---------|---------|
|  select  |      p_pn_v_fu_565      |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_s_fu_334      |    0    |    0    |    3    |
|          |      tmp_15_fu_362      |    0    |    0    |    3    |
|   icmp   |     exitcond2_fu_399    |    0    |    0    |    3    |
|          |      tmp_18_fu_428      |    0    |    0    |    2    |
|          |     exitcond1_fu_467    |    0    |    0    |    2    |
|          |     exitcond_fu_492     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_13_fu_345      |    1    |    0    |    4    |
|    mul   |       tmp3_fu_382       |    1    |    0    |    0    |
|          |      tmp_22_fu_449      |    1    |    0    |    2    |
|          |       tmp5_fu_541       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    L_read_read_fu_82    |    0    |    0    |    0    |
|   read   |    I_read_read_fu_88    |    0    |    0    |    0    |
|          |    N_read_read_fu_94    |    0    |    0    |    0    |
|          |    M_read_read_fu_100   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |      tmp_27_fu_291      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   O_cast20_cast_fu_301  |    0    |    0    |    0    |
|          |    O_cast_cast_fu_305   |    0    |    0    |    0    |
|          |      M_cast_fu_309      |    0    |    0    |    0    |
|          |      I_cast4_fu_313     |    0    |    0    |    0    |
|          |      I_cast_fu_317      |    0    |    0    |    0    |
|          |   n_cast18_cast_fu_326  |    0    |    0    |    0    |
|          |      n_cast_fu_330      |    0    |    0    |    0    |
|          |      x_cast1_fu_350     |    0    |    0    |    0    |
|          |      x_cast2_fu_354     |    0    |    0    |    0    |
|          |      x_cast_fu_358      |    0    |    0    |    0    |
|          |   tmp_cast_cast_fu_378  |    0    |    0    |    0    |
|          |      y_cast1_fu_387     |    0    |    0    |    0    |
|   zext   |      y_cast2_fu_391     |    0    |    0    |    0    |
|          |      y_cast_fu_395      |    0    |    0    |    0    |
|          |      m_cast1_fu_420     |    0    |    0    |    0    |
|          |      m_cast_fu_424      |    0    |    0    |    0    |
|          | tmp_24_cast_cast_fu_445 |    0    |    0    |    0    |
|          |      tmp_23_fu_455      |    0    |    0    |    0    |
|          |      c_cast_fu_459      |    0    |    0    |    0    |
|          |      c_cast1_fu_463     |    0    |    0    |    0    |
|          |      r_cast9_fu_484     |    0    |    0    |    0    |
|          |      r_cast8_fu_488     |    0    |    0    |    0    |
|          |     tmp6_cast_fu_529    |    0    |    0    |    0    |
|          |     tmp4_cast_fu_538    |    0    |    0    |    0    |
|          |      tmp_26_fu_546      |    0    |    0    |    0    |
|          |      tmp_25_fu_560      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       p_shl_fu_515      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    9    |   348   |   874   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     I_cast4_reg_608     |    8   |
|      I_cast_reg_613     |   13   |
|      L_read_reg_572     |    1   |
|      M_cast_reg_603     |    7   |
|      M_read_reg_582     |    4   |
|      N_read_reg_577     |    6   |
|  O_cast20_cast_reg_593  |   14   |
|   O_cast_cast_reg_598   |    9   |
|        O_reg_587        |    6   |
|       c_2_reg_698       |    3   |
|     c_cast1_reg_690     |   13   |
|        c_reg_247        |    3   |
|conv1_weight_addr_reg_731|    9   |
|conv2_weight_addr_reg_736|   12   |
|    input_addr_reg_741   |   13   |
|    input_load_reg_751   |   32   |
|       m_3_reg_680       |    3   |
|        m_reg_212        |    3   |
|       n_2_reg_626       |    5   |
|        n_reg_154        |    5   |
|    next_mul3_reg_618    |    7   |
|     next_mul_reg_672    |    8   |
|     o_index_reg_667     |   14   |
|       p_pn_reg_756      |   32   |
|      p_pn_v_reg_746     |   32   |
|     phi_mul2_reg_165    |    7   |
|     phi_mul_reg_223     |    8   |
|       r_2_reg_711       |    3   |
|        r_reg_270        |    3   |
|      sum_1_reg_235      |   32   |
|      sum_2_reg_258      |   32   |
|      sum_3_reg_761      |   32   |
|       sum_reg_199       |   32   |
|       tmp3_reg_649      |   14   |
|       tmp4_reg_716      |    8   |
|       tmp5_reg_726      |   13   |
|       tmp7_reg_703      |   12   |
|      tmp_13_reg_631     |    9   |
|      tmp_22_reg_685     |   12   |
|     w_index_reg_721     |   12   |
|       x_2_reg_644       |    5   |
|     x_cast1_reg_636     |    8   |
|        x_reg_177        |    5   |
|       y_2_reg_662       |    5   |
|     y_cast1_reg_654     |   13   |
|        y_reg_188        |    5   |
+-------------------------+--------+
|          Total          |   532  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_137 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_149 |  p0  |   2  |  13  |   26   ||    13   |
|  phi_mul2_reg_165 |  p0  |   2  |   7  |   14   ||    7    |
|    sum_reg_199    |  p0  |   2  |  32  |   64   ||    32   |
|  phi_mul_reg_223  |  p0  |   2  |   8  |   16   ||    8    |
|     grp_fu_286    |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   226  ||  10.997 ||   113   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   348  |   874  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   113  |
|  Register |    -   |    -   |   532  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   10   |   880  |   987  |
+-----------+--------+--------+--------+--------+
