

================================================================
== Vitis HLS Report for 'gf128_multiply'
================================================================
* Date:           Mon Nov 17 18:42:24 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.978 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                       |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance       |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_gf128_clmul_fu_56  |gf128_clmul  |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
        +-----------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      790|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|     8322|    60601|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       14|     -|
|Register             |        -|      -|      767|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     9089|    61405|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        1|       14|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|        3|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+----+------+-------+-----+
    |        Instance       |    Module   | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------+-------------+---------+----+------+-------+-----+
    |grp_gf128_clmul_fu_56  |gf128_clmul  |        0|   0|  8322|  60601|    0|
    +-----------------------+-------------+---------+----+------+-------+-----+
    |Total                  |             |        0|   0|  8322|  60601|    0|
    +-----------------------+-------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |temp_fu_121_p2        |       xor|   0|  0|  134|         134|         134|
    |xor_ln29_1_fu_111_p2  |       xor|   0|  0|  129|         129|         129|
    |xor_ln29_fu_101_p2    |       xor|   0|  0|  128|         128|         128|
    |xor_ln40_1_fu_179_p2  |       xor|   0|  0|  128|         128|         128|
    |xor_ln40_2_fu_185_p2  |       xor|   0|  0|    7|           7|           7|
    |xor_ln40_3_fu_195_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln40_4_fu_205_p2  |       xor|   0|  0|  128|         128|         128|
    |xor_ln40_fu_173_p2    |       xor|   0|  0|  128|         128|         128|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  790|         790|         790|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|  128|        384|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|  128|        384|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+-----+----+-----+-----------+
    |        Name       |  FF | LUT| Bits| Const Bits|
    +-------------------+-----+----+-----+-----------+
    |a_int_reg          |  128|   0|  128|          0|
    |ap_ce_reg          |    1|   0|    1|          0|
    |ap_return_int_reg  |  128|   0|  128|          0|
    |b_val_int_reg      |  128|   0|  128|          0|
    |high_reg_226       |  127|   0|  127|          0|
    |product_reg_221    |  255|   0|  255|          0|
    +-------------------+-----+----+-----+-----------+
    |Total              |  767|   0|  767|          0|
    +-------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------+-----+-----+------------+----------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  gf128_multiply|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  gf128_multiply|  return value|
|ap_return  |  out|  128|  ap_ctrl_hs|  gf128_multiply|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  gf128_multiply|  return value|
|a          |   in|  128|     ap_none|               a|        scalar|
|b_val      |   in|  128|     ap_none|           b_val|        scalar|
+-----------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.97>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_val" [gatebygate.cpp:43]   --->   Operation 9 'read' 'b_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %a" [gatebygate.cpp:43]   --->   Operation 10 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [7/7] (3.97ns)   --->   "%product = call i255 @gf128_clmul, i128 %a_read, i128 %b_val_read" [gatebygate.cpp:48]   --->   Operation 11 'call' 'product' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.97>
ST_2 : Operation 12 [6/7] (4.97ns)   --->   "%product = call i255 @gf128_clmul, i128 %a_read, i128 %b_val_read" [gatebygate.cpp:48]   --->   Operation 12 'call' 'product' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 4.97>
ST_3 : Operation 13 [5/7] (4.97ns)   --->   "%product = call i255 @gf128_clmul, i128 %a_read, i128 %b_val_read" [gatebygate.cpp:48]   --->   Operation 13 'call' 'product' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 4.97>
ST_4 : Operation 14 [4/7] (4.97ns)   --->   "%product = call i255 @gf128_clmul, i128 %a_read, i128 %b_val_read" [gatebygate.cpp:48]   --->   Operation 14 'call' 'product' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 4.97>
ST_5 : Operation 15 [3/7] (4.97ns)   --->   "%product = call i255 @gf128_clmul, i128 %a_read, i128 %b_val_read" [gatebygate.cpp:48]   --->   Operation 15 'call' 'product' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.97>
ST_6 : Operation 16 [2/7] (4.97ns)   --->   "%product = call i255 @gf128_clmul, i128 %a_read, i128 %b_val_read" [gatebygate.cpp:48]   --->   Operation 16 'call' 'product' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 4.97>
ST_7 : Operation 17 [1/7] (4.97ns)   --->   "%product = call i255 @gf128_clmul, i128 %a_read, i128 %b_val_read" [gatebygate.cpp:48]   --->   Operation 17 'call' 'product' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 18 [1/1] (0.00ns)   --->   "%high = partselect i127 @_ssdm_op_PartSelect.i127.i255.i32.i32, i255 %product, i32 128, i32 254" [gatebygate.cpp:21->gatebygate.cpp:49]   --->   Operation 18 'partselect' 'high' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.60>
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34" [gatebygate.cpp:43]   --->   Operation 19 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_4)   --->   "%low = trunc i255 %product" [gatebygate.cpp:20->gatebygate.cpp:49]   --->   Operation 20 'trunc' 'low' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%zext_ln21 = zext i127 %high" [gatebygate.cpp:21->gatebygate.cpp:49]   --->   Operation 21 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%r1 = bitconcatenate i134 @_ssdm_op_BitConcatenate.i134.i127.i7, i127 %high, i7 0" [gatebygate.cpp:24->gatebygate.cpp:49]   --->   Operation 22 'bitconcatenate' 'r1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%r2 = bitconcatenate i129 @_ssdm_op_BitConcatenate.i129.i127.i2, i127 %high, i2 0" [gatebygate.cpp:25->gatebygate.cpp:49]   --->   Operation 23 'bitconcatenate' 'r2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%r3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i127.i1, i127 %high, i1 0" [gatebygate.cpp:26->gatebygate.cpp:49]   --->   Operation 24 'bitconcatenate' 'r3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%xor_ln29 = xor i128 %r3, i128 %zext_ln21" [gatebygate.cpp:29->gatebygate.cpp:49]   --->   Operation 25 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%zext_ln29 = zext i128 %xor_ln29" [gatebygate.cpp:29->gatebygate.cpp:49]   --->   Operation 26 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%xor_ln29_1 = xor i129 %r2, i129 %zext_ln29" [gatebygate.cpp:29->gatebygate.cpp:49]   --->   Operation 27 'xor' 'xor_ln29_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%zext_ln29_1 = zext i129 %xor_ln29_1" [gatebygate.cpp:29->gatebygate.cpp:49]   --->   Operation 28 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.30ns) (out node of the LUT)   --->   "%temp = xor i134 %r1, i134 %zext_ln29_1" [gatebygate.cpp:29->gatebygate.cpp:49]   --->   Operation 29 'xor' 'temp' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_4)   --->   "%mid = trunc i134 %temp" [gatebygate.cpp:32->gatebygate.cpp:49]   --->   Operation 30 'trunc' 'mid' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%overflow = partselect i6 @_ssdm_op_PartSelect.i6.i134.i32.i32, i134 %temp, i32 128, i32 133" [gatebygate.cpp:33->gatebygate.cpp:49]   --->   Operation 31 'partselect' 'overflow' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_4)   --->   "%zext_ln33 = zext i6 %overflow" [gatebygate.cpp:33->gatebygate.cpp:49]   --->   Operation 32 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_4)   --->   "%o1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %overflow, i7 0" [gatebygate.cpp:35->gatebygate.cpp:49]   --->   Operation 33 'bitconcatenate' 'o1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_4)   --->   "%zext_ln35 = zext i13 %o1" [gatebygate.cpp:35->gatebygate.cpp:49]   --->   Operation 34 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_4)   --->   "%o2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %overflow, i2 0" [gatebygate.cpp:36->gatebygate.cpp:49]   --->   Operation 35 'bitconcatenate' 'o2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_4)   --->   "%o3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %overflow, i1 0" [gatebygate.cpp:37->gatebygate.cpp:49]   --->   Operation 36 'bitconcatenate' 'o3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_4)   --->   "%xor_ln40 = xor i128 %low, i128 %zext_ln35" [gatebygate.cpp:40->gatebygate.cpp:49]   --->   Operation 37 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_4)   --->   "%xor_ln40_1 = xor i128 %xor_ln40, i128 %mid" [gatebygate.cpp:40->gatebygate.cpp:49]   --->   Operation 38 'xor' 'xor_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_4)   --->   "%xor_ln40_2 = xor i7 %o3, i7 %zext_ln33" [gatebygate.cpp:40->gatebygate.cpp:49]   --->   Operation 39 'xor' 'xor_ln40_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_4)   --->   "%zext_ln40 = zext i7 %xor_ln40_2" [gatebygate.cpp:40->gatebygate.cpp:49]   --->   Operation 40 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_4)   --->   "%xor_ln40_3 = xor i8 %zext_ln40, i8 %o2" [gatebygate.cpp:40->gatebygate.cpp:49]   --->   Operation 41 'xor' 'xor_ln40_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_4)   --->   "%zext_ln40_1 = zext i8 %xor_ln40_3" [gatebygate.cpp:40->gatebygate.cpp:49]   --->   Operation 42 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln40_4 = xor i128 %zext_ln40_1, i128 %xor_ln40_1" [gatebygate.cpp:40->gatebygate.cpp:49]   --->   Operation 43 'xor' 'xor_ln40_4' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i128 %xor_ln40_4" [gatebygate.cpp:50]   --->   Operation 44 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_val_read        (read          ) [ 011111110]
a_read            (read          ) [ 011111110]
product           (call          ) [ 010000001]
high              (partselect    ) [ 010000001]
specpipeline_ln43 (specpipeline  ) [ 000000000]
low               (trunc         ) [ 000000000]
zext_ln21         (zext          ) [ 000000000]
r1                (bitconcatenate) [ 000000000]
r2                (bitconcatenate) [ 000000000]
r3                (bitconcatenate) [ 000000000]
xor_ln29          (xor           ) [ 000000000]
zext_ln29         (zext          ) [ 000000000]
xor_ln29_1        (xor           ) [ 000000000]
zext_ln29_1       (zext          ) [ 000000000]
temp              (xor           ) [ 000000000]
mid               (trunc         ) [ 000000000]
overflow          (partselect    ) [ 000000000]
zext_ln33         (zext          ) [ 000000000]
o1                (bitconcatenate) [ 000000000]
zext_ln35         (zext          ) [ 000000000]
o2                (bitconcatenate) [ 000000000]
o3                (bitconcatenate) [ 000000000]
xor_ln40          (xor           ) [ 000000000]
xor_ln40_1        (xor           ) [ 000000000]
xor_ln40_2        (xor           ) [ 000000000]
zext_ln40         (zext          ) [ 000000000]
xor_ln40_3        (xor           ) [ 000000000]
zext_ln40_1       (zext          ) [ 000000000]
xor_ln40_4        (xor           ) [ 000000000]
ret_ln50          (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gf128_clmul"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i127.i255.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i134.i127.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i129.i127.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i127.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i134.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i6.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="b_val_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="128" slack="0"/>
<pin id="46" dir="0" index="1" bw="128" slack="0"/>
<pin id="47" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_val_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="a_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="128" slack="0"/>
<pin id="52" dir="0" index="1" bw="128" slack="0"/>
<pin id="53" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_gf128_clmul_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="255" slack="0"/>
<pin id="58" dir="0" index="1" bw="128" slack="0"/>
<pin id="59" dir="0" index="2" bw="128" slack="0"/>
<pin id="60" dir="1" index="3" bw="255" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="product/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="high_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="127" slack="0"/>
<pin id="66" dir="0" index="1" bw="255" slack="0"/>
<pin id="67" dir="0" index="2" bw="9" slack="0"/>
<pin id="68" dir="0" index="3" bw="9" slack="0"/>
<pin id="69" dir="1" index="4" bw="127" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="high/7 "/>
</bind>
</comp>

<comp id="74" class="1004" name="low_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="255" slack="1"/>
<pin id="76" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="low/8 "/>
</bind>
</comp>

<comp id="77" class="1004" name="zext_ln21_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="127" slack="1"/>
<pin id="79" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/8 "/>
</bind>
</comp>

<comp id="80" class="1004" name="r1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="134" slack="0"/>
<pin id="82" dir="0" index="1" bw="127" slack="1"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="134" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r1/8 "/>
</bind>
</comp>

<comp id="87" class="1004" name="r2_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="129" slack="0"/>
<pin id="89" dir="0" index="1" bw="127" slack="1"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="1" index="3" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r2/8 "/>
</bind>
</comp>

<comp id="94" class="1004" name="r3_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="128" slack="0"/>
<pin id="96" dir="0" index="1" bw="127" slack="1"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r3/8 "/>
</bind>
</comp>

<comp id="101" class="1004" name="xor_ln29_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="128" slack="0"/>
<pin id="103" dir="0" index="1" bw="128" slack="0"/>
<pin id="104" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln29_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="128" slack="0"/>
<pin id="109" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/8 "/>
</bind>
</comp>

<comp id="111" class="1004" name="xor_ln29_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="129" slack="0"/>
<pin id="113" dir="0" index="1" bw="129" slack="0"/>
<pin id="114" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29_1/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln29_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="129" slack="0"/>
<pin id="119" dir="1" index="1" bw="134" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="temp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="134" slack="0"/>
<pin id="123" dir="0" index="1" bw="134" slack="0"/>
<pin id="124" dir="1" index="2" bw="134" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="temp/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="mid_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="134" slack="0"/>
<pin id="129" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="mid/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="overflow_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="134" slack="0"/>
<pin id="134" dir="0" index="2" bw="9" slack="0"/>
<pin id="135" dir="0" index="3" bw="9" slack="0"/>
<pin id="136" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="overflow/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln33_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/8 "/>
</bind>
</comp>

<comp id="145" class="1004" name="o1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="13" slack="0"/>
<pin id="147" dir="0" index="1" bw="6" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="o1/8 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln35_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="13" slack="0"/>
<pin id="155" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="o2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="6" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="o2/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="o3_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="6" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="o3/8 "/>
</bind>
</comp>

<comp id="173" class="1004" name="xor_ln40_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="128" slack="0"/>
<pin id="175" dir="0" index="1" bw="128" slack="0"/>
<pin id="176" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/8 "/>
</bind>
</comp>

<comp id="179" class="1004" name="xor_ln40_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="128" slack="0"/>
<pin id="181" dir="0" index="1" bw="128" slack="0"/>
<pin id="182" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_1/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="xor_ln40_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_2/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln40_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="xor_ln40_3_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_3/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln40_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/8 "/>
</bind>
</comp>

<comp id="205" class="1004" name="xor_ln40_4_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="128" slack="0"/>
<pin id="207" dir="0" index="1" bw="128" slack="0"/>
<pin id="208" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_4/8 "/>
</bind>
</comp>

<comp id="211" class="1005" name="b_val_read_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="128" slack="1"/>
<pin id="213" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="b_val_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="a_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="128" slack="1"/>
<pin id="218" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="product_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="255" slack="1"/>
<pin id="223" dir="1" index="1" bw="255" slack="1"/>
</pin_list>
<bind>
<opset="product "/>
</bind>
</comp>

<comp id="226" class="1005" name="high_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="127" slack="1"/>
<pin id="228" dir="1" index="1" bw="127" slack="1"/>
</pin_list>
<bind>
<opset="high "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="50" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="44" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="56" pin="3"/><net_sink comp="64" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="77" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="87" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="107" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="80" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="117" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="121" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="144"><net_src comp="131" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="131" pin="4"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="131" pin="4"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="131" pin="4"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="74" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="153" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="127" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="165" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="141" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="157" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="179" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="44" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="219"><net_src comp="50" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="224"><net_src comp="56" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="229"><net_src comp="64" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: b_val | {}
 - Input state : 
	Port: gf128_multiply : a | {1 }
	Port: gf128_multiply : b_val | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		high : 1
	State 8
		xor_ln29 : 1
		zext_ln29 : 1
		xor_ln29_1 : 2
		zext_ln29_1 : 2
		temp : 3
		mid : 3
		overflow : 3
		zext_ln33 : 4
		o1 : 4
		zext_ln35 : 5
		o2 : 4
		o3 : 4
		xor_ln40 : 6
		xor_ln40_1 : 6
		xor_ln40_2 : 5
		zext_ln40 : 5
		xor_ln40_3 : 6
		zext_ln40_1 : 6
		xor_ln40_4 : 7
		ret_ln50 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   call   | grp_gf128_clmul_fu_56 |   3268  |  58411  |
|----------|-----------------------|---------|---------|
|          |    xor_ln29_fu_101    |    0    |   128   |
|          |   xor_ln29_1_fu_111   |    0    |   129   |
|          |      temp_fu_121      |    0    |   134   |
|    xor   |    xor_ln40_fu_173    |    0    |   128   |
|          |   xor_ln40_1_fu_179   |    0    |   128   |
|          |   xor_ln40_2_fu_185   |    0    |    7    |
|          |   xor_ln40_3_fu_195   |    0    |    8    |
|          |   xor_ln40_4_fu_205   |    0    |   128   |
|----------|-----------------------|---------|---------|
|   read   | b_val_read_read_fu_44 |    0    |    0    |
|          |   a_read_read_fu_50   |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|       high_fu_64      |    0    |    0    |
|          |    overflow_fu_131    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |       low_fu_74       |    0    |    0    |
|          |       mid_fu_127      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln21_fu_77    |    0    |    0    |
|          |    zext_ln29_fu_107   |    0    |    0    |
|          |   zext_ln29_1_fu_117  |    0    |    0    |
|   zext   |    zext_ln33_fu_141   |    0    |    0    |
|          |    zext_ln35_fu_153   |    0    |    0    |
|          |    zext_ln40_fu_191   |    0    |    0    |
|          |   zext_ln40_1_fu_201  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |        r1_fu_80       |    0    |    0    |
|          |        r2_fu_87       |    0    |    0    |
|bitconcatenate|        r3_fu_94       |    0    |    0    |
|          |       o1_fu_145       |    0    |    0    |
|          |       o2_fu_157       |    0    |    0    |
|          |       o3_fu_165       |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |   3268  |  59201  |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_read_reg_216  |   128  |
|b_val_read_reg_211|   128  |
|   high_reg_226   |   127  |
|  product_reg_221 |   255  |
+------------------+--------+
|       Total      |   638  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------||---------|
| grp_gf128_clmul_fu_56 |  p1  |   2  |  128 |   256  ||    0    ||    9    |
| grp_gf128_clmul_fu_56 |  p2  |   2  |  128 |   256  ||    0    ||    9    |
|-----------------------|------|------|------|--------||---------||---------||---------|
|         Total         |      |      |      |   512  ||  0.774  ||    0    ||    18   |
|-----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  3268  |  59201 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   638  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  3906  |  59219 |
+-----------+--------+--------+--------+
