$date
	Fri Sep 12 08:51:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_decoder $end
$var wire 4 ! out [3:0] $end
$var reg 2 " in [1:0] $end
$scope module D1 $end
$var wire 2 # A [1:0] $end
$var wire 1 $ na1 $end
$var wire 1 % na2 $end
$var wire 4 & D [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 &
1%
1$
b0 #
b0 "
b1 !
$end
#10
0$
b10 !
b10 &
b1 "
b1 #
#20
1$
0%
b100 !
b100 &
b10 "
b10 #
#30
0$
b1000 !
b1000 &
b11 "
b11 #
#40
