[SETTINGS]
UUT_module%ci_stim_fpga_wrapper%
TB_module%ci_stim_fpga_wrapper_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%C:\Users\TOPBOY\CloudStation\ToDoc\Design\git.repos\alaska-fpga\design\common\work\sim\ci_stim_fpga\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%ci_stim_fpga_wrapper_TB.v%
MACRO_FILE%ci_stim_fpga_wrapper_TB_runtest.do%
UUT_module_FILE%common/source/ci_stim_fpga.v%
LIBRARY_NAME%ci_stim_fpga%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]

[PORTS]
i_rst_n%in%wire%NO%NOCLK%
sw1_a%in%wire%NO%NOCLK%
sw1_b%in%wire%NO%NOCLK%
sw1_pb%in%wire%NO%NOCLK%
sw2_a%in%wire%NO%NOCLK%
sw2_b%in%wire%NO%NOCLK%
sw2_pb%in%wire%NO%NOCLK%
polarity%in%[2:0]wire%NO%NOCLK%
led_out%out%[7:0]reg%NO%NOCLK%
lv_dir%out%wire%NO%NOCLK%
lv_oe_n%out%wire%NO%NOCLK%
dummy_low_N15%out%wire%NO%NOCLK%
clk_out%out%wire%NO%NOCLK%
data_out%out%wire%NO%NOCLK%
stim_comp_err%in%[7:0]wire%NO%NOCLK%
stim_comp_en_n%out%wire%NO%NOCLK%
stim_an%out%[7:0]wire%NO%NOCLK%
stim_ca%out%[7:0]wire%NO%NOCLK%
stim_dac0_val%out%[7:0]wire%NO%NOCLK%
stim_dac1_val%out%[7:0]wire%NO%NOCLK%
stim_bcg0_sel%out%[2:0]wire%NO%NOCLK%
stim_bcg1_sel%out%[2:0]wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]
C:\Users\TOPBOY\CloudStation\ToDoc\Design\git.repos\alaska-fpga\design\common\source\ci_stim_fpga.v

