Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Oct 30 16:46:15 2019
| Host         : sharapova.inf.ed.ac.uk running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   29        [get_cells {u_cpu/u_control_unit/px_*_reg[*]}]
                                              [get_cells u_dvi_display/u_frame_buffer/*]
                                                                              Slow             20.000       7.744     12.256
2   31        [get_cells u_dvi_display/u_frame_buffer/fb_memory_reg*]
                                              [get_cells {u_cpu/u_control_unit/px_read_data_r_reg[*]}]
                                                                              Slow              8.000       5.492      2.508


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells {u_cpu/u_control_unit/px_*_reg[*]}] -to [get_cells u_dvi_display/u_frame_buffer/*] 20.000
Requirement: 20.000ns
Endpoints: 865

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
cpu_clk               pixel_clk             u_dvi_display/u_frame_buffer/fb_memory_reg_1_10/ADDRARDADDR[7]
                                                                            u_dvi_display/u_frame_buffer/fb_memory_reg_0_1/DIADI[0]
                                                                                                            Slow         7.744     12.256


Slack (MET) :             12.256ns  (requirement - actual skew)
  Endpoint Source:        u_cpu/u_control_unit/px_address_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Endpoint Destination:   u_dvi_display/u_frame_buffer/fb_memory_reg_1_10/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Reference Source:       u_cpu/u_control_unit/px_write_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Reference Destination:  u_dvi_display/u_frame_buffer/fb_memory_reg_0_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    4.881ns
  Reference Relative Delay:  -3.099ns
  Relative CRPR:              0.681ns
  Uncertainty:                0.445ns
  Actual Bus Skew:            7.744ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.862    -0.854    u_cpu/u_control_unit/clk
    SLICE_X106Y92        FDCE                                         r  u_cpu/u_control_unit/px_address_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDCE (Prop_fdce_C_Q)         0.456    -0.398 r  u_cpu/u_control_unit/px_address_r_reg[7]/Q
                         net (fo=4, routed)           0.992     0.593    u_dvi_display/u_frame_buffer/px_col_address[7]
    SLICE_X106Y89        LUT4 (Prop_lut4_I3_O)        0.124     0.717 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10/O
                         net (fo=22, routed)          5.183     5.900    u_dvi_display/u_frame_buffer/fb_addr[7]
    RAMB36_X3Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612     1.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.813 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.088    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.582     1.585    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10/CLKARDCLK
                         clock pessimism              0.000     1.585    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     1.019    u_dvi_display/u_frame_buffer/fb_memory_reg_1_10
  -------------------------------------------------------------------
                         data arrival                           5.900    
                         clock arrival                          1.019    
  -------------------------------------------------------------------
                         relative delay                         4.881    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.608    -1.561    u_cpu/u_control_unit/clk
    SLICE_X105Y92        FDCE                                         r  u_cpu/u_control_unit/px_write_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDCE (Prop_fdce_C_Q)         0.367    -1.194 r  u_cpu/u_control_unit/px_write_data_r_reg[1]/Q
                         net (fo=3, routed)           0.333    -0.861    u_dvi_display/u_frame_buffer/px_write_data[1]
    RAMB36_X5Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.830     1.833    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_1/CLKARDCLK
                         clock pessimism              0.000     1.833    
    RAMB36_X5Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     2.238    u_dvi_display/u_frame_buffer/fb_memory_reg_0_1
  -------------------------------------------------------------------
                         data arrival                          -0.861    
                         clock arrival                          2.238    
  -------------------------------------------------------------------
                         relative delay                        -3.099    



Id: 2
set_bus_skew -from [get_cells u_dvi_display/u_frame_buffer/fb_memory_reg*] -to [get_cells {u_cpu/u_control_unit/px_read_data_r_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pixel_clk             cpu_clk               u_cpu/u_control_unit/px_read_data_r_reg[5]/D
                                                                            u_cpu/u_control_unit/px_read_data_r_reg[1]/D
                                                                                                            Slow         5.492      2.508


Slack (MET) :             2.508ns  (requirement - actual skew)
  Endpoint Source:        u_dvi_display/u_frame_buffer/fb_memory_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Endpoint Destination:   u_cpu/u_control_unit/px_read_data_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Reference Source:       u_dvi_display/u_frame_buffer/fb_memory_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Reference Destination:  u_cpu/u_control_unit/px_read_data_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    9.849ns
  Reference Relative Delay:   4.320ns
  Relative CRPR:              0.622ns
  Uncertainty:                0.585ns
  Actual Bus Skew:            5.492ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.022     2.025    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y28         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.897 r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.963    u_dvi_display/u_frame_buffer/fb_memory_reg_0_5_n_0
    RAMB36_X5Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.388 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_5/DOADO[0]
                         net (fo=2, routed)           2.883     8.271    u_cpu/u_control_unit/px_read_data[5]
    SLICE_X107Y98        LUT6 (Prop_lut6_I0_O)        0.124     8.395 r  u_cpu/u_control_unit/px_read_data_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.395    u_cpu/u_control_unit/px_read_data_nxt[5]
    SLICE_X107Y98        FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.684    -1.485    u_cpu/u_control_unit/clk
    SLICE_X107Y98        FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[5]/C
                         clock pessimism              0.000    -1.485    
    SLICE_X107Y98        FDCE (Setup_fdce_C_D)        0.031    -1.454    u_cpu/u_control_unit/px_read_data_r_reg[5]
  -------------------------------------------------------------------
                         data arrival                           8.395    
                         clock arrival                         -1.454    
  -------------------------------------------------------------------
                         relative delay                         9.849    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612     1.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.813 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.088    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.655     1.658    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.353     3.011 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_1/DOADO[0]
                         net (fo=2, routed)           0.625     3.636    u_cpu/u_control_unit/px_read_data[1]
    SLICE_X107Y94        LUT6 (Prop_lut6_I0_O)        0.100     3.736 r  u_cpu/u_control_unit/px_read_data_r[1]_i_1/O
                         net (fo=1, routed)           0.000     3.736    u_cpu/u_control_unit/px_read_data_nxt[1]
    SLICE_X107Y94        FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.863    -0.853    u_cpu/u_control_unit/clk
    SLICE_X107Y94        FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[1]/C
                         clock pessimism              0.000    -0.853    
    SLICE_X107Y94        FDCE (Hold_fdce_C_D)         0.269    -0.584    u_cpu/u_control_unit/px_read_data_r_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.736    
                         clock arrival                         -0.584    
  -------------------------------------------------------------------
                         relative delay                         4.320    



