<<<<<<< HEAD
[12/09 23:20:47      0s] 
[12/09 23:20:47      0s] Cadence Innovus(TM) Implementation System.
[12/09 23:20:47      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/09 23:20:47      0s] 
[12/09 23:20:47      0s] Version:	v16.20-p002_1, built Tue Nov 8 11:31:23 PST 2016
[12/09 23:20:47      0s] Options:	
[12/09 23:20:47      0s] Date:		Tue Dec  9 23:20:47 2025
[12/09 23:20:47      0s] Host:		joker.ece.northwestern.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
[12/09 23:20:47      0s] OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)
[12/09 23:20:47      0s] 
[12/09 23:20:47      0s] License:
[12/09 23:20:47      0s] 		invs	Innovus Implementation System	16.2	checkout succeeded
[12/09 23:20:47      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/09 23:20:54      5s] @(#)CDS: Innovus v16.20-p002_1 (64bit) 11/08/2016 11:31 (Linux 2.6.18-194.el5)
[12/09 23:20:54      5s] @(#)CDS: NanoRoute 16.20-p002_1 NR161103-1425/16_20-UB (database version 2.30, 354.6.1) {superthreading v1.34}
[12/09 23:20:54      5s] @(#)CDS: AAE 16.20-p004 (64bit) 11/08/2016 (Linux 2.6.18-194.el5)
[12/09 23:20:54      5s] @(#)CDS: CTE 16.20-p008_1 () Oct 29 2016 08:26:57 ( )
[12/09 23:20:54      5s] @(#)CDS: SYNTECH 16.20-p001_1 () Oct 27 2016 11:33:00 ( )
[12/09 23:20:54      5s] @(#)CDS: CPE v16.20-p011
[12/09 23:20:54      5s] @(#)CDS: IQRC/TQRC 15.2.5-s803 (64bit) Tue Sep 13 18:23:58 PDT 2016 (Linux 2.6.18-194.el5)
[12/09 23:20:54      5s] @(#)CDS: OA 22.50-p051 Thu Aug  4 00:05:16 2016
[12/09 23:20:54      5s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/09 23:20:54      5s] @(#)CDS: RCDB 11.8
[12/09 23:20:54      5s] --- Running on joker.ece.northwestern.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB) ---
[12/09 23:20:54      5s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2739594_joker.ece.northwestern.edu_mwp8699_k6sGSk.

[12/09 23:20:54      5s] 
[12/09 23:20:54      5s] **INFO:  MMMC transition support version v31-84 
[12/09 23:20:54      5s] 
[12/09 23:20:54      5s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/09 23:20:54      5s] <CMD> suppressMessage ENCEXT-2799
[12/09 23:20:54      5s] <CMD> getDrawView
[12/09 23:20:54      5s] <CMD> loadWorkspace -name Physical
[12/09 23:20:54      5s] <CMD> win
[12/09 23:24:35     17s] <CMD> set init_gnd_net VSS
[12/09 23:24:35     17s] <CMD> set init_lef_file /vol/ece303/genus_tutorial/NangateOpenCellLibrary.lef
[12/09 23:24:35     17s] <CMD> set init_design_settop 0
[12/09 23:24:35     17s] <CMD> set init_verilog ../synthesis/eyeriss_top_syn.v
[12/09 23:24:35     17s] <CMD> set init_mmmc_file eyeriss_top.view
[12/09 23:24:35     17s] <CMD> set init_pwr_net VDD
[12/09 23:24:35     17s] <CMD> init_design
[12/09 23:24:35     17s] #- Begin Load MMMC data ... (date=12/09 23:24:35, mem=512.9M)
[12/09 23:24:35     17s] #- End Load MMMC data ... (date=12/09 23:24:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=60.1M, current mem=512.9M)
[12/09 23:24:35     17s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[12/09 23:24:35     17s] 
[12/09 23:24:35     17s] Loading LEF file /vol/ece303/genus_tutorial/NangateOpenCellLibrary.lef ...
[12/09 23:24:35     17s] Set DBUPerIGU to M2 pitch 380.
[12/09 23:24:35     17s] 
[12/09 23:24:35     17s] viaInitial starts at Tue Dec  9 23:24:35 2025
viaInitial ends at Tue Dec  9 23:24:35 2025
Loading view definition file from eyeriss_top.view
[12/09 23:24:35     17s] Reading lib timing library '/vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib' ...
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/09 23:24:35     17s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/09 23:24:35     17s] Read 134 cells in library 'NangateOpenCellLibrary' 
[12/09 23:24:35     17s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.29min, fe_real=3.80min, fe_mem=533.5M) ***
[12/09 23:24:35     17s] #- Begin Load netlist data ... (date=12/09 23:24:35, mem=533.5M)
[12/09 23:24:35     17s] *** Begin netlist parsing (mem=533.5M) ***
[12/09 23:24:35     17s] Created 134 new cells from 1 timing libraries.
[12/09 23:24:35     17s] Reading netlist ...
[12/09 23:24:35     17s] Backslashed names will retain backslash and a trailing blank character.
[12/09 23:24:35     17s] Reading verilog netlist '../synthesis/eyeriss_top_syn.v'
[12/09 23:24:36     18s] 
[12/09 23:24:36     18s] *** Memory Usage v#1 (Current mem = 654.465M, initial mem = 175.422M) ***
[12/09 23:24:36     18s] *** End netlist parsing (cpu=0:00:00.9, real=0:00:01.0, mem=654.5M) ***
[12/09 23:24:36     18s] #- End Load netlist data ... (date=12/09 23:24:36, total cpu=0:00:00.9, real=0:00:01.0, peak res=203.1M, current mem=654.5M)
[12/09 23:24:36     18s] Top level cell is eyeriss_top.
[12/09 23:24:36     18s] Hooked 134 DB cells to tlib cells.
[12/09 23:24:36     18s] Starting recursive module instantiation check.
[12/09 23:24:36     18s] No recursion found.
[12/09 23:24:36     18s] Building hierarchical netlist for Cell eyeriss_top ...
[12/09 23:24:36     18s] *** Netlist is unique.
[12/09 23:24:36     18s] ** info: there are 172 modules.
[12/09 23:24:36     18s] ** info: there are 166895 stdCell insts.
[12/09 23:24:36     18s] 
[12/09 23:24:36     18s] *** Memory Usage v#1 (Current mem = 798.629M, initial mem = 175.422M) ***
[12/09 23:24:36     18s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[12/09 23:24:36     18s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[12/09 23:24:36     18s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[12/09 23:24:36     18s] Set Default Net Delay as 1000 ps.
[12/09 23:24:36     18s] Set Default Net Load as 0.5 pF. 
[12/09 23:24:36     18s] Set Default Input Pin Transition as 0.1 ps.
[12/09 23:24:36     19s] Extraction setup Delayed 
[12/09 23:24:36     19s] *Info: initialize multi-corner CTS.
[12/09 23:24:36     19s] Reading timing constraints file '../eyeriss_top.sdc' ...
[12/09 23:24:36     19s] Current (total cpu=0:00:19.1, real=0:03:49, peak res=431.8M, current mem=910.4M)
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] Usage: set_driving_cell [-help] <port_list> [-fall] [-from_pin <from_pin_name>]
[12/09 23:24:37     19s]                         [-input_transition_fall <fall_slew_value>]
[12/09 23:24:37     19s]                         [-input_transition_rise <rise_slew_value>]
[12/09 23:24:37     19s]                         -lib_cell <cell_name> [-library <library_name>] [-max]
[12/09 23:24:37     19s]                         [-min] [-multiply_by <factor>] [-no_design_rule]
[12/09 23:24:37     19s]                         [-pin <pin_name>] [-rise]
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] Usage: set_driving_cell [-help] <port_list> [-fall] [-from_pin <from_pin_name>]
[12/09 23:24:37     19s]                         [-input_transition_fall <fall_slew_value>]
[12/09 23:24:37     19s]                         [-input_transition_rise <rise_slew_value>]
[12/09 23:24:37     19s]                         -lib_cell <cell_name> [-library <library_name>] [-max]
[12/09 23:24:37     19s]                         [-min] [-multiply_by <factor>] [-no_design_rule]
[12/09 23:24:37     19s]                         [-pin <pin_name>] [-rise]
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] Usage: set_driving_cell [-help] <port_list> [-fall] [-from_pin <from_pin_name>]
[12/09 23:24:37     19s]                         [-input_transition_fall <fall_slew_value>]
[12/09 23:24:37     19s]                         [-input_transition_rise <rise_slew_value>]
[12/09 23:24:37     19s]                         -lib_cell <cell_name> [-library <library_name>] [-max]
[12/09 23:24:37     19s]                         [-min] [-multiply_by <factor>] [-no_design_rule]
[12/09 23:24:37     19s]                         [-pin <pin_name>] [-rise]
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] Usage: set_driving_cell [-help] <port_list> [-fall] [-from_pin <from_pin_name>]
[12/09 23:24:37     19s]                         [-input_transition_fall <fall_slew_value>]
[12/09 23:24:37     19s]                         [-input_transition_rise <rise_slew_value>]
[12/09 23:24:37     19s]                         -lib_cell <cell_name> [-library <library_name>] [-max]
[12/09 23:24:37     19s]                         [-min] [-multiply_by <factor>] [-no_design_rule]
[12/09 23:24:37     19s]                         [-pin <pin_name>] [-rise]
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] Usage: set_driving_cell [-help] <port_list> [-fall] [-from_pin <from_pin_name>]
[12/09 23:24:37     19s]                         [-input_transition_fall <fall_slew_value>]
[12/09 23:24:37     19s]                         [-input_transition_rise <rise_slew_value>]
[12/09 23:24:37     19s]                         -lib_cell <cell_name> [-library <library_name>] [-max]
[12/09 23:24:37     19s]                         [-min] [-multiply_by <factor>] [-no_design_rule]
[12/09 23:24:37     19s]                         [-pin <pin_name>] [-rise]
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] Usage: set_driving_cell [-help] <port_list> [-fall] [-from_pin <from_pin_name>]
[12/09 23:24:37     19s]                         [-input_transition_fall <fall_slew_value>]
[12/09 23:24:37     19s]                         [-input_transition_rise <rise_slew_value>]
[12/09 23:24:37     19s]                         -lib_cell <cell_name> [-library <library_name>] [-max]
[12/09 23:24:37     19s]                         [-min] [-multiply_by <factor>] [-no_design_rule]
[12/09 23:24:37     19s]                         [-pin <pin_name>] [-rise]
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] Usage: set_driving_cell [-help] <port_list> [-fall] [-from_pin <from_pin_name>]
[12/09 23:24:37     19s]                         [-input_transition_fall <fall_slew_value>]
[12/09 23:24:37     19s]                         [-input_transition_rise <rise_slew_value>]
[12/09 23:24:37     19s]                         -lib_cell <cell_name> [-library <library_name>] [-max]
[12/09 23:24:37     19s]                         [-min] [-multiply_by <factor>] [-no_design_rule]
[12/09 23:24:37     19s]                         [-pin <pin_name>] [-rise]
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] Usage: set_driving_cell [-help] <port_list> [-fall] [-from_pin <from_pin_name>]
[12/09 23:24:37     19s]                         [-input_transition_fall <fall_slew_value>]
[12/09 23:24:37     19s]                         [-input_transition_rise <rise_slew_value>]
[12/09 23:24:37     19s]                         -lib_cell <cell_name> [-library <library_name>] [-max]
[12/09 23:24:37     19s]                         [-min] [-multiply_by <factor>] [-no_design_rule]
[12/09 23:24:37     19s]                         [-pin <pin_name>] [-rise]
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] Usage: set_driving_cell [-help] <port_list> [-fall] [-from_pin <from_pin_name>]
[12/09 23:24:37     19s]                         [-input_transition_fall <fall_slew_value>]
[12/09 23:24:37     19s]                         [-input_transition_rise <rise_slew_value>]
[12/09 23:24:37     19s]                         -lib_cell <cell_name> [-library <library_name>] [-max]
[12/09 23:24:37     19s]                         [-min] [-multiply_by <factor>] [-no_design_rule]
[12/09 23:24:37     19s]                         [-pin <pin_name>] [-rise]
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:24:37     19s] INFO (CTE): Reading of timing constraints file ../eyeriss_top.sdc completed, with 0 Warnings and 9 Errors.
[12/09 23:24:37     19s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=449.7M, current mem=929.7M)
[12/09 23:24:37     19s] Current (total cpu=0:00:19.2, real=0:03:50, peak res=449.7M, current mem=929.7M)
[12/09 23:24:37     19s] Summary for sequential cells identification: 
[12/09 23:24:37     19s] Identified SBFF number: 16
[12/09 23:24:37     19s] Identified MBFF number: 0
[12/09 23:24:37     19s] Identified SB Latch number: 0
[12/09 23:24:37     19s] Identified MB Latch number: 0
[12/09 23:24:37     19s] Not identified SBFF number: 0
[12/09 23:24:37     19s] Not identified MBFF number: 0
[12/09 23:24:37     19s] Not identified SB Latch number: 0
[12/09 23:24:37     19s] Not identified MB Latch number: 0
[12/09 23:24:37     19s] Number of sequential cells which are not FFs: 13
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] Total number of combinational cells: 99
[12/09 23:24:37     19s] Total number of sequential cells: 29
[12/09 23:24:37     19s] Total number of tristate cells: 6
[12/09 23:24:37     19s] Total number of level shifter cells: 0
[12/09 23:24:37     19s] Total number of power gating cells: 0
[12/09 23:24:37     19s] Total number of isolation cells: 0
[12/09 23:24:37     19s] Total number of power switch cells: 0
[12/09 23:24:37     19s] Total number of pulse generator cells: 0
[12/09 23:24:37     19s] Total number of always on buffers: 0
[12/09 23:24:37     19s] Total number of retention cells: 0
[12/09 23:24:37     19s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[12/09 23:24:37     19s] Total number of usable buffers: 9
[12/09 23:24:37     19s] List of unusable buffers:
[12/09 23:24:37     19s] Total number of unusable buffers: 0
[12/09 23:24:37     19s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[12/09 23:24:37     19s] Total number of usable inverters: 6
[12/09 23:24:37     19s] List of unusable inverters:
[12/09 23:24:37     19s] Total number of unusable inverters: 0
[12/09 23:24:37     19s] List of identified usable delay cells:
[12/09 23:24:37     19s] Total number of identified usable delay cells: 0
[12/09 23:24:37     19s] List of identified unusable delay cells:
[12/09 23:24:37     19s] Total number of identified unusable delay cells: 0
[12/09 23:24:37     19s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/09 23:24:37     19s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[12/09 23:24:37     19s] Extraction setup Started 
[12/09 23:24:37     19s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/09 23:24:37     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/09 23:24:37     19s] Type 'man IMPEXT-2773' for more detail.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/09 23:24:37     19s] Type 'man IMPEXT-2773' for more detail.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/09 23:24:37     19s] Type 'man IMPEXT-2773' for more detail.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/09 23:24:37     19s] Type 'man IMPEXT-2773' for more detail.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/09 23:24:37     19s] Type 'man IMPEXT-2773' for more detail.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/09 23:24:37     19s] Type 'man IMPEXT-2773' for more detail.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/09 23:24:37     19s] Type 'man IMPEXT-2773' for more detail.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/09 23:24:37     19s] Type 'man IMPEXT-2773' for more detail.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/09 23:24:37     19s] Type 'man IMPEXT-2773' for more detail.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/09 23:24:37     19s] Type 'man IMPEXT-2773' for more detail.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 23:24:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 23:24:37     19s] Summary of Active RC-Corners : 
[12/09 23:24:37     19s]  
[12/09 23:24:37     19s]  Analysis View: an
[12/09 23:24:37     19s]     RC-Corner Name        : rc
[12/09 23:24:37     19s]     RC-Corner Index       : 0
[12/09 23:24:37     19s]     RC-Corner Temperature : 25 Celsius
[12/09 23:24:37     19s]     RC-Corner Cap Table   : ''
[12/09 23:24:37     19s]     RC-Corner PreRoute Res Factor         : 1
[12/09 23:24:37     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/09 23:24:37     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/09 23:24:37     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/09 23:24:37     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/09 23:24:37     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/09 23:24:37     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/09 23:24:37     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/09 23:24:37     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/09 23:24:37     19s] 
[12/09 23:24:37     19s] *** Summary of all messages that are not suppressed in this session:
[12/09 23:24:37     19s] Severity  ID               Count  Summary                                  
[12/09 23:24:37     19s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[12/09 23:24:37     19s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[12/09 23:24:37     19s] ERROR     IMPTCM-48            9  "%s" is not a legal option for command "...
[12/09 23:24:37     19s] *** Message Summary: 20 warning(s), 9 error(s)
[12/09 23:24:37     19s] 
[12/09 23:25:39     21s] <CMD> setDesignMode -process 45
[12/09 23:25:39     21s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[12/09 23:25:39     21s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[12/09 23:25:39     21s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[12/09 23:25:39     21s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[12/09 23:25:39     21s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[12/09 23:25:39     21s] Updating process node dependent CCOpt properties for the 45nm process node.
[12/09 23:25:39     21s] <CMD> fit
[12/09 23:25:39     21s] <CMD> setDrawView fplan
[12/09 23:25:41     21s] <CMD> getIoFlowFlag
[12/09 23:25:51     22s] <CMD> floorPlan -r 1.0 0.63 2 2 2 2
[12/09 23:25:52     22s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[12/09 23:25:52     22s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[12/09 23:25:52     22s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[12/09 23:25:52     22s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/09 23:25:52     22s] <CMD> uiSetTool select
[12/09 23:25:54     22s] <CMD> getIoFlowFlag
[12/09 23:26:04     23s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[12/09 23:26:04     23s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[12/09 23:26:04     23s] <CMD> globalNetConnect VDD -type tiehi
[12/09 23:26:05     23s] <CMD> globalNetConnect VSS -type tielo
[12/09 23:26:15     23s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/09 23:28:52     30s] <CMD> setPinAssignMode -pinEditInBatch true
[12/09 23:28:52     30s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 0.14 -pin {{weight_data_i[0]} {weight_data_i[1]} {weight_data_i[2]} {weight_data_i[3]} {weight_data_i[4]} {weight_data_i[5]} {weight_data_i[6]} {weight_data_i[7]} {weight_data_i[8]} {weight_data_i[9]} {weight_data_i[10]} {weight_data_i[11]} {weight_data_i[12]} {weight_data_i[13]} {weight_data_i[14]} {weight_data_i[15]} {weight_wr_addr_i[0]} {weight_wr_addr_i[1]} {weight_wr_addr_i[2]} {weight_wr_addr_i[3]} {weight_wr_addr_i[4]} weight_wr_en_i}
[12/09 23:28:52     30s] Successfully spread [22] pins.
[12/09 23:28:52     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1337.9M).
[12/09 23:28:52     30s] <CMD> setPinAssignMode -pinEditInBatch false
[12/09 23:29:03     31s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/09 23:29:26     32s] <CMD> setPinAssignMode -pinEditInBatch true
[12/09 23:29:26     32s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 0.56 -pin {{psum_rd_en_i[0]} {psum_rd_en_i[1]} {psum_rd_en_i[2]} {psum_rd_en_i[3]} {psum_rd_en_i[4]} {psum_rd_en_i[5]} rst_i start_i}
[12/09 23:29:26     32s] Successfully spread [8] pins.
[12/09 23:29:26     32s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1337.9M).
[12/09 23:29:26     32s] <CMD> setPinAssignMode -pinEditInBatch false
[12/09 23:29:34     32s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/09 23:29:50     33s] <CMD> setPinAssignMode -pinEditInBatch true
[12/09 23:29:50     33s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 0.56 -pin {clk_i {ifmap_data_i[0]} {ifmap_data_i[1]} {ifmap_data_i[2]} {ifmap_data_i[3]} {ifmap_data_i[4]} {ifmap_data_i[5]} {ifmap_data_i[6]} {ifmap_data_i[7]} {ifmap_data_i[8]} {ifmap_data_i[9]} {ifmap_data_i[10]} {ifmap_data_i[11]} {ifmap_data_i[12]} {ifmap_data_i[13]} {ifmap_data_i[14]} {ifmap_data_i[15]} {ifmap_wr_addr_i[0]} {ifmap_wr_addr_i[1]} {ifmap_wr_addr_i[2]} {ifmap_wr_addr_i[3]} {ifmap_wr_addr_i[4]} {ifmap_wr_addr_i[5]} {ifmap_wr_addr_i[6]} {ifmap_wr_addr_i[7]} {ifmap_wr_addr_i[8]} {ifmap_wr_addr_i[9]} ifmap_wr_en_i}
[12/09 23:29:50     33s] Successfully spread [28] pins.
[12/09 23:29:50     33s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1337.9M).
[12/09 23:29:50     33s] <CMD> setPinAssignMode -pinEditInBatch false
[12/09 23:29:55     34s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/09 23:30:44     36s] <CMD> setPinAssignMode -pinEditInBatch true
[12/09 23:30:44     36s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 0.56 -pin {{psum_empty_o[0]} {psum_empty_o[1]} {psum_empty_o[2]} {psum_empty_o[3]} {psum_empty_o[4]} {psum_empty_o[5]} {psum_o[0][0]} {psum_o[0][1]} {psum_o[0][2]} {psum_o[0][3]} {psum_o[0][4]} {psum_o[0][5]} {psum_o[0][6]} {psum_o[0][7]} {psum_o[0][8]} {psum_o[0][9]} {psum_o[0][10]} {psum_o[0][11]} {psum_o[0][12]} {psum_o[0][13]} {psum_o[0][14]} {psum_o[0][15]} {psum_o[1][0]} {psum_o[1][1]} {psum_o[1][2]} {psum_o[1][3]} {psum_o[1][4]} {psum_o[1][5]} {psum_o[1][6]} {psum_o[1][7]} {psum_o[1][8]} {psum_o[1][9]} {psum_o[1][10]} {psum_o[1][11]} {psum_o[1][12]} {psum_o[1][13]} {psum_o[1][14]} {psum_o[1][15]} {psum_o[2][0]} {psum_o[2][1]} {psum_o[2][2]} {psum_o[2][3]} {psum_o[2][4]} {psum_o[2][5]} {psum_o[2][6]} {psum_o[2][7]} {psum_o[2][8]} {psum_o[2][9]} {psum_o[2][10]} {psum_o[2][11]} {psum_o[2][12]} {psum_o[2][13]} {psum_o[2][14]} {psum_o[2][15]} {psum_o[3][0]} {psum_o[3][1]} {psum_o[3][2]} {psum_o[3][3]} {psum_o[3][4]} {psum_o[3][5]} {psum_o[3][6]} {psum_o[3][7]} {psum_o[3][8]} {psum_o[3][9]} {psum_o[3][10]} {psum_o[3][11]} {psum_o[3][12]} {psum_o[3][13]} {psum_o[3][14]} {psum_o[3][15]} {psum_o[4][0]} {psum_o[4][1]} {psum_o[4][2]} {psum_o[4][3]} {psum_o[4][4]} {psum_o[4][5]} {psum_o[4][6]} {psum_o[4][7]} {psum_o[4][8]} {psum_o[4][9]} {psum_o[4][10]} {psum_o[4][11]} {psum_o[4][12]} {psum_o[4][13]} {psum_o[4][14]} {psum_o[4][15]} {psum_o[5][0]} {psum_o[5][1]} {psum_o[5][2]} {psum_o[5][3]} {psum_o[5][4]} {psum_o[5][5]} {psum_o[5][6]} {psum_o[5][7]} {psum_o[5][8]} {psum_o[5][9]} {psum_o[5][10]} {psum_o[5][11]} {psum_o[5][12]} {psum_o[5][13]} {psum_o[5][14]} {psum_o[5][15]}}
[12/09 23:30:44     36s] Successfully spread [102] pins.
[12/09 23:30:44     36s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1337.9M).
[12/09 23:30:44     36s] <CMD> setPinAssignMode -pinEditInBatch false
[12/09 23:30:48     36s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/09 23:31:00     37s] <CMD> setPinAssignMode -pinEditInBatch true
[12/09 23:31:00     37s] <CMD> editPin -use POWER -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Top -layer 4 -spreadType center -spacing 0.14 -pin VDD
[12/09 23:31:00     37s] Successfully spread [1] pins.
[12/09 23:31:00     37s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1337.9M).
[12/09 23:31:00     37s] <CMD> setPinAssignMode -pinEditInBatch false
[12/09 23:31:06     37s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/09 23:31:15     38s] <CMD> setPinAssignMode -pinEditInBatch true
[12/09 23:31:15     38s] <CMD> editPin -use GROUND -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 4 -spreadType center -spacing 0.14 -pin VSS
[12/09 23:31:15     38s] Successfully spread [1] pins.
[12/09 23:31:15     38s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1337.9M).
[12/09 23:31:15     38s] <CMD> setPinAssignMode -pinEditInBatch false
[12/09 23:31:17     38s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/09 23:31:25     38s] **ERROR: (IMPSYT-16250):	Choose the pin list first.
[12/09 23:31:27     39s] <CMD> setPinAssignMode -pinEditInBatch true
[12/09 23:31:27     39s] <CMD> editPin -use GROUND -pinWidth 0.14 -pinDepth 0.14 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Top -layer 4 -spreadType center -spacing 0.28 -pin {}
[12/09 23:31:27     39s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
[12/09 23:31:27     39s] <CMD> setPinAssignMode -pinEditInBatch false
[12/09 23:31:47     40s] <CMD> saveDesign eyeriss_top_fl.enc
[12/09 23:31:47     40s] #- Begin Save netlist data ... (date=12/09 23:31:47, mem=1337.9M)
[12/09 23:31:47     40s] Writing Binary DB to eyeriss_top_fl.enc.dat/eyeriss_top.v.bin ...
[12/09 23:31:48     40s] #- End Save netlist data ... (date=12/09 23:31:48, total cpu=0:00:00.2, real=0:00:01.0, peak res=589.4M, current mem=1851.9M)
[12/09 23:31:48     40s] #- Begin Save AAE data ... (date=12/09 23:31:48, mem=1851.9M)
[12/09 23:31:48     40s] Saving AAE Data ...
[12/09 23:31:48     40s] #- End Save AAE data ... (date=12/09 23:31:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=589.5M, current mem=1851.9M)
[12/09 23:31:48     40s] #- Begin Save clock tree data ... (date=12/09 23:31:48, mem=1851.9M)
[12/09 23:31:48     40s] #- End Save clock tree data ... (date=12/09 23:31:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=589.6M, current mem=1851.9M)
[12/09 23:31:48     40s] Saving preference file eyeriss_top_fl.enc.dat/gui.pref.tcl ...
[12/09 23:31:48     40s] Saving mode setting ...
[12/09 23:31:48     40s] Saving global file ...
[12/09 23:31:48     40s] #- Begin Save floorplan data ... (date=12/09 23:31:48, mem=1851.9M)
[12/09 23:31:48     40s] Saving floorplan file ...
[12/09 23:31:48     40s] #- End Save floorplan data ... (date=12/09 23:31:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=592.5M, current mem=1851.9M)
[12/09 23:31:48     40s] Saving Drc markers ...
[12/09 23:31:48     40s] ... No Drc file written since there is no markers found.
[12/09 23:31:48     40s] #- Begin Save placement data ... (date=12/09 23:31:48, mem=1851.9M)
[12/09 23:31:48     40s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/09 23:31:48     40s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1851.9M) ***
[12/09 23:31:48     40s] #- End Save placement data ... (date=12/09 23:31:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=595.5M, current mem=1851.9M)
[12/09 23:31:48     40s] #- Begin Save routing data ... (date=12/09 23:31:48, mem=1851.9M)
[12/09 23:31:48     40s] Saving route file ...
[12/09 23:31:49     40s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1851.9M) ***
[12/09 23:31:49     40s] #- End Save routing data ... (date=12/09 23:31:49, total cpu=0:00:00.2, real=0:00:01.0, peak res=595.8M, current mem=1851.9M)
[12/09 23:31:49     40s] Saving property file eyeriss_top_fl.enc.dat/eyeriss_top.prop
[12/09 23:31:49     40s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1851.9M) ***
[12/09 23:31:49     40s] #- Begin Save power constraints data ... (date=12/09 23:31:49, mem=1851.9M)
[12/09 23:31:49     40s] #- End Save power constraints data ... (date=12/09 23:31:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=597.9M, current mem=1851.9M)
[12/09 23:31:49     40s] No integration constraint in the design.
[12/09 23:31:49     40s] Generated self-contained design eyeriss_top_fl.enc.dat
[12/09 23:31:49     40s] *** Message Summary: 0 warning(s), 0 error(s)
[12/09 23:31:49     40s] 
[12/09 23:33:02     44s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow io -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 0 bottom 0 left 0 right 0} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/09 23:33:02     44s] #- Begin addRing (date=12/09 23:33:02, mem=1335.9M)
[12/09 23:33:02     44s] 
[12/09 23:33:02     44s] The power planner will calculate offsets from I/O rows.
[12/09 23:33:02     44s] Ring generation is complete.
[12/09 23:33:02     44s] vias are now being generated.
[12/09 23:33:02     44s] addRing created 8 wires.
[12/09 23:33:02     44s] ViaGen created 9 vias and deleted 0 via to avoid violation.
[12/09 23:33:02     44s] +--------+----------------+----------------+
[12/09 23:33:02     44s] |  Layer |     Created    |     Deleted    |
[12/09 23:33:02     44s] +--------+----------------+----------------+
[12/09 23:33:02     44s] | metal4 |        4       |       NA       |
[12/09 23:33:02     44s] |  via4  |        9       |        0       |
[12/09 23:33:02     44s] | metal5 |        4       |       NA       |
[12/09 23:33:02     44s] +--------+----------------+----------------+
[12/09 23:33:02     44s] #- End addRing (date=12/09 23:33:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=599.7M, current mem=1335.9M)
[12/09 23:33:11     44s] <CMD> addStripe -block_ring_top_layer_limit metal5 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal3 -set_to_set_distance 5 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal5 -spacing 1 -xleft_offset 1 -merge_stripes_value 0.095 -layer metal4 -block_ring_bottom_layer_limit metal3 -width 1 -nets {VSS VDD } -stacked_via_bottom_layer metal1
[12/09 23:33:11     44s] #- Begin addStripe (date=12/09 23:33:11, mem=1335.9M)
[12/09 23:33:11     44s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[12/09 23:33:11     44s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[12/09 23:33:11     44s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[12/09 23:33:11     44s] 
[12/09 23:33:11     44s] Starting stripe generation ...
[12/09 23:33:11     44s] Non-Default setAddStripeOption Settings :
[12/09 23:33:11     44s]   NONE
[12/09 23:33:11     44s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 3.590 0.000 3.590 895.000 with width 1.000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/09 23:33:11     44s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 893.590 0.000 893.590 895.000 with width 1.000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/09 23:33:11     44s] Stripe generation is complete.
[12/09 23:33:11     44s] vias are now being generated.
[12/09 23:33:11     44s] addStripe created 355 wires.
[12/09 23:33:11     44s] ViaGen created 710 vias and deleted 1 via to avoid violation.
[12/09 23:33:11     44s] +--------+----------------+----------------+
[12/09 23:33:11     44s] |  Layer |     Created    |     Deleted    |
[12/09 23:33:11     44s] +--------+----------------+----------------+
[12/09 23:33:11     44s] | metal4 |       355      |       NA       |
[12/09 23:33:11     44s] |  via4  |       710      |        1       |
[12/09 23:33:11     44s] +--------+----------------+----------------+
[12/09 23:33:11     44s] #- End addStripe (date=12/09 23:33:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=602.0M, current mem=1335.9M)
[12/09 23:33:33     45s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 10 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 10 -crossoverViaTopLayer 10 -targetViaBottomLayer 1 -nets { VDD VSS }
[12/09 23:33:33     45s] #- Begin sroute (date=12/09 23:33:33, mem=1335.9M)
[12/09 23:33:33     45s] **WARN: (IMPSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
[12/09 23:33:33     45s] **WARN: (IMPSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[12/09 23:33:33     45s] **WARN: (IMPSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[12/09 23:33:33     45s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[12/09 23:33:33     45s] **WARN: (IMPSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[12/09 23:33:33     45s] *** Begin SPECIAL ROUTE on Tue Dec  9 23:33:33 2025 ***
[12/09 23:33:33     45s] SPECIAL ROUTE ran on directory: /home/mwp8699/ce493_project/backend
[12/09 23:33:33     45s] SPECIAL ROUTE ran on machine: joker.ece.northwestern.edu (Linux 4.18.0-553.89.1.el8_10.x86_64 x86_64 3.86Ghz)
[12/09 23:33:33     45s] 
[12/09 23:33:33     45s] Begin option processing ...
[12/09 23:33:33     45s] srouteConnectPowerBump set to false
[12/09 23:33:33     45s] routeSelectNet set to "VDD VSS"
[12/09 23:33:33     45s] routeSpecial set to true
[12/09 23:33:33     45s] srouteBlockPin set to "useLef"
[12/09 23:33:33     45s] srouteBottomLayerLimit set to 1
[12/09 23:33:33     45s] srouteBottomTargetLayerLimit set to 1
[12/09 23:33:33     45s] srouteConnectConverterPin set to false
[12/09 23:33:33     45s] srouteCrossoverViaBottomLayer set to 1
[12/09 23:33:33     45s] srouteCrossoverViaTopLayer set to 10
[12/09 23:33:33     45s] srouteFollowCorePinEnd set to 3
[12/09 23:33:33     45s] srouteJogControl set to "preferWithChanges differentLayer"
[12/09 23:33:33     45s] srouteLevelShifterMaxGap set to 1
[12/09 23:33:33     45s] sroutePadPinAllPorts set to true
[12/09 23:33:33     45s] sroutePreserveExistingRoutes set to true
[12/09 23:33:33     45s] srouteRoutePowerBarPortOnBothDir set to true
[12/09 23:33:33     45s] srouteStopBlockPin set to "nearestTarget"
[12/09 23:33:33     45s] srouteTopLayerLimit set to 10
[12/09 23:33:33     45s] srouteTopTargetLayerLimit set to 10
[12/09 23:33:33     45s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2045.00 megs.
[12/09 23:33:33     45s] 
[12/09 23:33:33     45s] Reading DB technology information...
[12/09 23:33:33     45s] Finished reading DB technology information.
[12/09 23:33:33     45s] Reading floorplan and netlist information...
[12/09 23:33:33     45s] Finished reading floorplan and netlist information.
[12/09 23:33:33     45s] Read in 20 layers, 10 routing layers, 1 overlap layer
[12/09 23:33:33     45s] Read in 134 macros, 76 used
[12/09 23:33:33     45s] Read in 76 components
[12/09 23:33:33     45s]   76 core components: 76 unplaced, 0 placed, 0 fixed
[12/09 23:33:33     45s] Read in 339 physical pins
[12/09 23:33:33     45s]   339 physical pins: 0 unplaced, 161 placed, 178 fixed
[12/09 23:33:33     45s] Read in 162 nets
[12/09 23:33:33     45s] Read in 2 special nets, 2 routed
[12/09 23:33:33     45s] Read in 491 terminals
[12/09 23:33:33     45s] 2 nets selected.
[12/09 23:33:33     45s] 
[12/09 23:33:33     45s] Begin power routing ...
[12/09 23:33:33     45s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[12/09 23:33:33     45s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/09 23:33:33     45s] Type 'man IMPSR-1256' for more detail.
[12/09 23:33:33     45s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/09 23:33:33     45s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[12/09 23:33:33     45s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/09 23:33:33     45s] Type 'man IMPSR-1256' for more detail.
[12/09 23:33:33     45s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/09 23:33:37     49s] CPU time for FollowPin 3 seconds
[12/09 23:33:42     54s] CPU time for FollowPin 4 seconds
[12/09 23:33:43     55s]   Number of IO ports routed: 0
[12/09 23:33:43     55s]   Number of Block ports routed: 0
[12/09 23:33:43     55s]   Number of Stripe ports routed: 0
[12/09 23:33:43     55s]   Number of Core ports routed: 638
[12/09 23:33:43     55s]   Number of Pad ports routed: 0
[12/09 23:33:43     55s]   Number of Power Bump ports routed: 0
[12/09 23:33:43     55s]   Number of Followpin connections: 638
[12/09 23:33:43     55s] End power routing: cpu: 0:00:09, real: 0:00:10, peak: 2045.00 megs.
[12/09 23:33:43     55s] 
[12/09 23:33:43     55s] 
[12/09 23:33:43     55s] 
[12/09 23:33:43     55s]  Begin updating DB with routing results ...
[12/09 23:33:43     55s]  Updating DB with 37 via definition ...
[12/09 23:33:43     55s]  Updating DB with 339 io pins ...Extracting standard cell pins and blockage ...... 
[12/09 23:33:43     55s] Pin and blockage extraction finished
[12/09 23:33:43     55s] 
[12/09 23:33:43     55s] sroute created 1276 wires.
[12/09 23:33:43     55s] ViaGen created 343563 vias and deleted 0 via to avoid violation.
[12/09 23:33:43     55s] +--------+----------------+----------------+
[12/09 23:33:43     55s] |  Layer |     Created    |     Deleted    |
[12/09 23:33:43     55s] +--------+----------------+----------------+
[12/09 23:33:43     55s] | metal1 |      1276      |       NA       |
[12/09 23:33:43     55s] |  via1  |     114521     |        0       |
[12/09 23:33:43     55s] |  via2  |     114521     |        0       |
[12/09 23:33:43     55s] |  via3  |     114521     |        0       |
[12/09 23:33:43     55s] +--------+----------------+----------------+
[12/09 23:33:43     55s] #- End sroute (date=12/09 23:33:43, total cpu=0:00:10.0, real=0:00:10.0, peak res=727.4M, current mem=1335.9M)
[12/09 23:34:06     56s] <CMD> saveDesign eyeriss_top_power.enc
[12/09 23:34:06     56s] #- Begin Save netlist data ... (date=12/09 23:34:06, mem=1335.9M)
[12/09 23:34:06     56s] Writing Binary DB to eyeriss_top_power.enc.dat/eyeriss_top.v.bin ...
[12/09 23:34:06     56s] #- End Save netlist data ... (date=12/09 23:34:06, total cpu=0:00:00.2, real=0:00:00.0, peak res=745.4M, current mem=1849.9M)
[12/09 23:34:06     56s] #- Begin Save AAE data ... (date=12/09 23:34:06, mem=1849.9M)
[12/09 23:34:06     56s] Saving AAE Data ...
[12/09 23:34:06     56s] #- End Save AAE data ... (date=12/09 23:34:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.4M, current mem=1849.9M)
[12/09 23:34:06     56s] #- Begin Save clock tree data ... (date=12/09 23:34:06, mem=1849.9M)
[12/09 23:34:06     56s] #- End Save clock tree data ... (date=12/09 23:34:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.4M, current mem=1849.9M)
[12/09 23:34:06     56s] Saving preference file eyeriss_top_power.enc.dat/gui.pref.tcl ...
[12/09 23:34:06     56s] Saving mode setting ...
[12/09 23:34:06     56s] Saving global file ...
[12/09 23:34:06     56s] #- Begin Save floorplan data ... (date=12/09 23:34:06, mem=1849.9M)
[12/09 23:34:06     56s] Saving floorplan file ...
[12/09 23:34:07     57s] #- End Save floorplan data ... (date=12/09 23:34:07, total cpu=0:00:00.5, real=0:00:01.0, peak res=745.4M, current mem=1849.9M)
[12/09 23:34:07     57s] Saving Drc markers ...
[12/09 23:34:07     57s] ... No Drc file written since there is no markers found.
[12/09 23:34:07     57s] #- Begin Save placement data ... (date=12/09 23:34:07, mem=1849.9M)
[12/09 23:34:07     57s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/09 23:34:07     57s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1849.9M) ***
[12/09 23:34:07     57s] #- End Save placement data ... (date=12/09 23:34:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.6M, current mem=1849.9M)
[12/09 23:34:07     57s] #- Begin Save routing data ... (date=12/09 23:34:07, mem=1849.9M)
[12/09 23:34:07     57s] Saving route file ...
[12/09 23:34:07     57s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1849.9M) ***
[12/09 23:34:07     57s] #- End Save routing data ... (date=12/09 23:34:07, total cpu=0:00:00.2, real=0:00:00.0, peak res=747.6M, current mem=1849.9M)
[12/09 23:34:07     57s] Saving property file eyeriss_top_power.enc.dat/eyeriss_top.prop
[12/09 23:34:07     57s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1849.9M) ***
[12/09 23:34:07     57s] #- Begin Save power constraints data ... (date=12/09 23:34:07, mem=1849.9M)
[12/09 23:34:07     57s] #- End Save power constraints data ... (date=12/09 23:34:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.6M, current mem=1849.9M)
[12/09 23:34:07     57s] No integration constraint in the design.
[12/09 23:34:08     57s] Generated self-contained design eyeriss_top_power.enc.dat
[12/09 23:34:08     57s] *** Message Summary: 0 warning(s), 0 error(s)
[12/09 23:34:08     57s] 
[12/09 23:34:54     59s] <CMD> editPowerVia -skip_via_on_pin Standardcell -bottom_layer metal1 -add_vias 1 -top_layer metal8
[12/09 23:34:54     59s] #- Begin editPowerVia (date=12/09 23:34:54, mem=1328.7M)
[12/09 23:34:54     59s] 
[12/09 23:34:54     59s] The editPowerVia process is running on the entire design.
[12/09 23:34:54     59s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (2.09, 2.02) (895.85, 2.18)
[12/09 23:34:58     63s] ViaGen created 0 via and deleted 0 via to avoid violation.
[12/09 23:34:58     63s] #- End editPowerVia (date=12/09 23:34:58, total cpu=0:00:03.8, real=0:00:04.0, peak res=665.7M, current mem=1328.7M)
[12/09 23:35:16     64s] <CMD> saveDesign eyeriss_top_power.enc
[12/09 23:35:16     64s] #- Begin Save netlist data ... (date=12/09 23:35:16, mem=1328.7M)
[12/09 23:35:16     64s] Writing Binary DB to eyeriss_top_power.enc.dat.tmp/eyeriss_top.v.bin ...
[12/09 23:35:17     64s] #- End Save netlist data ... (date=12/09 23:35:17, total cpu=0:00:00.2, real=0:00:01.0, peak res=681.7M, current mem=1842.7M)
[12/09 23:35:17     64s] #- Begin Save AAE data ... (date=12/09 23:35:17, mem=1842.7M)
[12/09 23:35:17     64s] Saving AAE Data ...
[12/09 23:35:17     64s] #- End Save AAE data ... (date=12/09 23:35:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=681.7M, current mem=1842.7M)
[12/09 23:35:17     64s] #- Begin Save clock tree data ... (date=12/09 23:35:17, mem=1842.7M)
[12/09 23:35:17     64s] #- End Save clock tree data ... (date=12/09 23:35:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=681.7M, current mem=1842.7M)
[12/09 23:35:17     64s] Saving preference file eyeriss_top_power.enc.dat.tmp/gui.pref.tcl ...
[12/09 23:35:17     64s] Saving mode setting ...
[12/09 23:35:17     64s] Saving global file ...
[12/09 23:35:17     64s] #- Begin Save floorplan data ... (date=12/09 23:35:17, mem=1842.7M)
[12/09 23:35:17     64s] Saving floorplan file ...
[12/09 23:35:18     64s] #- End Save floorplan data ... (date=12/09 23:35:18, total cpu=0:00:00.5, real=0:00:01.0, peak res=685.5M, current mem=1842.7M)
[12/09 23:35:18     64s] Saving Drc markers ...
[12/09 23:35:18     64s] ... No Drc file written since there is no markers found.
[12/09 23:35:18     64s] #- Begin Save placement data ... (date=12/09 23:35:18, mem=1842.7M)
[12/09 23:35:18     64s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/09 23:35:18     64s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1842.7M) ***
[12/09 23:35:18     64s] #- End Save placement data ... (date=12/09 23:35:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=686.7M, current mem=1842.7M)
[12/09 23:35:18     64s] #- Begin Save routing data ... (date=12/09 23:35:18, mem=1842.7M)
[12/09 23:35:18     64s] Saving route file ...
[12/09 23:35:18     65s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1842.7M) ***
[12/09 23:35:18     65s] #- End Save routing data ... (date=12/09 23:35:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=687.1M, current mem=1842.7M)
[12/09 23:35:18     65s] Saving property file eyeriss_top_power.enc.dat.tmp/eyeriss_top.prop
[12/09 23:35:18     65s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1842.7M) ***
[12/09 23:35:18     65s] #- Begin Save power constraints data ... (date=12/09 23:35:18, mem=1842.7M)
[12/09 23:35:18     65s] #- End Save power constraints data ... (date=12/09 23:35:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=687.1M, current mem=1842.7M)
[12/09 23:35:18     65s] No integration constraint in the design.
[12/09 23:35:18     65s] Generated self-contained design eyeriss_top_power.enc.dat.tmp
[12/09 23:35:18     65s] *** Message Summary: 0 warning(s), 0 error(s)
[12/09 23:35:18     65s] 
[12/09 23:35:35     65s] <CMD> setEndCapMode -reset
[12/09 23:35:35     65s] <CMD> setEndCapMode -boundary_tap false
[12/09 23:35:35     65s] <CMD> setPlaceMode -reset
[12/09 23:35:35     65s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/09 23:35:38     66s] <CMD> setPlaceMode -fp false
[12/09 23:35:48     66s] <CMD> placeDesign
[12/09 23:35:49     67s] *** Starting placeDesign default flow ***
[12/09 23:35:49     67s] *** Start deleteBufferTree ***
[12/09 23:35:52     70s] Info: Detect buffers to remove automatically.
[12/09 23:35:52     70s] Analyzing netlist ...
[12/09 23:35:54     72s] Updating netlist
[12/09 23:35:54     72s] AAE DB initialization (MEM=1343.79 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/09 23:35:54     72s] siFlow : Timing analysis mode is single, using late cdB files
[12/09 23:35:54     72s] Start AAE Lib Loading. (MEM=1343.79)
[12/09 23:35:54     72s] End AAE Lib Loading. (MEM=1544.07 CPU=0:00:00.0 Real=0:00:00.0)
[12/09 23:35:55     72s] 
[12/09 23:35:55     73s] *summary: 10927 instances (buffers/inverters) removed
[12/09 23:35:55     73s] *** Finish deleteBufferTree (0:00:06.6) ***
[12/09 23:35:55     73s] **INFO: Enable pre-place timing setting for timing analysis
[12/09 23:35:55     73s] Set Using Default Delay Limit as 101.
[12/09 23:35:55     73s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/09 23:35:55     73s] Set Default Net Delay as 0 ps.
[12/09 23:35:55     73s] Set Default Net Load as 0 pF. 
[12/09 23:35:55     73s] **INFO: Analyzing IO path groups for slack adjustment
[12/09 23:35:58     75s] Effort level <high> specified for reg2reg_tmp.2739594 path_group
[12/09 23:35:58     76s] #################################################################################
[12/09 23:35:58     76s] # Design Stage: PreRoute
[12/09 23:35:58     76s] # Design Name: eyeriss_top
[12/09 23:35:58     76s] # Design Mode: 45nm
[12/09 23:35:58     76s] # Analysis Mode: MMMC Non-OCV 
[12/09 23:35:58     76s] # Parasitics Mode: No SPEF/RCDB
[12/09 23:35:58     76s] # Signoff Settings: SI Off 
[12/09 23:35:58     76s] #################################################################################
[12/09 23:35:58     76s] Calculate delays in Single mode...
[12/09 23:35:59     76s] Topological Sorting (REAL = 0:00:01.0, MEM = 1585.9M, InitMEM = 1571.3M)
[12/09 23:35:59     77s] End AAE Lib Interpolated Model. (MEM=1605 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 23:36:12     90s] Total number of fetched objects 218752
[12/09 23:36:13     91s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/09 23:36:13     91s] End delay calculation. (MEM=1882.63 CPU=0:00:13.9 REAL=0:00:14.0)
[12/09 23:36:13     91s] *** CDM Built up (cpu=0:00:15.2  real=0:00:15.0  mem= 1882.6M) ***
[12/09 23:36:20     98s] **INFO: Disable pre-place timing setting for timing analysis
[12/09 23:36:21     99s] Set Using Default Delay Limit as 1000.
[12/09 23:36:21     99s] Set Default Net Delay as 1000 ps.
[12/09 23:36:21     99s] Set Default Net Load as 0.5 pF. 
[12/09 23:36:21     99s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/09 23:36:21     99s] Deleted 0 physical inst  (cell - / prefix -).
[12/09 23:36:21     99s] *** Starting "NanoPlace(TM) placement v#3 (mem=1865.5M)" ...
[12/09 23:36:21     99s] *** Build Buffered Sizing Timing Model
[12/09 23:36:21     99s] (cpu=0:00:00.3 mem=1865.5M) ***
[12/09 23:36:21     99s] *** Build Virtual Sizing Timing Model
[12/09 23:36:21     99s] (cpu=0:00:00.3 mem=1865.5M) ***
[12/09 23:36:21     99s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/09 23:36:21     99s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/09 23:36:21     99s] Define the scan chains before using this option.
[12/09 23:36:21     99s] Type 'man IMPSP-9042' for more detail.
[12/09 23:36:21     99s] #spOpts: N=45 
[12/09 23:36:21     99s] #std cell=156134 (0 fixed + 156134 movable) #block=0 (0 floating + 0 preplaced)
[12/09 23:36:21     99s] #ioInst=0 #net=158652 #term=664152 #term/net=4.19, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=160
[12/09 23:36:21     99s] stdCell: 156134 single + 0 double + 0 multi
[12/09 23:36:21     99s] Total standard cell length = 352.3597 (mm), area = 0.4933 (mm^2)
[12/09 23:36:21     99s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/09 23:36:22     99s] Estimated cell power/ground rail width = 0.197 um
[12/09 23:36:22     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/09 23:36:22    100s] Apply auto density screen in pre-place stage.
[12/09 23:36:22    100s] Auto density screen increases utilization from 0.619 to 0.619
[12/09 23:36:22    100s] Auto density screen runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1865.5M
[12/09 23:36:22    100s] Average module density = 0.619.
[12/09 23:36:22    100s] Density for the design = 0.619.
[12/09 23:36:22    100s]        = stdcell_area 1854525 sites (493304 um^2) / alloc_area 2995582 sites (796825 um^2).
[12/09 23:36:22    100s] Pin Density = 0.2216.
[12/09 23:36:22    100s]             = total # of pins 664152 / total area 2996448.
[12/09 23:36:23    100s] Initial padding reaches pin density 0.438 for top
[12/09 23:36:23    100s] Initial padding increases density from 0.619 to 0.785 for top
[12/09 23:36:23    100s] === lastAutoLevel = 11 
[12/09 23:36:23    100s] === macro end level: 6 ===
[12/09 23:36:36    113s] Clock gating cells determined by native netlist tracing.
[12/09 23:36:43    119s] Iteration  1: Total net bbox = 1.855e+05 (1.81e+05 4.11e+03)
[12/09 23:36:43    119s]               Est.  stn bbox = 2.200e+05 (2.15e+05 4.53e+03)
[12/09 23:36:43    119s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1946.6M
[12/09 23:36:43    120s] Iteration  2: Total net bbox = 1.855e+05 (1.81e+05 4.11e+03)
[12/09 23:36:43    120s]               Est.  stn bbox = 2.200e+05 (2.15e+05 4.53e+03)
[12/09 23:36:43    120s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1946.6M
[12/09 23:36:43    120s] exp_mt_sequential is set from setPlaceMode option to 1
[12/09 23:36:43    120s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/09 23:36:43    120s] place_exp_mt_interval set to default 32
[12/09 23:36:43    120s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/09 23:36:47    123s] Iteration  3: Total net bbox = 1.747e+05 (1.69e+05 5.21e+03)
[12/09 23:36:47    123s]               Est.  stn bbox = 2.389e+05 (2.32e+05 6.79e+03)
[12/09 23:36:47    123s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 1962.6M
[12/09 23:36:47    123s] Total number of setup views is 1.
[12/09 23:36:47    123s] Total number of active setup views is 1.
[12/09 23:36:47    123s] Active setup views:
[12/09 23:36:47    123s]     an
[12/09 23:37:14    150s] Iteration  4: Total net bbox = 7.117e+05 (4.13e+05 2.99e+05)
[12/09 23:37:15    150s]               Est.  stn bbox = 9.615e+05 (5.48e+05 4.13e+05)
[12/09 23:37:15    150s]               cpu = 0:00:26.5 real = 0:00:28.0 mem = 1962.6M
[12/09 23:37:39    173s] Iteration  5: Total net bbox = 1.063e+06 (5.57e+05 5.06e+05)
[12/09 23:37:39    173s]               Est.  stn bbox = 1.454e+06 (7.57e+05 6.97e+05)
[12/09 23:37:39    173s]               cpu = 0:00:23.0 real = 0:00:24.0 mem = 1962.6M
[12/09 23:38:09    202s] Iteration  6: Total net bbox = 1.308e+06 (6.79e+05 6.29e+05)
[12/09 23:38:09    202s]               Est.  stn bbox = 1.836e+06 (9.50e+05 8.86e+05)
[12/09 23:38:09    202s]               cpu = 0:00:28.6 real = 0:00:29.0 mem = 2025.6M
[12/09 23:38:10    203s] Iteration  7: Total net bbox = 1.487e+06 (8.44e+05 6.43e+05)
[12/09 23:38:10    203s]               Est.  stn bbox = 2.022e+06 (1.12e+06 9.03e+05)
[12/09 23:38:10    203s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2009.6M
[12/09 23:38:30    223s] nrCritNet: 5.00% ( 7930 / 158652 ) cutoffSlk: -105.0ps stdDelay: 7.8ps
[12/09 23:38:47    240s] nrCritNet: 1.99% ( 3159 / 158652 ) cutoffSlk: -94.7ps stdDelay: 7.8ps
[12/09 23:38:47    240s] Iteration  8: Total net bbox = 1.495e+06 (8.46e+05 6.49e+05)
[12/09 23:38:47    240s]               Est.  stn bbox = 2.028e+06 (1.12e+06 9.07e+05)
[12/09 23:38:47    240s]               cpu = 0:00:37.5 real = 0:00:37.0 mem = 2009.6M
[12/09 23:39:35    286s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/09 23:39:35    286s] enableMT= 3
[12/09 23:39:35    286s] useHNameCompare= 3 (lazy mode)
[12/09 23:39:35    286s] doMTMainInit= 1
[12/09 23:39:35    286s] doMTFlushLazyWireDelete= 1
[12/09 23:39:35    286s] useFastLRoute= 0
[12/09 23:39:35    286s] useFastCRoute= 1
[12/09 23:39:35    286s] doMTNetInitAdjWires= 1
[12/09 23:39:35    286s] wireMPoolNoThreadCheck= 1
[12/09 23:39:35    286s] allMPoolNoThreadCheck= 1
[12/09 23:39:35    286s] doNotUseMPoolInCRoute= 1
[12/09 23:39:35    286s] doMTSprFixZeroViaCodes= 1
[12/09 23:39:35    286s] doMTDtrRoute1CleanupA= 1
[12/09 23:39:35    286s] doMTDtrRoute1CleanupB= 1
[12/09 23:39:35    286s] doMTWireLenCalc= 0
[12/09 23:39:35    286s] doSkipQALenRecalc= 1
[12/09 23:39:35    286s] doMTMainCleanup= 1
[12/09 23:39:35    286s] doMTMoveCellTermsToMSLayer= 1
[12/09 23:39:35    286s] doMTConvertWiresToNewViaCode= 1
[12/09 23:39:35    286s] doMTRemoveAntenna= 1
[12/09 23:39:35    286s] doMTCheckConnectivity= 1
[12/09 23:39:35    286s] enableRuntimeLog= 0
[12/09 23:39:36    286s] Congestion driven padding in post-place stage.
[12/09 23:39:36    287s] Congestion driven padding increases utilization from 0.785 to 0.785
[12/09 23:39:36    287s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 2023.9M
[12/09 23:39:37    288s] Global placement CDP skipped at cutLevel 9.
[12/09 23:39:37    288s] Iteration  9: Total net bbox = 1.751e+06 (9.44e+05 8.07e+05)
[12/09 23:39:37    288s]               Est.  stn bbox = 2.324e+06 (1.23e+06 1.09e+06)
[12/09 23:39:37    288s]               cpu = 0:00:47.5 real = 0:00:50.0 mem = 2023.9M
[12/09 23:39:59    309s] nrCritNet: 4.98% ( 7905 / 158652 ) cutoffSlk: -90.6ps stdDelay: 7.8ps
[12/09 23:40:18    328s] nrCritNet: 2.00% ( 3168 / 158652 ) cutoffSlk: -103.7ps stdDelay: 7.8ps
[12/09 23:40:19    328s] Iteration 10: Total net bbox = 1.751e+06 (9.44e+05 8.07e+05)
[12/09 23:40:19    328s]               Est.  stn bbox = 2.323e+06 (1.23e+06 1.09e+06)
[12/09 23:40:19    328s]               cpu = 0:00:40.0 real = 0:00:42.0 mem = 2023.9M
[12/09 23:41:12    377s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/09 23:41:13    378s] Congestion driven padding in post-place stage.
[12/09 23:41:13    378s] Congestion driven padding increases utilization from 0.785 to 0.785
[12/09 23:41:13    378s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 2031.1M
[12/09 23:41:14    379s] Global placement CDP skipped at cutLevel 11.
[12/09 23:41:14    379s] Iteration 11: Total net bbox = 1.880e+06 (1.02e+06 8.60e+05)
[12/09 23:41:14    379s]               Est.  stn bbox = 2.515e+06 (1.34e+06 1.18e+06)
[12/09 23:41:14    379s]               cpu = 0:00:51.4 real = 0:00:55.0 mem = 2031.1M
[12/09 23:41:35    399s] nrCritNet: 4.99% ( 7918 / 158652 ) cutoffSlk: -85.7ps stdDelay: 7.8ps
[12/09 23:41:52    416s] nrCritNet: 1.99% ( 3154 / 158652 ) cutoffSlk: -92.4ps stdDelay: 7.8ps
[12/09 23:41:52    416s] Iteration 12: Total net bbox = 1.883e+06 (1.02e+06 8.61e+05)
[12/09 23:41:52    416s]               Est.  stn bbox = 2.518e+06 (1.34e+06 1.18e+06)
[12/09 23:41:52    416s]               cpu = 0:00:37.3 real = 0:00:38.0 mem = 2031.1M
[12/09 23:42:38    461s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/09 23:42:39    462s] Congestion driven padding in post-place stage.
[12/09 23:42:40    463s] Congestion driven padding increases utilization from 0.785 to 0.785
[12/09 23:42:40    463s] Congestion driven padding runtime: cpu = 0:00:00.4 real = 0:00:01.0 mem = 2038.2M
[12/09 23:42:41    464s] Global placement CDP skipped at cutLevel 13.
[12/09 23:42:41    464s] Iteration 13: Total net bbox = 1.980e+06 (1.07e+06 9.09e+05)
[12/09 23:42:41    464s]               Est.  stn bbox = 2.644e+06 (1.40e+06 1.24e+06)
[12/09 23:42:41    464s]               cpu = 0:00:47.4 real = 0:00:49.0 mem = 2038.2M
[12/09 23:42:41    464s] Iteration 14: Total net bbox = 1.980e+06 (1.07e+06 9.09e+05)
[12/09 23:42:41    464s]               Est.  stn bbox = 2.644e+06 (1.40e+06 1.24e+06)
[12/09 23:42:41    464s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2038.2M
[12/09 23:43:44    522s] Iteration 15: Total net bbox = 2.119e+06 (1.12e+06 9.95e+05)
[12/09 23:43:44    522s]               Est.  stn bbox = 2.782e+06 (1.45e+06 1.33e+06)
[12/09 23:43:44    522s]               cpu = 0:00:58.1 real = 0:01:03 mem = 2117.0M
[12/09 23:43:45    522s] Iteration 16: Total net bbox = 2.119e+06 (1.12e+06 9.95e+05)
[12/09 23:43:45    522s]               Est.  stn bbox = 2.782e+06 (1.45e+06 1.33e+06)
[12/09 23:43:45    522s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2117.0M
[12/09 23:43:45    523s] Iteration 17: Total net bbox = 2.119e+06 (1.12e+06 9.95e+05)
[12/09 23:43:45    523s]               Est.  stn bbox = 2.782e+06 (1.45e+06 1.33e+06)
[12/09 23:43:45    523s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2117.0M
[12/09 23:43:45    523s] *** cost = 2.119e+06 (1.12e+06 9.95e+05) (cpu for global=0:06:49) real=0:07:09***
[12/09 23:43:45    523s] Info: 0 clock gating cells identified, 0 (on average) moved
[12/09 23:43:46    524s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:43:46    524s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:43:46    524s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:43:46    524s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:43:46    524s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:43:46    524s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:43:46    524s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:43:46    524s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:43:46    524s] **ERROR: (IMPTCM-48):	"BUF_X1" is not a legal option for command "set_driving_cell". Either the current option or an option prior to it is not specified correctly.
[12/09 23:43:48    525s] Solver runtime cpu: 0:04:27 real: 0:04:44
[12/09 23:43:48    525s] Core Placement runtime cpu: 0:04:44 real: 0:05:02
[12/09 23:43:48    525s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/09 23:43:48    525s] Type 'man IMPSP-9025' for more detail.
[12/09 23:43:48    525s] #spOpts: N=45 mergeVia=F 
[12/09 23:43:48    526s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/09 23:43:48    526s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/09 23:43:49    526s] *** Starting refinePlace (0:08:46 mem=1764.1M) ***
[12/09 23:43:49    526s] Total net bbox length = 2.119e+06 (1.123e+06 9.952e+05) (ext = 2.170e+04)
[12/09 23:43:49    526s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/09 23:43:49    526s] Starting refinePlace ...
[12/09 23:43:49    526s] default core: bins with density >  0.75 =  8.2 % ( 336 / 4096 )
[12/09 23:43:49    526s] Density distribution unevenness ratio = 8.735%
[12/09 23:43:52    529s]   Spread Effort: high, standalone mode, useDDP on.
[12/09 23:43:52    529s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:03.0, mem=1798.7MB) @(0:08:47 - 0:08:49).
[12/09 23:43:52    529s] Move report: preRPlace moves 156134 insts, mean move: 0.42 um, max move: 4.16 um
[12/09 23:43:52    529s] 	Max move on inst (buf_array_inst_genblk1[0].ifmap_fifo_inst_fifo_buf_reg[134][2]): (578.20, 628.98) --> (579.88, 626.50)
[12/09 23:43:52    529s] 	Length: 23 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: SDFF_X1
[12/09 23:43:52    529s] wireLenOptFixPriorityInst 0 inst fixed
[12/09 23:43:52    529s] Placement tweakage begins.
[12/09 23:43:53    530s] wire length = 3.163e+06
[12/09 23:44:14    550s] wire length = 3.087e+06
[12/09 23:44:14    551s] Placement tweakage ends.
[12/09 23:44:14    551s] Move report: tweak moves 30488 insts, mean move: 3.55 um, max move: 49.97 um
[12/09 23:44:14    551s] 	Max move on inst (buf_array_inst_genblk1[3].ifmap_fifo_inst/g48260): (295.07, 45.50) --> (345.04, 45.50)
[12/09 23:44:14    551s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:21.6, real=0:00:22.0, mem=2031.2MB) @(0:08:49 - 0:09:11).
[12/09 23:44:18    554s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/09 23:44:18    554s] [CPU] RefinePlace/Legalization (cpu=0:00:03.5, real=0:00:04.0, mem=2031.2MB) @(0:09:11 - 0:09:15).
[12/09 23:44:18    554s] Move report: Detail placement moves 156134 insts, mean move: 1.05 um, max move: 49.92 um
[12/09 23:44:18    554s] 	Max move on inst (buf_array_inst_genblk1[3].ifmap_fifo_inst/g48260): (295.16, 45.54) --> (345.04, 45.50)
[12/09 23:44:18    554s] 	Runtime: CPU: 0:00:27.9 REAL: 0:00:29.0 MEM: 2031.2MB
[12/09 23:44:18    554s] Statistics of distance of Instance movement in refine placement:
[12/09 23:44:18    554s]   maximum (X+Y) =        49.92 um
[12/09 23:44:18    554s]   inst (buf_array_inst_genblk1[3].ifmap_fifo_inst/g48260) with max move: (295.158, 45.542) -> (345.04, 45.5)
[12/09 23:44:18    554s]   mean    (X+Y) =         1.05 um
[12/09 23:44:18    554s] Total instances flipped for WireLenOpt: 11958
[12/09 23:44:18    554s] Summary Report:
[12/09 23:44:18    554s] Instances move: 156134 (out of 156134 movable)
[12/09 23:44:18    554s] Instances flipped: 0
[12/09 23:44:18    554s] Mean displacement: 1.05 um
[12/09 23:44:18    554s] Max displacement: 49.92 um (Instance: buf_array_inst_genblk1[3].ifmap_fifo_inst/g48260) (295.158, 45.542) -> (345.04, 45.5)
[12/09 23:44:18    554s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND4_X1
[12/09 23:44:18    554s] Total instances moved : 156134
[12/09 23:44:18    554s] Total net bbox length = 2.069e+06 (1.076e+06 9.935e+05) (ext = 2.167e+04)
[12/09 23:44:18    554s] Runtime: CPU: 0:00:28.1 REAL: 0:00:29.0 MEM: 2031.2MB
[12/09 23:44:18    554s] [CPU] RefinePlace/total (cpu=0:00:28.1, real=0:00:29.0, mem=2031.2MB) @(0:08:46 - 0:09:15).
[12/09 23:44:18    554s] *** Finished refinePlace (0:09:15 mem=2031.2M) ***
[12/09 23:44:18    554s] *** End of Placement (cpu=0:07:36, real=0:07:57, mem=2031.2M) ***
[12/09 23:44:18    554s] #spOpts: N=45 mergeVia=F 
[12/09 23:44:19    554s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/09 23:44:19    554s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/09 23:44:19    555s] default core: bins with density >  0.75 = 8.15 % ( 334 / 4096 )
[12/09 23:44:19    555s] Density distribution unevenness ratio = 8.723%
[12/09 23:44:19    555s] *** Free Virtual Timing Model ...(mem=2031.2M)
[12/09 23:44:19    555s] Starting congestion repair ...
[12/09 23:44:19    555s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/09 23:44:19    555s] Starting Early Global Route congestion estimation: mem = 2031.2M
[12/09 23:44:19    555s] (I)       Reading DB...
[12/09 23:44:20    556s] (I)       congestionReportName   : 
[12/09 23:44:20    556s] (I)       layerRangeFor2DCongestion : 
[12/09 23:44:20    556s] (I)       buildTerm2TermWires    : 1
[12/09 23:44:20    556s] (I)       doTrackAssignment      : 1
[12/09 23:44:20    556s] (I)       dumpBookshelfFiles     : 0
[12/09 23:44:20    556s] (I)       numThreads             : 1
[12/09 23:44:20    556s] (I)       bufferingAwareRouting  : false
[12/09 23:44:20    556s] [NR-eGR] honorMsvRouteConstraint: false
[12/09 23:44:20    556s] (I)       honorPin               : false
[12/09 23:44:20    556s] (I)       honorPinGuide          : true
[12/09 23:44:20    556s] (I)       honorPartition         : false
[12/09 23:44:20    556s] (I)       allowPartitionCrossover: false
[12/09 23:44:20    556s] (I)       honorSingleEntry       : true
[12/09 23:44:20    556s] (I)       honorSingleEntryStrong : true
[12/09 23:44:20    556s] (I)       handleViaSpacingRule   : false
[12/09 23:44:20    556s] (I)       handleEolSpacingRule   : false
[12/09 23:44:20    556s] (I)       PDConstraint           : none
[12/09 23:44:20    556s] (I)       expBetterNDRHandling   : false
[12/09 23:44:20    556s] [NR-eGR] honorClockSpecNDR      : 0
[12/09 23:44:20    556s] (I)       routingEffortLevel     : 3
[12/09 23:44:20    556s] (I)       effortLevel            : standard
[12/09 23:44:20    556s] [NR-eGR] minRouteLayer          : 2
[12/09 23:44:20    556s] [NR-eGR] maxRouteLayer          : 127
[12/09 23:44:20    556s] (I)       relaxedTopLayerCeiling : 127
[12/09 23:44:20    556s] (I)       relaxedBottomLayerFloor: 2
[12/09 23:44:20    556s] (I)       numRowsPerGCell        : 1
[12/09 23:44:20    556s] (I)       speedUpLargeDesign     : 0
[12/09 23:44:20    556s] (I)       multiThreadingTA       : 1
[12/09 23:44:20    556s] (I)       blkAwareLayerSwitching : 1
[12/09 23:44:20    556s] (I)       optimizationMode       : false
[12/09 23:44:20    556s] (I)       routeSecondPG          : false
[12/09 23:44:20    556s] (I)       scenicRatioForLayerRelax: 0.00
[12/09 23:44:20    556s] (I)       detourLimitForLayerRelax: 0.00
[12/09 23:44:20    556s] (I)       punchThroughDistance   : 500.00
[12/09 23:44:20    556s] (I)       scenicBound            : 1.15
[12/09 23:44:20    556s] (I)       maxScenicToAvoidBlk    : 100.00
[12/09 23:44:20    556s] (I)       source-to-sink ratio   : 0.00
[12/09 23:44:20    556s] (I)       targetCongestionRatioH : 1.00
[12/09 23:44:20    556s] (I)       targetCongestionRatioV : 1.00
[12/09 23:44:20    556s] (I)       layerCongestionRatio   : 0.70
[12/09 23:44:20    556s] (I)       m1CongestionRatio      : 0.10
[12/09 23:44:20    556s] (I)       m2m3CongestionRatio    : 0.70
[12/09 23:44:20    556s] (I)       localRouteEffort       : 1.00
[12/09 23:44:20    556s] (I)       numSitesBlockedByOneVia: 8.00
[12/09 23:44:20    556s] (I)       supplyScaleFactorH     : 1.00
[12/09 23:44:20    556s] (I)       supplyScaleFactorV     : 1.00
[12/09 23:44:20    556s] (I)       highlight3DOverflowFactor: 0.00
[12/09 23:44:20    556s] (I)       doubleCutViaModelingRatio: 0.00
[12/09 23:44:20    556s] (I)       routeVias              : 
[12/09 23:44:20    556s] (I)       readTROption           : true
[12/09 23:44:20    556s] (I)       extraSpacingFactor     : 1.00
[12/09 23:44:20    556s] [NR-eGR] numTracksPerClockWire  : 0
[12/09 23:44:20    556s] (I)       routeSelectedNetsOnly  : false
[12/09 23:44:20    556s] (I)       clkNetUseMaxDemand     : false
[12/09 23:44:20    556s] (I)       extraDemandForClocks   : 0
[12/09 23:44:20    556s] (I)       steinerRemoveLayers    : false
[12/09 23:44:20    556s] (I)       demoteLayerScenicScale : 1.00
[12/09 23:44:20    556s] (I)       nonpreferLayerCostScale : 1.00
[12/09 23:44:20    556s] (I)       spanningTreeRefinement : false
[12/09 23:44:20    556s] (I)       spanningTreeRefinementAlpha : -1.00
[12/09 23:44:20    556s] (I)       before initializing RouteDB syMemory usage = 2129.2 MB
[12/09 23:44:20    556s] (I)       starting read tracks
[12/09 23:44:20    556s] (I)       build grid graph
[12/09 23:44:20    556s] (I)       build grid graph start
[12/09 23:44:20    556s] [NR-eGR] Layer1 has no routable track
[12/09 23:44:20    556s] [NR-eGR] Layer2 has single uniform track structure
[12/09 23:44:20    556s] [NR-eGR] Layer3 has single uniform track structure
[12/09 23:44:20    556s] [NR-eGR] Layer4 has single uniform track structure
[12/09 23:44:20    556s] [NR-eGR] Layer5 has single uniform track structure
[12/09 23:44:20    556s] [NR-eGR] Layer6 has single uniform track structure
[12/09 23:44:20    556s] [NR-eGR] Layer7 has single uniform track structure
[12/09 23:44:20    556s] [NR-eGR] Layer8 has single uniform track structure
[12/09 23:44:20    556s] [NR-eGR] Layer9 has single uniform track structure
[12/09 23:44:20    556s] [NR-eGR] Layer10 has single uniform track structure
[12/09 23:44:20    556s] (I)       build grid graph end
[12/09 23:44:20    556s] (I)       numViaLayers=9
[12/09 23:44:20    556s] (I)       Reading via via1_8 for layer: 0 
[12/09 23:44:20    556s] (I)       Reading via via2_8 for layer: 1 
[12/09 23:44:20    556s] (I)       Reading via via3_2 for layer: 2 
[12/09 23:44:20    556s] (I)       Reading via via4_0 for layer: 3 
[12/09 23:44:20    556s] (I)       Reading via via5_0 for layer: 4 
[12/09 23:44:20    556s] (I)       Reading via via6_0 for layer: 5 
[12/09 23:44:20    556s] (I)       Reading via via7_0 for layer: 6 
[12/09 23:44:20    556s] (I)       Reading via via8_0 for layer: 7 
[12/09 23:44:20    556s] (I)       Reading via via9_0 for layer: 8 
[12/09 23:44:20    556s] (I)       end build via table
[12/09 23:44:20    556s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=574404 numBumpBlks=0 numBoundaryFakeBlks=0
[12/09 23:44:20    556s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/09 23:44:20    556s] (I)       readDataFromPlaceDB
[12/09 23:44:20    556s] (I)       Read net information..
[12/09 23:44:20    556s] [NR-eGR] Read numTotalNets=158652  numIgnoredNets=0
[12/09 23:44:20    556s] (I)       Read testcase time = 0.031 seconds
[12/09 23:44:20    556s] 
[12/09 23:44:20    556s] (I)       Reading via via1_4 for layer: 0 
[12/09 23:44:20    556s] (I)       Reading via via2_8 for layer: 1 
[12/09 23:44:20    556s] (I)       Reading via via3_2 for layer: 2 
[12/09 23:44:20    556s] (I)       Reading via via4_0 for layer: 3 
[12/09 23:44:20    556s] (I)       Reading via via5_0 for layer: 4 
[12/09 23:44:20    556s] (I)       Reading via via6_0 for layer: 5 
[12/09 23:44:20    556s] (I)       Reading via via7_0 for layer: 6 
[12/09 23:44:20    556s] (I)       Reading via via8_0 for layer: 7 
[12/09 23:44:20    556s] (I)       Reading via via9_0 for layer: 8 
[12/09 23:44:20    556s] (I)       build grid graph start
[12/09 23:44:20    556s] (I)       build grid graph end
[12/09 23:44:20    556s] (I)       Model blockage into capacity
[12/09 23:44:20    556s] (I)       Read numBlocks=574404  numPreroutedWires=0  numCapScreens=0
[12/09 23:44:20    556s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/09 23:44:20    556s] (I)       blocked area on Layer2 : 354674416200  (11.02%)
[12/09 23:44:20    556s] (I)       blocked area on Layer3 : 438311899200  (13.62%)
[12/09 23:44:20    556s] (I)       blocked area on Layer4 : 2452849344800  (76.22%)
[12/09 23:44:20    556s] (I)       blocked area on Layer5 : 27193974400  (0.85%)
[12/09 23:44:20    556s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/09 23:44:20    556s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/09 23:44:20    556s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/09 23:44:20    556s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/09 23:44:20    556s] (I)       blocked area on Layer10 : 0  (0.00%)
[12/09 23:44:20    556s] (I)       Modeling time = 0.113 seconds
[12/09 23:44:20    556s] 
[12/09 23:44:20    556s] (I)       Number of ignored nets = 0
[12/09 23:44:20    556s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/09 23:44:20    556s] (I)       Number of clock nets = 1.  Ignored: No
[12/09 23:44:20    556s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/09 23:44:20    556s] (I)       Number of special nets = 0.  Ignored: Yes
[12/09 23:44:20    556s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/09 23:44:20    556s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/09 23:44:20    556s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/09 23:44:20    556s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/09 23:44:20    556s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 23:44:20    556s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/09 23:44:20    556s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2155.8 MB
[12/09 23:44:20    556s] (I)       Ndr track 0 does not exist
[12/09 23:44:20    556s] (I)       Layer1  viaCost=200.00
[12/09 23:44:20    556s] (I)       Layer2  viaCost=200.00
[12/09 23:44:20    556s] (I)       Layer3  viaCost=100.00
[12/09 23:44:20    556s] (I)       Layer4  viaCost=100.00
[12/09 23:44:20    556s] (I)       Layer5  viaCost=100.00
[12/09 23:44:20    556s] (I)       Layer6  viaCost=100.00
[12/09 23:44:20    556s] (I)       Layer7  viaCost=100.00
[12/09 23:44:20    556s] (I)       Layer8  viaCost=100.00
[12/09 23:44:20    556s] (I)       Layer9  viaCost=100.00
[12/09 23:44:20    556s] (I)       ---------------------Grid Graph Info--------------------
[12/09 23:44:20    556s] (I)       routing area        :  (0, 0) - (1795880, 1792000)
[12/09 23:44:20    556s] (I)       core area           :  (4180, 4200) - (1791700, 1787800)
[12/09 23:44:20    556s] (I)       Site Width          :   380  (dbu)
[12/09 23:44:20    556s] (I)       Row Height          :  2800  (dbu)
[12/09 23:44:20    556s] (I)       GCell Width         :  2800  (dbu)
[12/09 23:44:20    556s] (I)       GCell Height        :  2800  (dbu)
[12/09 23:44:20    556s] (I)       grid                :   641   640    10
[12/09 23:44:20    556s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[12/09 23:44:20    556s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[12/09 23:44:20    556s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[12/09 23:44:20    556s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[12/09 23:44:20    556s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[12/09 23:44:20    556s] (I)       First Track Coord   :     0   190   140   450   420   450   980  1010  4340  4370
[12/09 23:44:20    556s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[12/09 23:44:20    556s] (I)       Total num of tracks :     0  4726  6400  3206  3200  3206  1066  1069   559   533
[12/09 23:44:20    556s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/09 23:44:20    556s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/09 23:44:20    556s] (I)       --------------------------------------------------------
[12/09 23:44:20    556s] 
[12/09 23:44:20    556s] [NR-eGR] ============ Routing rule table ============
[12/09 23:44:20    556s] [NR-eGR] Rule id 0. Nets 158652 
[12/09 23:44:20    556s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/09 23:44:20    556s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[12/09 23:44:20    556s] [NR-eGR] ========================================
[12/09 23:44:20    556s] [NR-eGR] 
[12/09 23:44:20    556s] (I)       After initializing earlyGlobalRoute syMemory usage = 2155.8 MB
[12/09 23:44:20    556s] (I)       Loading and dumping file time : 0.97 seconds
[12/09 23:44:20    556s] (I)       ============= Initialization =============
[12/09 23:44:20    556s] (I)       totalPins=664152  totalGlobalPin=661765 (99.64%)
[12/09 23:44:21    557s] (I)       total 2D Cap : 12970604 = (6805286 H, 6165318 V)
[12/09 23:44:21    557s] [NR-eGR] Layer group 1: route 158652 net(s) in layer range [2, 10]
[12/09 23:44:21    557s] (I)       ============  Phase 1a Route ============
[12/09 23:44:21    557s] (I)       Phase 1a runs 0.50 seconds
[12/09 23:44:21    557s] (I)       blkAvoiding Routing :  time=0.10  numBlkSegs=0
[12/09 23:44:21    557s] (I)       Usage: 2117908 = (1094526 H, 1023382 V) = (16.08% H, 16.60% V) = (1.532e+06um H, 1.433e+06um V)
[12/09 23:44:21    557s] (I)       
[12/09 23:44:21    557s] (I)       ============  Phase 1b Route ============
[12/09 23:44:22    557s] (I)       Phase 1b runs 0.13 seconds
[12/09 23:44:22    557s] (I)       Usage: 2118036 = (1094613 H, 1023423 V) = (16.08% H, 16.60% V) = (1.532e+06um H, 1.433e+06um V)
[12/09 23:44:22    557s] (I)       
[12/09 23:44:22    557s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.965250e+06um
[12/09 23:44:22    557s] (I)       ============  Phase 1c Route ============
[12/09 23:44:22    557s] (I)       Level2 Grid: 129 x 128
[12/09 23:44:22    557s] (I)       Phase 1c runs 0.06 seconds
[12/09 23:44:22    557s] (I)       Usage: 2118036 = (1094613 H, 1023423 V) = (16.08% H, 16.60% V) = (1.532e+06um H, 1.433e+06um V)
[12/09 23:44:22    557s] (I)       
[12/09 23:44:22    557s] (I)       ============  Phase 1d Route ============
[12/09 23:44:22    558s] (I)       Phase 1d runs 0.41 seconds
[12/09 23:44:22    558s] (I)       Usage: 2118063 = (1094630 H, 1023433 V) = (16.08% H, 16.60% V) = (1.532e+06um H, 1.433e+06um V)
[12/09 23:44:22    558s] (I)       
[12/09 23:44:22    558s] (I)       ============  Phase 1e Route ============
[12/09 23:44:22    558s] (I)       Phase 1e runs 0.00 seconds
[12/09 23:44:22    558s] (I)       Usage: 2118063 = (1094630 H, 1023433 V) = (16.08% H, 16.60% V) = (1.532e+06um H, 1.433e+06um V)
[12/09 23:44:22    558s] (I)       
[12/09 23:44:22    558s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.965288e+06um
[12/09 23:44:22    558s] [NR-eGR] 
[12/09 23:44:22    558s] (I)       ============  Phase 1l Route ============
[12/09 23:44:23    559s] (I)       Phase 1l runs 0.94 seconds
[12/09 23:44:23    559s] (I)       
[12/09 23:44:23    559s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/09 23:44:23    559s] (I)                      OverCon         OverCon         OverCon         OverCon            
[12/09 23:44:23    559s] (I)                       #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[12/09 23:44:23    559s] (I)       Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[12/09 23:44:23    559s] (I)       ---------------------------------------------------------------------------------
[12/09 23:44:23    559s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/09 23:44:23    559s] (I)       Layer2    4707( 1.15%)     538( 0.13%)      38( 0.01%)       1( 0.00%)   ( 1.29%) 
[12/09 23:44:23    559s] (I)       Layer3       7( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/09 23:44:23    559s] (I)       Layer4    8408( 2.71%)     112( 0.04%)       0( 0.00%)       0( 0.00%)   ( 2.74%) 
[12/09 23:44:23    559s] (I)       Layer5       9( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/09 23:44:23    559s] (I)       Layer6      11( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/09 23:44:23    559s] (I)       Layer7       2( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/09 23:44:23    559s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/09 23:44:23    559s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/09 23:44:23    559s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/09 23:44:23    559s] (I)       ---------------------------------------------------------------------------------
[12/09 23:44:23    559s] (I)       Total    13144( 0.38%)     650( 0.02%)      38( 0.00%)       1( 0.00%)   ( 0.40%) 
[12/09 23:44:23    559s] (I)       
[12/09 23:44:23    559s] (I)       Total Global Routing Runtime: 2.85 seconds
[12/09 23:44:23    559s] (I)       total 2D Cap : 13226782 = (6871098 H, 6355684 V)
[12/09 23:44:23    559s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/09 23:44:23    559s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/09 23:44:23    559s] Early Global Route congestion estimation runtime: 3.90 seconds, mem = 2155.8M
[12/09 23:44:24    559s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/09 23:44:24    559s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[12/09 23:44:24    559s] 
[12/09 23:44:24    559s] ** np local hotspot detection info verbose **
[12/09 23:44:24    559s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/09 23:44:24    559s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/09 23:44:24    559s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[12/09 23:44:24    559s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[12/09 23:44:24    559s] 
[12/09 23:44:24    559s] Skipped repairing congestion.
[12/09 23:44:24    559s] Starting Early Global Route wiring: mem = 2155.8M
[12/09 23:44:24    559s] (I)       ============= track Assignment ============
[12/09 23:44:24    559s] (I)       extract Global 3D Wires
[12/09 23:44:24    559s] (I)       Extract Global WL : time=0.04
[12/09 23:44:24    559s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[12/09 23:44:24    559s] (I)       Initialization real time=0.00 seconds
[12/09 23:44:26    561s] (I)       Kernel real time=2.21 seconds
[12/09 23:44:26    561s] (I)       End Greedy Track Assignment
[12/09 23:44:27    562s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 663992
[12/09 23:44:27    562s] [NR-eGR] Layer2(metal2)(V) length: 9.913305e+05um, number of vias: 1042976
[12/09 23:44:27    562s] [NR-eGR] Layer3(metal3)(H) length: 1.343144e+06um, number of vias: 203033
[12/09 23:44:27    562s] [NR-eGR] Layer4(metal4)(V) length: 1.812990e+05um, number of vias: 86180
[12/09 23:44:27    562s] [NR-eGR] Layer5(metal5)(H) length: 2.511506e+05um, number of vias: 83517
[12/09 23:44:27    562s] [NR-eGR] Layer6(metal6)(V) length: 3.561888e+05um, number of vias: 3147
[12/09 23:44:27    562s] [NR-eGR] Layer7(metal7)(H) length: 2.758707e+04um, number of vias: 1225
[12/09 23:44:27    562s] [NR-eGR] Layer8(metal8)(V) length: 2.789800e+04um, number of vias: 10
[12/09 23:44:27    562s] [NR-eGR] Layer9(metal9)(H) length: 4.200000e+00um, number of vias: 0
[12/09 23:44:27    562s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[12/09 23:44:27    562s] [NR-eGR] Total length: 3.178602e+06um, number of vias: 2084080
[12/09 23:44:27    563s] Early Global Route wiring runtime: 3.44 seconds, mem = 2282.8M
[12/09 23:44:27    563s] End of congRepair (cpu=0:00:07.4, real=0:00:08.0)
[12/09 23:44:27    563s] *** Finishing placeDesign default flow ***
[12/09 23:44:27    563s] **placeDesign ... cpu = 0: 8:17, real = 0: 8:39, mem = 2144.2M **
[12/09 23:44:27    563s] Command spTest is not supported.
[12/09 23:44:27    563s] 
[12/09 23:44:27    563s] *** Summary of all messages that are not suppressed in this session:
[12/09 23:44:27    563s] Severity  ID               Count  Summary                                  
[12/09 23:44:27    563s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/09 23:44:27    563s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/09 23:44:27    563s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/09 23:44:27    563s] ERROR     IMPTCM-48            9  "%s" is not a legal option for command "...
[12/09 23:44:27    563s] *** Message Summary: 3 warning(s), 9 error(s)
[12/09 23:44:27    563s] 
=======
[12/10 12:23:09      0s] 
[12/10 12:23:09      0s] Cadence Innovus(TM) Implementation System.
[12/10 12:23:09      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/10 12:23:09      0s] 
[12/10 12:23:09      0s] Version:	v16.20-p002_1, built Tue Nov 8 11:31:23 PST 2016
[12/10 12:23:09      0s] Options:	
[12/10 12:23:09      0s] Date:		Wed Dec 10 12:23:09 2025
[12/10 12:23:09      0s] Host:		joker.ece.northwestern.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
[12/10 12:23:09      0s] OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)
[12/10 12:23:09      0s] 
[12/10 12:23:09      0s] License:
[12/10 12:23:09      0s] 		invs	Innovus Implementation System	16.2	checkout succeeded
[12/10 12:23:09      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/10 12:23:15      4s] @(#)CDS: Innovus v16.20-p002_1 (64bit) 11/08/2016 11:31 (Linux 2.6.18-194.el5)
[12/10 12:23:15      4s] @(#)CDS: NanoRoute 16.20-p002_1 NR161103-1425/16_20-UB (database version 2.30, 354.6.1) {superthreading v1.34}
[12/10 12:23:15      4s] @(#)CDS: AAE 16.20-p004 (64bit) 11/08/2016 (Linux 2.6.18-194.el5)
[12/10 12:23:15      4s] @(#)CDS: CTE 16.20-p008_1 () Oct 29 2016 08:26:57 ( )
[12/10 12:23:15      4s] @(#)CDS: SYNTECH 16.20-p001_1 () Oct 27 2016 11:33:00 ( )
[12/10 12:23:15      4s] @(#)CDS: CPE v16.20-p011
[12/10 12:23:15      4s] @(#)CDS: IQRC/TQRC 15.2.5-s803 (64bit) Tue Sep 13 18:23:58 PDT 2016 (Linux 2.6.18-194.el5)
[12/10 12:23:15      4s] @(#)CDS: OA 22.50-p051 Thu Aug  4 00:05:16 2016
[12/10 12:23:15      4s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/10 12:23:15      4s] @(#)CDS: RCDB 11.8
[12/10 12:23:15      4s] --- Running on joker.ece.northwestern.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB) ---
[12/10 12:23:15      4s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB.

[12/10 12:23:16      5s] 
[12/10 12:23:16      5s] **INFO:  MMMC transition support version v31-84 
[12/10 12:23:16      5s] 
[12/10 12:23:16      5s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/10 12:23:16      5s] <CMD> suppressMessage ENCEXT-2799
[12/10 12:23:16      5s] <CMD> getDrawView
[12/10 12:23:16      5s] <CMD> loadWorkspace -name Physical
[12/10 12:23:16      5s] <CMD> win
[12/10 12:23:57      7s] <CMD> set init_gnd_net VSS
[12/10 12:23:57      7s] <CMD> set init_lef_file /vol/ece303/genus_tutorial/NangateOpenCellLibrary.lef
[12/10 12:23:57      7s] <CMD> set init_design_settop 0
[12/10 12:23:57      7s] <CMD> set init_verilog ../synth_3/eyeriss_top_syn.v
[12/10 12:23:57      7s] <CMD> set init_mmmc_file eyeriss_top.view
[12/10 12:23:57      7s] <CMD> set init_pwr_net VDD
[12/10 12:23:57      7s] <CMD> init_design
[12/10 12:23:57      7s] #- Begin Load MMMC data ... (date=12/10 12:23:57, mem=509.9M)
[12/10 12:23:57      7s] #- End Load MMMC data ... (date=12/10 12:23:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=58.4M, current mem=509.9M)
[12/10 12:23:57      7s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[12/10 12:23:57      7s] 
[12/10 12:23:57      7s] Loading LEF file /vol/ece303/genus_tutorial/NangateOpenCellLibrary.lef ...
[12/10 12:23:57      7s] Set DBUPerIGU to M2 pitch 380.
[12/10 12:23:57      7s] 
[12/10 12:23:57      7s] viaInitial starts at Wed Dec 10 12:23:57 2025
viaInitial ends at Wed Dec 10 12:23:57 2025
Loading view definition file from eyeriss_top.view
[12/10 12:23:57      7s] Reading lib timing library '/vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib' ...
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[12/10 12:23:57      7s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/10 12:23:57      7s] Read 134 cells in library 'NangateOpenCellLibrary' 
[12/10 12:23:57      7s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.12min, fe_real=0.80min, fe_mem=530.8M) ***
[12/10 12:23:57      7s] #- Begin Load netlist data ... (date=12/10 12:23:57, mem=530.8M)
[12/10 12:23:57      7s] *** Begin netlist parsing (mem=530.8M) ***
[12/10 12:23:57      7s] Created 134 new cells from 1 timing libraries.
[12/10 12:23:57      7s] Reading netlist ...
[12/10 12:23:57      7s] Backslashed names will retain backslash and a trailing blank character.
[12/10 12:23:58      7s] Reading verilog netlist '../synth_3/eyeriss_top_syn.v'
[12/10 12:23:58      8s] 
[12/10 12:23:58      8s] *** Memory Usage v#1 (Current mem = 653.816M, initial mem = 183.422M) ***
[12/10 12:23:58      8s] *** End netlist parsing (cpu=0:00:00.9, real=0:00:01.0, mem=653.8M) ***
[12/10 12:23:58      8s] #- End Load netlist data ... (date=12/10 12:23:58, total cpu=0:00:00.9, real=0:00:01.0, peak res=203.2M, current mem=653.8M)
[12/10 12:23:58      8s] Top level cell is eyeriss_top.
[12/10 12:23:58      8s] Hooked 134 DB cells to tlib cells.
[12/10 12:23:58      8s] Starting recursive module instantiation check.
[12/10 12:23:58      8s] No recursion found.
[12/10 12:23:58      8s] Building hierarchical netlist for Cell eyeriss_top ...
[12/10 12:23:58      8s] *** Netlist is unique.
[12/10 12:23:58      8s] ** info: there are 172 modules.
[12/10 12:23:58      8s] ** info: there are 166895 stdCell insts.
[12/10 12:23:58      8s] 
[12/10 12:23:58      8s] *** Memory Usage v#1 (Current mem = 798.980M, initial mem = 183.422M) ***
[12/10 12:23:59      8s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[12/10 12:23:59      8s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[12/10 12:23:59      8s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[12/10 12:23:59      8s] Set Default Net Delay as 1000 ps.
[12/10 12:23:59      8s] Set Default Net Load as 0.5 pF. 
[12/10 12:23:59      8s] Set Default Input Pin Transition as 0.1 ps.
[12/10 12:23:59      9s] Extraction setup Delayed 
[12/10 12:23:59      9s] *Info: initialize multi-corner CTS.
[12/10 12:23:59      9s] Reading timing constraints file '../eyeriss_top.sdc' ...
[12/10 12:23:59      9s] Current (total cpu=0:00:09.1, real=0:00:50.0, peak res=433.2M, current mem=910.8M)
[12/10 12:23:59      9s] INFO (CTE): Constraints read successfully.
[12/10 12:23:59      9s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=451.1M, current mem=930.0M)
[12/10 12:23:59      9s] Current (total cpu=0:00:09.2, real=0:00:50.0, peak res=451.1M, current mem=930.0M)
[12/10 12:23:59      9s] Summary for sequential cells identification: 
[12/10 12:23:59      9s] Identified SBFF number: 16
[12/10 12:23:59      9s] Identified MBFF number: 0
[12/10 12:23:59      9s] Identified SB Latch number: 0
[12/10 12:23:59      9s] Identified MB Latch number: 0
[12/10 12:23:59      9s] Not identified SBFF number: 0
[12/10 12:23:59      9s] Not identified MBFF number: 0
[12/10 12:23:59      9s] Not identified SB Latch number: 0
[12/10 12:23:59      9s] Not identified MB Latch number: 0
[12/10 12:23:59      9s] Number of sequential cells which are not FFs: 13
[12/10 12:23:59      9s] 
[12/10 12:23:59      9s] Total number of combinational cells: 99
[12/10 12:23:59      9s] Total number of sequential cells: 29
[12/10 12:23:59      9s] Total number of tristate cells: 6
[12/10 12:23:59      9s] Total number of level shifter cells: 0
[12/10 12:23:59      9s] Total number of power gating cells: 0
[12/10 12:23:59      9s] Total number of isolation cells: 0
[12/10 12:23:59      9s] Total number of power switch cells: 0
[12/10 12:23:59      9s] Total number of pulse generator cells: 0
[12/10 12:23:59      9s] Total number of always on buffers: 0
[12/10 12:23:59      9s] Total number of retention cells: 0
[12/10 12:23:59      9s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[12/10 12:23:59      9s] Total number of usable buffers: 9
[12/10 12:23:59      9s] List of unusable buffers:
[12/10 12:23:59      9s] Total number of unusable buffers: 0
[12/10 12:23:59      9s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[12/10 12:23:59      9s] Total number of usable inverters: 6
[12/10 12:23:59      9s] List of unusable inverters:
[12/10 12:23:59      9s] Total number of unusable inverters: 0
[12/10 12:23:59      9s] List of identified usable delay cells:
[12/10 12:23:59      9s] Total number of identified usable delay cells: 0
[12/10 12:23:59      9s] List of identified unusable delay cells:
[12/10 12:23:59      9s] Total number of identified unusable delay cells: 0
[12/10 12:23:59      9s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/10 12:23:59      9s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[12/10 12:23:59      9s] Extraction setup Started 
[12/10 12:23:59      9s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/10 12:23:59      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/10 12:23:59      9s] Type 'man IMPEXT-2773' for more detail.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/10 12:23:59      9s] Type 'man IMPEXT-2773' for more detail.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/10 12:23:59      9s] Type 'man IMPEXT-2773' for more detail.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/10 12:23:59      9s] Type 'man IMPEXT-2773' for more detail.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/10 12:23:59      9s] Type 'man IMPEXT-2773' for more detail.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/10 12:23:59      9s] Type 'man IMPEXT-2773' for more detail.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/10 12:23:59      9s] Type 'man IMPEXT-2773' for more detail.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/10 12:23:59      9s] Type 'man IMPEXT-2773' for more detail.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/10 12:23:59      9s] Type 'man IMPEXT-2773' for more detail.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/10 12:23:59      9s] Type 'man IMPEXT-2773' for more detail.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 12:23:59      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 12:23:59      9s] Summary of Active RC-Corners : 
[12/10 12:23:59      9s]  
[12/10 12:23:59      9s]  Analysis View: an
[12/10 12:23:59      9s]     RC-Corner Name        : rc
[12/10 12:23:59      9s]     RC-Corner Index       : 0
[12/10 12:23:59      9s]     RC-Corner Temperature : 25 Celsius
[12/10 12:23:59      9s]     RC-Corner Cap Table   : ''
[12/10 12:23:59      9s]     RC-Corner PreRoute Res Factor         : 1
[12/10 12:23:59      9s]     RC-Corner PreRoute Cap Factor         : 1
[12/10 12:23:59      9s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/10 12:23:59      9s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/10 12:23:59      9s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/10 12:23:59      9s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/10 12:23:59      9s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/10 12:23:59      9s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/10 12:23:59      9s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/10 12:23:59      9s] 
[12/10 12:23:59      9s] *** Summary of all messages that are not suppressed in this session:
[12/10 12:23:59      9s] Severity  ID               Count  Summary                                  
[12/10 12:23:59      9s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[12/10 12:23:59      9s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[12/10 12:23:59      9s] *** Message Summary: 20 warning(s), 0 error(s)
[12/10 12:23:59      9s] 
[12/10 12:26:09     14s] <CMD> setDesignMode -process 45
[12/10 12:26:09     14s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[12/10 12:26:09     14s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[12/10 12:26:09     14s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[12/10 12:26:09     14s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[12/10 12:26:09     14s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[12/10 12:26:09     14s] Updating process node dependent CCOpt properties for the 45nm process node.
[12/10 12:26:09     14s] <CMD> fit
[12/10 12:26:09     14s] <CMD> setDrawView fplan
[12/10 12:26:09     14s] <CMD> getIoFlowFlag
[12/10 12:26:09     14s] <CMD> floorPlan -r 1.0 0.63 2 2 2 2
[12/10 12:26:09     14s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[12/10 12:26:09     14s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[12/10 12:26:09     14s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[12/10 12:26:09     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/10 12:26:09     14s] <CMD> uiSetTool select
[12/10 12:26:09     14s] <CMD> getIoFlowFlag
[12/10 12:26:09     14s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[12/10 12:26:09     14s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[12/10 12:26:09     14s] <CMD> globalNetConnect VDD -type tiehi
[12/10 12:26:09     14s] <CMD> globalNetConnect VSS -type tielo
[12/10 12:26:19     15s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:26:42     16s] <CMD> fit
[12/10 12:27:08     17s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:27:08     17s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 0.42 -pin {clk_i {ifmap_data_i[0]} {ifmap_data_i[1]} {ifmap_data_i[2]} {ifmap_data_i[3]} {ifmap_data_i[4]} {ifmap_data_i[5]} {ifmap_data_i[6]} {ifmap_data_i[7]} {ifmap_data_i[8]} {ifmap_data_i[9]} {ifmap_data_i[10]} {ifmap_data_i[11]} {ifmap_data_i[12]} {ifmap_data_i[13]} {ifmap_data_i[14]} {ifmap_data_i[15]} {ifmap_wr_addr_i[0]} {ifmap_wr_addr_i[1]} {ifmap_wr_addr_i[2]} {ifmap_wr_addr_i[3]} {ifmap_wr_addr_i[4]} {ifmap_wr_addr_i[5]} {ifmap_wr_addr_i[6]} {ifmap_wr_addr_i[7]} {ifmap_wr_addr_i[8]} {ifmap_wr_addr_i[9]} ifmap_wr_en_i}
[12/10 12:27:08     17s] Successfully spread [28] pins.
[12/10 12:27:08     17s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1340.8M).
[12/10 12:27:08     17s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:27:17     17s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:27:42     18s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:27:42     18s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 0.42 -pin {{psum_rd_en_i[0]} {psum_rd_en_i[1]} {psum_rd_en_i[2]} {psum_rd_en_i[3]} {psum_rd_en_i[4]} {psum_rd_en_i[5]} rst_i start_i}
[12/10 12:27:42     18s] Successfully spread [8] pins.
[12/10 12:27:42     18s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1340.8M).
[12/10 12:27:42     18s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:27:48     18s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:27:59     19s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:27:59     19s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 0.42 -pin {{weight_data_i[0]} {weight_data_i[1]} {weight_data_i[2]} {weight_data_i[3]} {weight_data_i[4]} {weight_data_i[5]} {weight_data_i[6]} {weight_data_i[7]} {weight_data_i[8]} {weight_data_i[9]} {weight_data_i[10]} {weight_data_i[11]} {weight_data_i[12]} {weight_data_i[13]} {weight_data_i[14]} {weight_data_i[15]} {weight_wr_addr_i[0]} {weight_wr_addr_i[1]} {weight_wr_addr_i[2]} {weight_wr_addr_i[3]} {weight_wr_addr_i[4]} weight_wr_en_i}
[12/10 12:27:59     19s] Successfully spread [22] pins.
[12/10 12:27:59     19s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1340.8M).
[12/10 12:27:59     19s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:28:04     19s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:28:21     20s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:28:21     20s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 0.42 -pin {clk_i {ifmap_data_i[0]} {ifmap_data_i[1]} {ifmap_data_i[2]} {ifmap_data_i[3]} {ifmap_data_i[4]} {ifmap_data_i[5]} {ifmap_data_i[6]} {ifmap_data_i[7]} {ifmap_data_i[8]} {ifmap_data_i[9]} {ifmap_data_i[10]} {ifmap_data_i[11]} {ifmap_data_i[12]} {ifmap_data_i[13]} {ifmap_data_i[14]} {ifmap_data_i[15]} {ifmap_wr_addr_i[0]} {ifmap_wr_addr_i[1]} {ifmap_wr_addr_i[2]} {ifmap_wr_addr_i[3]} {ifmap_wr_addr_i[4]} {ifmap_wr_addr_i[5]} {ifmap_wr_addr_i[6]} {ifmap_wr_addr_i[7]} {ifmap_wr_addr_i[8]} {ifmap_wr_addr_i[9]} ifmap_wr_en_i {psum_rd_en_i[0]} {psum_rd_en_i[1]} {psum_rd_en_i[2]} {psum_rd_en_i[3]} {psum_rd_en_i[4]} {psum_rd_en_i[5]} rst_i start_i {weight_data_i[0]} {weight_data_i[1]} {weight_data_i[2]} {weight_data_i[3]} {weight_data_i[4]} {weight_data_i[5]} {weight_data_i[6]} {weight_data_i[7]} {weight_data_i[8]} {weight_data_i[9]} {weight_data_i[10]} {weight_data_i[11]} {weight_data_i[12]} {weight_data_i[13]} {weight_data_i[14]} {weight_data_i[15]} {weight_wr_addr_i[0]} {weight_wr_addr_i[1]} {weight_wr_addr_i[2]} {weight_wr_addr_i[3]} {weight_wr_addr_i[4]} weight_wr_en_i}
[12/10 12:28:21     20s] Successfully spread [58] pins.
[12/10 12:28:21     20s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1340.8M).
[12/10 12:28:21     20s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:28:25     20s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:28:34     21s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:28:34     21s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 1.0 -pin {clk_i {ifmap_data_i[0]} {ifmap_data_i[1]} {ifmap_data_i[2]} {ifmap_data_i[3]} {ifmap_data_i[4]} {ifmap_data_i[5]} {ifmap_data_i[6]} {ifmap_data_i[7]} {ifmap_data_i[8]} {ifmap_data_i[9]} {ifmap_data_i[10]} {ifmap_data_i[11]} {ifmap_data_i[12]} {ifmap_data_i[13]} {ifmap_data_i[14]} {ifmap_data_i[15]} {ifmap_wr_addr_i[0]} {ifmap_wr_addr_i[1]} {ifmap_wr_addr_i[2]} {ifmap_wr_addr_i[3]} {ifmap_wr_addr_i[4]} {ifmap_wr_addr_i[5]} {ifmap_wr_addr_i[6]} {ifmap_wr_addr_i[7]} {ifmap_wr_addr_i[8]} {ifmap_wr_addr_i[9]} ifmap_wr_en_i {psum_rd_en_i[0]} {psum_rd_en_i[1]} {psum_rd_en_i[2]} {psum_rd_en_i[3]} {psum_rd_en_i[4]} {psum_rd_en_i[5]} rst_i start_i {weight_data_i[0]} {weight_data_i[1]} {weight_data_i[2]} {weight_data_i[3]} {weight_data_i[4]} {weight_data_i[5]} {weight_data_i[6]} {weight_data_i[7]} {weight_data_i[8]} {weight_data_i[9]} {weight_data_i[10]} {weight_data_i[11]} {weight_data_i[12]} {weight_data_i[13]} {weight_data_i[14]} {weight_data_i[15]} {weight_wr_addr_i[0]} {weight_wr_addr_i[1]} {weight_wr_addr_i[2]} {weight_wr_addr_i[3]} {weight_wr_addr_i[4]} weight_wr_en_i}
[12/10 12:28:34     21s] Successfully spread [58] pins.
[12/10 12:28:34     21s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1340.8M).
[12/10 12:28:34     21s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:28:40     21s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:28:53     22s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:28:53     22s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 5 -pin {clk_i {ifmap_data_i[0]} {ifmap_data_i[1]} {ifmap_data_i[2]} {ifmap_data_i[3]} {ifmap_data_i[4]} {ifmap_data_i[5]} {ifmap_data_i[6]} {ifmap_data_i[7]} {ifmap_data_i[8]} {ifmap_data_i[9]} {ifmap_data_i[10]} {ifmap_data_i[11]} {ifmap_data_i[12]} {ifmap_data_i[13]} {ifmap_data_i[14]} {ifmap_data_i[15]} {ifmap_wr_addr_i[0]} {ifmap_wr_addr_i[1]} {ifmap_wr_addr_i[2]} {ifmap_wr_addr_i[3]} {ifmap_wr_addr_i[4]} {ifmap_wr_addr_i[5]} {ifmap_wr_addr_i[6]} {ifmap_wr_addr_i[7]} {ifmap_wr_addr_i[8]} {ifmap_wr_addr_i[9]} ifmap_wr_en_i {psum_rd_en_i[0]} {psum_rd_en_i[1]} {psum_rd_en_i[2]} {psum_rd_en_i[3]} {psum_rd_en_i[4]} {psum_rd_en_i[5]} rst_i start_i {weight_data_i[0]} {weight_data_i[1]} {weight_data_i[2]} {weight_data_i[3]} {weight_data_i[4]} {weight_data_i[5]} {weight_data_i[6]} {weight_data_i[7]} {weight_data_i[8]} {weight_data_i[9]} {weight_data_i[10]} {weight_data_i[11]} {weight_data_i[12]} {weight_data_i[13]} {weight_data_i[14]} {weight_data_i[15]} {weight_wr_addr_i[0]} {weight_wr_addr_i[1]} {weight_wr_addr_i[2]} {weight_wr_addr_i[3]} {weight_wr_addr_i[4]} weight_wr_en_i}
[12/10 12:28:53     22s] Successfully spread [58] pins.
[12/10 12:28:53     22s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1340.8M).
[12/10 12:28:53     22s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:28:55     22s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:29:00     22s] **ERROR: (IMPSYT-16250):	Choose the pin list first.
[12/10 12:29:02     22s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:29:02     22s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Top -layer 3 -spreadType center -spacing 10 -pin {}
[12/10 12:29:02     22s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
[12/10 12:29:02     22s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:29:04     22s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:29:09     23s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:29:09     23s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 10 -pin {clk_i {ifmap_data_i[0]} {ifmap_data_i[1]} {ifmap_data_i[2]} {ifmap_data_i[3]} {ifmap_data_i[4]} {ifmap_data_i[5]} {ifmap_data_i[6]} {ifmap_data_i[7]} {ifmap_data_i[8]} {ifmap_data_i[9]} {ifmap_data_i[10]} {ifmap_data_i[11]} {ifmap_data_i[12]} {ifmap_data_i[13]} {ifmap_data_i[14]} {ifmap_data_i[15]} {ifmap_wr_addr_i[0]} {ifmap_wr_addr_i[1]} {ifmap_wr_addr_i[2]} {ifmap_wr_addr_i[3]} {ifmap_wr_addr_i[4]} {ifmap_wr_addr_i[5]} {ifmap_wr_addr_i[6]} {ifmap_wr_addr_i[7]} {ifmap_wr_addr_i[8]} {ifmap_wr_addr_i[9]} ifmap_wr_en_i {psum_rd_en_i[0]} {psum_rd_en_i[1]} {psum_rd_en_i[2]} {psum_rd_en_i[3]} {psum_rd_en_i[4]} {psum_rd_en_i[5]} rst_i start_i {weight_data_i[0]} {weight_data_i[1]} {weight_data_i[2]} {weight_data_i[3]} {weight_data_i[4]} {weight_data_i[5]} {weight_data_i[6]} {weight_data_i[7]} {weight_data_i[8]} {weight_data_i[9]} {weight_data_i[10]} {weight_data_i[11]} {weight_data_i[12]} {weight_data_i[13]} {weight_data_i[14]} {weight_data_i[15]} {weight_wr_addr_i[0]} {weight_wr_addr_i[1]} {weight_wr_addr_i[2]} {weight_wr_addr_i[3]} {weight_wr_addr_i[4]} weight_wr_en_i}
[12/10 12:29:09     23s] Successfully spread [58] pins.
[12/10 12:29:09     23s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1340.8M).
[12/10 12:29:09     23s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:29:20     23s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:29:29     24s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:29:29     24s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 15 -pin {clk_i {ifmap_data_i[0]} {ifmap_data_i[1]} {ifmap_data_i[2]} {ifmap_data_i[3]} {ifmap_data_i[4]} {ifmap_data_i[5]} {ifmap_data_i[6]} {ifmap_data_i[7]} {ifmap_data_i[8]} {ifmap_data_i[9]} {ifmap_data_i[10]} {ifmap_data_i[11]} {ifmap_data_i[12]} {ifmap_data_i[13]} {ifmap_data_i[14]} {ifmap_data_i[15]} {ifmap_wr_addr_i[0]} {ifmap_wr_addr_i[1]} {ifmap_wr_addr_i[2]} {ifmap_wr_addr_i[3]} {ifmap_wr_addr_i[4]} {ifmap_wr_addr_i[5]} {ifmap_wr_addr_i[6]} {ifmap_wr_addr_i[7]} {ifmap_wr_addr_i[8]} {ifmap_wr_addr_i[9]} ifmap_wr_en_i {psum_rd_en_i[0]} {psum_rd_en_i[1]} {psum_rd_en_i[2]} {psum_rd_en_i[3]} {psum_rd_en_i[4]} {psum_rd_en_i[5]} rst_i start_i {weight_data_i[0]} {weight_data_i[1]} {weight_data_i[2]} {weight_data_i[3]} {weight_data_i[4]} {weight_data_i[5]} {weight_data_i[6]} {weight_data_i[7]} {weight_data_i[8]} {weight_data_i[9]} {weight_data_i[10]} {weight_data_i[11]} {weight_data_i[12]} {weight_data_i[13]} {weight_data_i[14]} {weight_data_i[15]} {weight_wr_addr_i[0]} {weight_wr_addr_i[1]} {weight_wr_addr_i[2]} {weight_wr_addr_i[3]} {weight_wr_addr_i[4]} weight_wr_en_i}
[12/10 12:29:29     24s] Successfully spread [58] pins.
[12/10 12:29:29     24s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1340.8M).
[12/10 12:29:29     24s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:29:40     24s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:30:00     25s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:30:00     25s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing -15.12 -pin {{psum_empty_o[0]} {psum_empty_o[1]} {psum_empty_o[2]} {psum_empty_o[3]} {psum_empty_o[4]} {psum_empty_o[5]} {psum_o[0][0]} {psum_o[0][1]} {psum_o[0][2]} {psum_o[0][3]} {psum_o[0][4]} {psum_o[0][5]} {psum_o[0][6]} {psum_o[0][7]} {psum_o[0][8]} {psum_o[0][9]} {psum_o[0][10]} {psum_o[0][11]} {psum_o[0][12]} {psum_o[0][13]} {psum_o[0][14]} {psum_o[0][15]} {psum_o[1][0]} {psum_o[1][1]} {psum_o[1][2]} {psum_o[1][3]} {psum_o[1][4]} {psum_o[1][5]} {psum_o[1][6]} {psum_o[1][7]} {psum_o[1][8]} {psum_o[1][9]} {psum_o[1][10]} {psum_o[1][11]} {psum_o[1][12]} {psum_o[1][13]} {psum_o[1][14]} {psum_o[1][15]} {psum_o[2][0]} {psum_o[2][1]} {psum_o[2][2]} {psum_o[2][3]} {psum_o[2][4]} {psum_o[2][5]} {psum_o[2][6]} {psum_o[2][7]} {psum_o[2][8]} {psum_o[2][9]} {psum_o[2][10]} {psum_o[2][11]} {psum_o[2][12]} {psum_o[2][13]} {psum_o[2][14]} {psum_o[2][15]} {psum_o[3][0]} {psum_o[3][1]} {psum_o[3][2]} {psum_o[3][3]} {psum_o[3][4]} {psum_o[3][5]} {psum_o[3][6]} {psum_o[3][7]} {psum_o[3][8]} {psum_o[3][9]} {psum_o[3][10]} {psum_o[3][11]} {psum_o[3][12]} {psum_o[3][13]} {psum_o[3][14]} {psum_o[3][15]} {psum_o[4][0]} {psum_o[4][1]} {psum_o[4][2]} {psum_o[4][3]} {psum_o[4][4]} {psum_o[4][5]} {psum_o[4][6]} {psum_o[4][7]} {psum_o[4][8]} {psum_o[4][9]} {psum_o[4][10]} {psum_o[4][11]} {psum_o[4][12]} {psum_o[4][13]} {psum_o[4][14]} {psum_o[4][15]} {psum_o[5][0]} {psum_o[5][1]} {psum_o[5][2]} {psum_o[5][3]} {psum_o[5][4]} {psum_o[5][5]} {psum_o[5][6]} {psum_o[5][7]} {psum_o[5][8]} {psum_o[5][9]} {psum_o[5][10]} {psum_o[5][11]} {psum_o[5][12]} {psum_o[5][13]} {psum_o[5][14]} {psum_o[5][15]}}
[12/10 12:30:00     25s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[12/10 12:30:00     25s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:30:06     25s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:30:24     26s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:30:24     26s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing -15.12 -pin {{psum_empty_o[0]} {psum_empty_o[1]} {psum_empty_o[2]} {psum_empty_o[3]} {psum_empty_o[4]} {psum_empty_o[5]} {psum_o[0][0]} {psum_o[0][1]} {psum_o[0][2]} {psum_o[0][3]} {psum_o[0][4]} {psum_o[0][5]} {psum_o[0][6]} {psum_o[0][7]} {psum_o[0][8]} {psum_o[0][9]} {psum_o[0][10]} {psum_o[0][11]} {psum_o[0][12]} {psum_o[0][13]} {psum_o[0][14]} {psum_o[0][15]} {psum_o[1][0]} {psum_o[1][1]} {psum_o[1][2]} {psum_o[1][3]} {psum_o[1][4]} {psum_o[1][5]} {psum_o[1][6]} {psum_o[1][7]} {psum_o[1][8]} {psum_o[1][9]} {psum_o[1][10]} {psum_o[1][11]} {psum_o[1][12]} {psum_o[1][13]} {psum_o[1][14]} {psum_o[1][15]} {psum_o[2][0]} {psum_o[2][1]} {psum_o[2][2]} {psum_o[2][3]} {psum_o[2][4]} {psum_o[2][5]} {psum_o[2][6]} {psum_o[2][7]} {psum_o[2][8]} {psum_o[2][9]} {psum_o[2][10]} {psum_o[2][11]} {psum_o[2][12]} {psum_o[2][13]} {psum_o[2][14]} {psum_o[2][15]} {psum_o[3][0]} {psum_o[3][1]} {psum_o[3][2]} {psum_o[3][3]} {psum_o[3][4]} {psum_o[3][5]} {psum_o[3][6]} {psum_o[3][7]} {psum_o[3][8]} {psum_o[3][9]} {psum_o[3][10]} {psum_o[3][11]} {psum_o[3][12]} {psum_o[3][13]} {psum_o[3][14]} {psum_o[3][15]} {psum_o[4][0]} {psum_o[4][1]} {psum_o[4][2]} {psum_o[4][3]} {psum_o[4][4]} {psum_o[4][5]} {psum_o[4][6]} {psum_o[4][7]} {psum_o[4][8]} {psum_o[4][9]} {psum_o[4][10]} {psum_o[4][11]} {psum_o[4][12]} {psum_o[4][13]} {psum_o[4][14]} {psum_o[4][15]} {psum_o[5][0]} {psum_o[5][1]} {psum_o[5][2]} {psum_o[5][3]} {psum_o[5][4]} {psum_o[5][5]} {psum_o[5][6]} {psum_o[5][7]} {psum_o[5][8]} {psum_o[5][9]} {psum_o[5][10]} {psum_o[5][11]} {psum_o[5][12]} {psum_o[5][13]} {psum_o[5][14]} {psum_o[5][15]}}
[12/10 12:30:24     26s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[12/10 12:30:24     26s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:30:28     26s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:30:49     27s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:30:49     27s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 15 -pin {{psum_empty_o[0]} {psum_empty_o[1]} {psum_empty_o[2]} {psum_empty_o[3]} {psum_empty_o[4]} {psum_empty_o[5]} {psum_o[0][0]} {psum_o[0][1]} {psum_o[0][2]} {psum_o[0][3]} {psum_o[0][4]} {psum_o[0][5]} {psum_o[0][6]} {psum_o[0][7]} {psum_o[0][8]} {psum_o[0][9]} {psum_o[0][10]} {psum_o[0][11]} {psum_o[0][12]} {psum_o[0][13]} {psum_o[0][14]} {psum_o[0][15]} {psum_o[1][0]} {psum_o[1][1]} {psum_o[1][2]} {psum_o[1][3]} {psum_o[1][4]} {psum_o[1][5]} {psum_o[1][6]} {psum_o[1][7]} {psum_o[1][8]} {psum_o[1][9]} {psum_o[1][10]} {psum_o[1][11]} {psum_o[1][12]} {psum_o[1][13]} {psum_o[1][14]} {psum_o[1][15]} {psum_o[2][0]} {psum_o[2][1]} {psum_o[2][2]} {psum_o[2][3]} {psum_o[2][4]} {psum_o[2][5]} {psum_o[2][6]} {psum_o[2][7]} {psum_o[2][8]} {psum_o[2][9]} {psum_o[2][10]} {psum_o[2][11]} {psum_o[2][12]} {psum_o[2][13]} {psum_o[2][14]} {psum_o[2][15]} {psum_o[3][0]} {psum_o[3][1]} {psum_o[3][2]} {psum_o[3][3]} {psum_o[3][4]} {psum_o[3][5]} {psum_o[3][6]} {psum_o[3][7]} {psum_o[3][8]} {psum_o[3][9]} {psum_o[3][10]} {psum_o[3][11]} {psum_o[3][12]} {psum_o[3][13]} {psum_o[3][14]} {psum_o[3][15]} {psum_o[4][0]} {psum_o[4][1]} {psum_o[4][2]} {psum_o[4][3]} {psum_o[4][4]} {psum_o[4][5]} {psum_o[4][6]} {psum_o[4][7]} {psum_o[4][8]} {psum_o[4][9]} {psum_o[4][10]} {psum_o[4][11]} {psum_o[4][12]} {psum_o[4][13]} {psum_o[4][14]} {psum_o[4][15]} {psum_o[5][0]} {psum_o[5][1]} {psum_o[5][2]} {psum_o[5][3]} {psum_o[5][4]} {psum_o[5][5]} {psum_o[5][6]} {psum_o[5][7]} {psum_o[5][8]} {psum_o[5][9]} {psum_o[5][10]} {psum_o[5][11]} {psum_o[5][12]} {psum_o[5][13]} {psum_o[5][14]} {psum_o[5][15]}}
[12/10 12:30:49     27s] Selected [102] pin for spreading. Could not spread (42 out of 102) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[12/10 12:30:49     27s] 
[12/10 12:30:49     27s] Following pins are not spread:
[12/10 12:30:49     27s]   psum_empty_o[0]
[12/10 12:30:49     27s]   psum_empty_o[1]
[12/10 12:30:49     27s]   psum_empty_o[2]
[12/10 12:30:49     27s]   psum_empty_o[3]
[12/10 12:30:49     27s]   psum_empty_o[4]
[12/10 12:30:49     27s]   psum_empty_o[5]
[12/10 12:30:49     27s]   psum_o[0][0]
[12/10 12:30:49     27s]   psum_o[0][1]
[12/10 12:30:49     27s]   psum_o[0][2]
[12/10 12:30:49     27s]   psum_o[0][3]
[12/10 12:30:49     27s]   psum_o[0][4]
[12/10 12:30:49     27s]   psum_o[0][5]
[12/10 12:30:49     27s]   psum_o[0][6]
[12/10 12:30:49     27s]   psum_o[0][7]
[12/10 12:30:49     27s]   psum_o[0][8]
[12/10 12:30:49     27s]   psum_o[0][9]
[12/10 12:30:49     27s]   psum_o[0][10]
[12/10 12:30:49     27s]   psum_o[0][11]
[12/10 12:30:49     27s]   psum_o[0][12]
[12/10 12:30:49     27s]   psum_o[0][13]
[12/10 12:30:49     27s]   psum_o[0][14]
[12/10 12:30:49     27s]   psum_o[4][11]
[12/10 12:30:49     27s]   psum_o[4][12]
[12/10 12:30:49     27s]   psum_o[4][13]
[12/10 12:30:49     27s]   psum_o[4][14]
[12/10 12:30:49     27s]   psum_o[4][15]
[12/10 12:30:49     27s]   psum_o[5][0]
[12/10 12:30:49     27s]   psum_o[5][1]
[12/10 12:30:49     27s]   psum_o[5][2]
[12/10 12:30:49     27s]   psum_o[5][3]
[12/10 12:30:49     27s]   psum_o[5][4]
[12/10 12:30:49     27s]   psum_o[5][5]
[12/10 12:30:49     27s]   psum_o[5][6]
[12/10 12:30:49     27s]   psum_o[5][7]
[12/10 12:30:49     27s]   psum_o[5][8]
[12/10 12:30:49     27s]   psum_o[5][9]
[12/10 12:30:49     27s]   psum_o[5][10]
[12/10 12:30:49     27s]   psum_o[5][11]
[12/10 12:30:49     27s]   psum_o[5][12]
[12/10 12:30:49     27s]   psum_o[5][13]
[12/10 12:30:49     27s]   psum_o[5][14]
[12/10 12:30:49     27s]   psum_o[5][15]
[12/10 12:30:49     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1340.8M).
[12/10 12:30:53     28s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:30:58     28s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:31:19     29s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:31:19     29s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 10 -pin {{psum_empty_o[0]} {psum_empty_o[1]} {psum_empty_o[2]} {psum_empty_o[3]} {psum_empty_o[4]} {psum_empty_o[5]} {psum_o[0][0]} {psum_o[0][1]} {psum_o[0][2]} {psum_o[0][3]} {psum_o[0][4]} {psum_o[0][5]} {psum_o[0][6]} {psum_o[0][7]} {psum_o[0][8]} {psum_o[0][9]} {psum_o[0][10]} {psum_o[0][11]} {psum_o[0][12]} {psum_o[0][13]} {psum_o[0][14]} {psum_o[0][15]} {psum_o[1][0]} {psum_o[1][1]} {psum_o[1][2]} {psum_o[1][3]} {psum_o[1][4]} {psum_o[1][5]} {psum_o[1][6]} {psum_o[1][7]} {psum_o[1][8]} {psum_o[1][9]} {psum_o[1][10]} {psum_o[1][11]} {psum_o[1][12]} {psum_o[1][13]} {psum_o[1][14]} {psum_o[1][15]} {psum_o[2][0]} {psum_o[2][1]} {psum_o[2][2]} {psum_o[2][3]} {psum_o[2][4]} {psum_o[2][5]} {psum_o[2][6]} {psum_o[2][7]} {psum_o[2][8]} {psum_o[2][9]} {psum_o[2][10]} {psum_o[2][11]} {psum_o[2][12]} {psum_o[2][13]} {psum_o[2][14]} {psum_o[2][15]} {psum_o[3][0]} {psum_o[3][1]} {psum_o[3][2]} {psum_o[3][3]} {psum_o[3][4]} {psum_o[3][5]} {psum_o[3][6]} {psum_o[3][7]} {psum_o[3][8]} {psum_o[3][9]} {psum_o[3][10]} {psum_o[3][11]} {psum_o[3][12]} {psum_o[3][13]} {psum_o[3][14]} {psum_o[3][15]} {psum_o[4][0]} {psum_o[4][1]} {psum_o[4][2]} {psum_o[4][3]} {psum_o[4][4]} {psum_o[4][5]} {psum_o[4][6]} {psum_o[4][7]} {psum_o[4][8]} {psum_o[4][9]} {psum_o[4][10]} {psum_o[4][11]} {psum_o[4][12]} {psum_o[4][13]} {psum_o[4][14]} {psum_o[4][15]} {psum_o[5][0]} {psum_o[5][1]} {psum_o[5][2]} {psum_o[5][3]} {psum_o[5][4]} {psum_o[5][5]} {psum_o[5][6]} {psum_o[5][7]} {psum_o[5][8]} {psum_o[5][9]} {psum_o[5][10]} {psum_o[5][11]} {psum_o[5][12]} {psum_o[5][13]} {psum_o[5][14]} {psum_o[5][15]}}
[12/10 12:31:19     29s] Selected [102] pin for spreading. Could not spread (14 out of 102) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[12/10 12:31:19     29s] 
[12/10 12:31:19     29s] Following pins are not spread:
[12/10 12:31:19     29s]   psum_empty_o[0]
[12/10 12:31:19     29s]   psum_empty_o[1]
[12/10 12:31:19     29s]   psum_empty_o[2]
[12/10 12:31:19     29s]   psum_empty_o[3]
[12/10 12:31:19     29s]   psum_empty_o[4]
[12/10 12:31:19     29s]   psum_empty_o[5]
[12/10 12:31:19     29s]   psum_o[0][0]
[12/10 12:31:19     29s]   psum_o[5][9]
[12/10 12:31:19     29s]   psum_o[5][10]
[12/10 12:31:19     29s]   psum_o[5][11]
[12/10 12:31:19     29s]   psum_o[5][12]
[12/10 12:31:19     29s]   psum_o[5][13]
[12/10 12:31:19     29s]   psum_o[5][14]
[12/10 12:31:19     29s]   psum_o[5][15]
[12/10 12:31:19     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1340.8M).
[12/10 12:31:21     29s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:31:25     29s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:31:39     30s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:31:39     30s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 5 -pin {{psum_empty_o[0]} {psum_empty_o[1]} {psum_empty_o[2]} {psum_empty_o[3]} {psum_empty_o[4]} {psum_empty_o[5]} {psum_o[0][0]} {psum_o[0][1]} {psum_o[0][2]} {psum_o[0][3]} {psum_o[0][4]} {psum_o[0][5]} {psum_o[0][6]} {psum_o[0][7]} {psum_o[0][8]} {psum_o[0][9]} {psum_o[0][10]} {psum_o[0][11]} {psum_o[0][12]} {psum_o[0][13]} {psum_o[0][14]} {psum_o[0][15]} {psum_o[1][0]} {psum_o[1][1]} {psum_o[1][2]} {psum_o[1][3]} {psum_o[1][4]} {psum_o[1][5]} {psum_o[1][6]} {psum_o[1][7]} {psum_o[1][8]} {psum_o[1][9]} {psum_o[1][10]} {psum_o[1][11]} {psum_o[1][12]} {psum_o[1][13]} {psum_o[1][14]} {psum_o[1][15]} {psum_o[2][0]} {psum_o[2][1]} {psum_o[2][2]} {psum_o[2][3]} {psum_o[2][4]} {psum_o[2][5]} {psum_o[2][6]} {psum_o[2][7]} {psum_o[2][8]} {psum_o[2][9]} {psum_o[2][10]} {psum_o[2][11]} {psum_o[2][12]} {psum_o[2][13]} {psum_o[2][14]} {psum_o[2][15]} {psum_o[3][0]} {psum_o[3][1]} {psum_o[3][2]} {psum_o[3][3]} {psum_o[3][4]} {psum_o[3][5]} {psum_o[3][6]} {psum_o[3][7]} {psum_o[3][8]} {psum_o[3][9]} {psum_o[3][10]} {psum_o[3][11]} {psum_o[3][12]} {psum_o[3][13]} {psum_o[3][14]} {psum_o[3][15]} {psum_o[4][0]} {psum_o[4][1]} {psum_o[4][2]} {psum_o[4][3]} {psum_o[4][4]} {psum_o[4][5]} {psum_o[4][6]} {psum_o[4][7]} {psum_o[4][8]} {psum_o[4][9]} {psum_o[4][10]} {psum_o[4][11]} {psum_o[4][12]} {psum_o[4][13]} {psum_o[4][14]} {psum_o[4][15]} {psum_o[5][0]} {psum_o[5][1]} {psum_o[5][2]} {psum_o[5][3]} {psum_o[5][4]} {psum_o[5][5]} {psum_o[5][6]} {psum_o[5][7]} {psum_o[5][8]} {psum_o[5][9]} {psum_o[5][10]} {psum_o[5][11]} {psum_o[5][12]} {psum_o[5][13]} {psum_o[5][14]} {psum_o[5][15]}}
[12/10 12:31:39     30s] Successfully spread [102] pins.
[12/10 12:31:39     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1340.8M).
[12/10 12:31:39     30s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:31:48     30s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:31:58     31s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:31:58     31s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 7 -pin {{psum_empty_o[0]} {psum_empty_o[1]} {psum_empty_o[2]} {psum_empty_o[3]} {psum_empty_o[4]} {psum_empty_o[5]} {psum_o[0][0]} {psum_o[0][1]} {psum_o[0][2]} {psum_o[0][3]} {psum_o[0][4]} {psum_o[0][5]} {psum_o[0][6]} {psum_o[0][7]} {psum_o[0][8]} {psum_o[0][9]} {psum_o[0][10]} {psum_o[0][11]} {psum_o[0][12]} {psum_o[0][13]} {psum_o[0][14]} {psum_o[0][15]} {psum_o[1][0]} {psum_o[1][1]} {psum_o[1][2]} {psum_o[1][3]} {psum_o[1][4]} {psum_o[1][5]} {psum_o[1][6]} {psum_o[1][7]} {psum_o[1][8]} {psum_o[1][9]} {psum_o[1][10]} {psum_o[1][11]} {psum_o[1][12]} {psum_o[1][13]} {psum_o[1][14]} {psum_o[1][15]} {psum_o[2][0]} {psum_o[2][1]} {psum_o[2][2]} {psum_o[2][3]} {psum_o[2][4]} {psum_o[2][5]} {psum_o[2][6]} {psum_o[2][7]} {psum_o[2][8]} {psum_o[2][9]} {psum_o[2][10]} {psum_o[2][11]} {psum_o[2][12]} {psum_o[2][13]} {psum_o[2][14]} {psum_o[2][15]} {psum_o[3][0]} {psum_o[3][1]} {psum_o[3][2]} {psum_o[3][3]} {psum_o[3][4]} {psum_o[3][5]} {psum_o[3][6]} {psum_o[3][7]} {psum_o[3][8]} {psum_o[3][9]} {psum_o[3][10]} {psum_o[3][11]} {psum_o[3][12]} {psum_o[3][13]} {psum_o[3][14]} {psum_o[3][15]} {psum_o[4][0]} {psum_o[4][1]} {psum_o[4][2]} {psum_o[4][3]} {psum_o[4][4]} {psum_o[4][5]} {psum_o[4][6]} {psum_o[4][7]} {psum_o[4][8]} {psum_o[4][9]} {psum_o[4][10]} {psum_o[4][11]} {psum_o[4][12]} {psum_o[4][13]} {psum_o[4][14]} {psum_o[4][15]} {psum_o[5][0]} {psum_o[5][1]} {psum_o[5][2]} {psum_o[5][3]} {psum_o[5][4]} {psum_o[5][5]} {psum_o[5][6]} {psum_o[5][7]} {psum_o[5][8]} {psum_o[5][9]} {psum_o[5][10]} {psum_o[5][11]} {psum_o[5][12]} {psum_o[5][13]} {psum_o[5][14]} {psum_o[5][15]}}
[12/10 12:31:58     31s] Successfully spread [102] pins.
[12/10 12:31:58     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1340.8M).
[12/10 12:31:58     31s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:32:03     31s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:32:12     32s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:32:12     32s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 7.0 -pin {{psum_empty_o[0]} {psum_empty_o[1]} {psum_empty_o[2]} {psum_empty_o[3]} {psum_empty_o[4]} {psum_empty_o[5]} {psum_o[0][0]} {psum_o[0][1]} {psum_o[0][2]} {psum_o[0][3]} {psum_o[0][4]} {psum_o[0][5]} {psum_o[0][6]} {psum_o[0][7]} {psum_o[0][8]} {psum_o[0][9]} {psum_o[0][10]} {psum_o[0][11]} {psum_o[0][12]} {psum_o[0][13]} {psum_o[0][14]} {psum_o[0][15]} {psum_o[1][0]} {psum_o[1][1]} {psum_o[1][2]} {psum_o[1][3]} {psum_o[1][4]} {psum_o[1][5]} {psum_o[1][6]} {psum_o[1][7]} {psum_o[1][8]} {psum_o[1][9]} {psum_o[1][10]} {psum_o[1][11]} {psum_o[1][12]} {psum_o[1][13]} {psum_o[1][14]} {psum_o[1][15]} {psum_o[2][0]} {psum_o[2][1]} {psum_o[2][2]} {psum_o[2][3]} {psum_o[2][4]} {psum_o[2][5]} {psum_o[2][6]} {psum_o[2][7]} {psum_o[2][8]} {psum_o[2][9]} {psum_o[2][10]} {psum_o[2][11]} {psum_o[2][12]} {psum_o[2][13]} {psum_o[2][14]} {psum_o[2][15]} {psum_o[3][0]} {psum_o[3][1]} {psum_o[3][2]} {psum_o[3][3]} {psum_o[3][4]} {psum_o[3][5]} {psum_o[3][6]} {psum_o[3][7]} {psum_o[3][8]} {psum_o[3][9]} {psum_o[3][10]} {psum_o[3][11]} {psum_o[3][12]} {psum_o[3][13]} {psum_o[3][14]} {psum_o[3][15]} {psum_o[4][0]} {psum_o[4][1]} {psum_o[4][2]} {psum_o[4][3]} {psum_o[4][4]} {psum_o[4][5]} {psum_o[4][6]} {psum_o[4][7]} {psum_o[4][8]} {psum_o[4][9]} {psum_o[4][10]} {psum_o[4][11]} {psum_o[4][12]} {psum_o[4][13]} {psum_o[4][14]} {psum_o[4][15]} {psum_o[5][0]} {psum_o[5][1]} {psum_o[5][2]} {psum_o[5][3]} {psum_o[5][4]} {psum_o[5][5]} {psum_o[5][6]} {psum_o[5][7]} {psum_o[5][8]} {psum_o[5][9]} {psum_o[5][10]} {psum_o[5][11]} {psum_o[5][12]} {psum_o[5][13]} {psum_o[5][14]} {psum_o[5][15]}}
[12/10 12:32:12     32s] Successfully spread [102] pins.
[12/10 12:32:12     32s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1340.8M).
[12/10 12:32:12     32s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:32:16     32s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/10 12:32:25     32s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:32:25     32s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 8 -pin {{psum_empty_o[0]} {psum_empty_o[1]} {psum_empty_o[2]} {psum_empty_o[3]} {psum_empty_o[4]} {psum_empty_o[5]} {psum_o[0][0]} {psum_o[0][1]} {psum_o[0][2]} {psum_o[0][3]} {psum_o[0][4]} {psum_o[0][5]} {psum_o[0][6]} {psum_o[0][7]} {psum_o[0][8]} {psum_o[0][9]} {psum_o[0][10]} {psum_o[0][11]} {psum_o[0][12]} {psum_o[0][13]} {psum_o[0][14]} {psum_o[0][15]} {psum_o[1][0]} {psum_o[1][1]} {psum_o[1][2]} {psum_o[1][3]} {psum_o[1][4]} {psum_o[1][5]} {psum_o[1][6]} {psum_o[1][7]} {psum_o[1][8]} {psum_o[1][9]} {psum_o[1][10]} {psum_o[1][11]} {psum_o[1][12]} {psum_o[1][13]} {psum_o[1][14]} {psum_o[1][15]} {psum_o[2][0]} {psum_o[2][1]} {psum_o[2][2]} {psum_o[2][3]} {psum_o[2][4]} {psum_o[2][5]} {psum_o[2][6]} {psum_o[2][7]} {psum_o[2][8]} {psum_o[2][9]} {psum_o[2][10]} {psum_o[2][11]} {psum_o[2][12]} {psum_o[2][13]} {psum_o[2][14]} {psum_o[2][15]} {psum_o[3][0]} {psum_o[3][1]} {psum_o[3][2]} {psum_o[3][3]} {psum_o[3][4]} {psum_o[3][5]} {psum_o[3][6]} {psum_o[3][7]} {psum_o[3][8]} {psum_o[3][9]} {psum_o[3][10]} {psum_o[3][11]} {psum_o[3][12]} {psum_o[3][13]} {psum_o[3][14]} {psum_o[3][15]} {psum_o[4][0]} {psum_o[4][1]} {psum_o[4][2]} {psum_o[4][3]} {psum_o[4][4]} {psum_o[4][5]} {psum_o[4][6]} {psum_o[4][7]} {psum_o[4][8]} {psum_o[4][9]} {psum_o[4][10]} {psum_o[4][11]} {psum_o[4][12]} {psum_o[4][13]} {psum_o[4][14]} {psum_o[4][15]} {psum_o[5][0]} {psum_o[5][1]} {psum_o[5][2]} {psum_o[5][3]} {psum_o[5][4]} {psum_o[5][5]} {psum_o[5][6]} {psum_o[5][7]} {psum_o[5][8]} {psum_o[5][9]} {psum_o[5][10]} {psum_o[5][11]} {psum_o[5][12]} {psum_o[5][13]} {psum_o[5][14]} {psum_o[5][15]}}
[12/10 12:32:25     32s] Successfully spread [102] pins.
[12/10 12:32:25     32s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1101.2M).
[12/10 12:32:29     33s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:32:29     33s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 9 -pin {{psum_empty_o[0]} {psum_empty_o[1]} {psum_empty_o[2]} {psum_empty_o[3]} {psum_empty_o[4]} {psum_empty_o[5]} {psum_o[0][0]} {psum_o[0][1]} {psum_o[0][2]} {psum_o[0][3]} {psum_o[0][4]} {psum_o[0][5]} {psum_o[0][6]} {psum_o[0][7]} {psum_o[0][8]} {psum_o[0][9]} {psum_o[0][10]} {psum_o[0][11]} {psum_o[0][12]} {psum_o[0][13]} {psum_o[0][14]} {psum_o[0][15]} {psum_o[1][0]} {psum_o[1][1]} {psum_o[1][2]} {psum_o[1][3]} {psum_o[1][4]} {psum_o[1][5]} {psum_o[1][6]} {psum_o[1][7]} {psum_o[1][8]} {psum_o[1][9]} {psum_o[1][10]} {psum_o[1][11]} {psum_o[1][12]} {psum_o[1][13]} {psum_o[1][14]} {psum_o[1][15]} {psum_o[2][0]} {psum_o[2][1]} {psum_o[2][2]} {psum_o[2][3]} {psum_o[2][4]} {psum_o[2][5]} {psum_o[2][6]} {psum_o[2][7]} {psum_o[2][8]} {psum_o[2][9]} {psum_o[2][10]} {psum_o[2][11]} {psum_o[2][12]} {psum_o[2][13]} {psum_o[2][14]} {psum_o[2][15]} {psum_o[3][0]} {psum_o[3][1]} {psum_o[3][2]} {psum_o[3][3]} {psum_o[3][4]} {psum_o[3][5]} {psum_o[3][6]} {psum_o[3][7]} {psum_o[3][8]} {psum_o[3][9]} {psum_o[3][10]} {psum_o[3][11]} {psum_o[3][12]} {psum_o[3][13]} {psum_o[3][14]} {psum_o[3][15]} {psum_o[4][0]} {psum_o[4][1]} {psum_o[4][2]} {psum_o[4][3]} {psum_o[4][4]} {psum_o[4][5]} {psum_o[4][6]} {psum_o[4][7]} {psum_o[4][8]} {psum_o[4][9]} {psum_o[4][10]} {psum_o[4][11]} {psum_o[4][12]} {psum_o[4][13]} {psum_o[4][14]} {psum_o[4][15]} {psum_o[5][0]} {psum_o[5][1]} {psum_o[5][2]} {psum_o[5][3]} {psum_o[5][4]} {psum_o[5][5]} {psum_o[5][6]} {psum_o[5][7]} {psum_o[5][8]} {psum_o[5][9]} {psum_o[5][10]} {psum_o[5][11]} {psum_o[5][12]} {psum_o[5][13]} {psum_o[5][14]} {psum_o[5][15]}}
[12/10 12:32:29     33s] Selected [102] pin for spreading. Could not spread (4 out of 102) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[12/10 12:32:29     33s] 
[12/10 12:32:29     33s] Following pins are not spread:
[12/10 12:32:29     33s]   psum_empty_o[0]
[12/10 12:32:29     33s]   psum_empty_o[1]
[12/10 12:32:29     33s]   psum_o[5][14]
[12/10 12:32:29     33s]   psum_o[5][15]
[12/10 12:32:29     33s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1101.2M).
[12/10 12:32:36     33s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:32:36     33s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 1 -spreadType center -spacing 8 -pin {{psum_empty_o[0]} {psum_empty_o[1]} {psum_empty_o[2]} {psum_empty_o[3]} {psum_empty_o[4]} {psum_empty_o[5]} {psum_o[0][0]} {psum_o[0][1]} {psum_o[0][2]} {psum_o[0][3]} {psum_o[0][4]} {psum_o[0][5]} {psum_o[0][6]} {psum_o[0][7]} {psum_o[0][8]} {psum_o[0][9]} {psum_o[0][10]} {psum_o[0][11]} {psum_o[0][12]} {psum_o[0][13]} {psum_o[0][14]} {psum_o[0][15]} {psum_o[1][0]} {psum_o[1][1]} {psum_o[1][2]} {psum_o[1][3]} {psum_o[1][4]} {psum_o[1][5]} {psum_o[1][6]} {psum_o[1][7]} {psum_o[1][8]} {psum_o[1][9]} {psum_o[1][10]} {psum_o[1][11]} {psum_o[1][12]} {psum_o[1][13]} {psum_o[1][14]} {psum_o[1][15]} {psum_o[2][0]} {psum_o[2][1]} {psum_o[2][2]} {psum_o[2][3]} {psum_o[2][4]} {psum_o[2][5]} {psum_o[2][6]} {psum_o[2][7]} {psum_o[2][8]} {psum_o[2][9]} {psum_o[2][10]} {psum_o[2][11]} {psum_o[2][12]} {psum_o[2][13]} {psum_o[2][14]} {psum_o[2][15]} {psum_o[3][0]} {psum_o[3][1]} {psum_o[3][2]} {psum_o[3][3]} {psum_o[3][4]} {psum_o[3][5]} {psum_o[3][6]} {psum_o[3][7]} {psum_o[3][8]} {psum_o[3][9]} {psum_o[3][10]} {psum_o[3][11]} {psum_o[3][12]} {psum_o[3][13]} {psum_o[3][14]} {psum_o[3][15]} {psum_o[4][0]} {psum_o[4][1]} {psum_o[4][2]} {psum_o[4][3]} {psum_o[4][4]} {psum_o[4][5]} {psum_o[4][6]} {psum_o[4][7]} {psum_o[4][8]} {psum_o[4][9]} {psum_o[4][10]} {psum_o[4][11]} {psum_o[4][12]} {psum_o[4][13]} {psum_o[4][14]} {psum_o[4][15]} {psum_o[5][0]} {psum_o[5][1]} {psum_o[5][2]} {psum_o[5][3]} {psum_o[5][4]} {psum_o[5][5]} {psum_o[5][6]} {psum_o[5][7]} {psum_o[5][8]} {psum_o[5][9]} {psum_o[5][10]} {psum_o[5][11]} {psum_o[5][12]} {psum_o[5][13]} {psum_o[5][14]} {psum_o[5][15]}}
[12/10 12:32:36     33s] Successfully spread [102] pins.
[12/10 12:32:36     33s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1101.2M).
[12/10 12:32:50     34s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:32:50     34s] <CMD> editPin -use POWER -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Top -layer 4 -spreadType center -spacing 0.14 -pin VDD
[12/10 12:32:50     34s] Successfully spread [1] pins.
[12/10 12:32:50     34s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1101.2M).
[12/10 12:32:57     34s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:32:57     34s] <CMD> editPin -use GROUND -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 4 -spreadType center -spacing 0.14 -pin VSS
[12/10 12:32:57     34s] Successfully spread [1] pins.
[12/10 12:32:57     34s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1101.2M).
[12/10 12:32:58     34s] <CMD> setPinAssignMode -pinEditInBatch true
[12/10 12:32:58     34s] <CMD> editPin -use GROUND -pinWidth 0.14 -pinDepth 0.14 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 4 -spreadType center -spacing 0.28 -pin VSS
[12/10 12:32:58     34s] Successfully spread [1] pins.
[12/10 12:32:58     34s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1101.2M).
[12/10 12:32:58     34s] <CMD> setPinAssignMode -pinEditInBatch false
[12/10 12:36:05     41s] <CMD> saveDesign eyeriss_top_fl.enc
[12/10 12:36:05     41s] #- Begin Save netlist data ... (date=12/10 12:36:05, mem=1101.2M)
[12/10 12:36:05     41s] Writing Binary DB to eyeriss_top_fl.enc.dat/eyeriss_top.v.bin ...
[12/10 12:36:05     42s] #- End Save netlist data ... (date=12/10 12:36:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=605.5M, current mem=1615.2M)
[12/10 12:36:05     42s] #- Begin Save AAE data ... (date=12/10 12:36:05, mem=1615.2M)
[12/10 12:36:05     42s] Saving AAE Data ...
[12/10 12:36:05     42s] #- End Save AAE data ... (date=12/10 12:36:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=605.6M, current mem=1615.2M)
[12/10 12:36:05     42s] #- Begin Save clock tree data ... (date=12/10 12:36:05, mem=1615.2M)
[12/10 12:36:05     42s] #- End Save clock tree data ... (date=12/10 12:36:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=605.7M, current mem=1615.2M)
[12/10 12:36:05     42s] Saving preference file eyeriss_top_fl.enc.dat/gui.pref.tcl ...
[12/10 12:36:05     42s] Saving mode setting ...
[12/10 12:36:05     42s] Saving global file ...
[12/10 12:36:05     42s] #- Begin Save floorplan data ... (date=12/10 12:36:05, mem=1615.2M)
[12/10 12:36:05     42s] Saving floorplan file ...
[12/10 12:36:05     42s] #- End Save floorplan data ... (date=12/10 12:36:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=608.3M, current mem=1615.2M)
[12/10 12:36:05     42s] Saving Drc markers ...
[12/10 12:36:05     42s] ... No Drc file written since there is no markers found.
[12/10 12:36:05     42s] #- Begin Save placement data ... (date=12/10 12:36:05, mem=1615.2M)
[12/10 12:36:05     42s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/10 12:36:05     42s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1615.2M) ***
[12/10 12:36:05     42s] #- End Save placement data ... (date=12/10 12:36:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=610.6M, current mem=1615.2M)
[12/10 12:36:05     42s] #- Begin Save routing data ... (date=12/10 12:36:05, mem=1615.2M)
[12/10 12:36:05     42s] Saving route file ...
[12/10 12:36:06     42s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1615.2M) ***
[12/10 12:36:06     42s] #- End Save routing data ... (date=12/10 12:36:06, total cpu=0:00:00.2, real=0:00:01.0, peak res=610.7M, current mem=1615.2M)
[12/10 12:36:06     42s] Saving property file eyeriss_top_fl.enc.dat/eyeriss_top.prop
[12/10 12:36:06     42s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1615.2M) ***
[12/10 12:36:06     42s] #- Begin Save power constraints data ... (date=12/10 12:36:06, mem=1615.2M)
[12/10 12:36:06     42s] #- End Save power constraints data ... (date=12/10 12:36:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=612.7M, current mem=1615.2M)
[12/10 12:36:06     42s] No integration constraint in the design.
[12/10 12:36:06     42s] Generated self-contained design eyeriss_top_fl.enc.dat
[12/10 12:36:06     42s] *** Message Summary: 0 warning(s), 0 error(s)
[12/10 12:36:06     42s] 
[12/10 12:36:06     42s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow io -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 0 bottom 0 left 0 right 0} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/10 12:36:06     42s] #- Begin addRing (date=12/10 12:36:06, mem=1100.0M)
[12/10 12:36:06     42s] 
[12/10 12:36:06     42s] The power planner will calculate offsets from I/O rows.
[12/10 12:36:06     42s] Ring generation is complete.
[12/10 12:36:06     42s] vias are now being generated.
[12/10 12:36:06     42s] addRing created 8 wires.
[12/10 12:36:06     42s] ViaGen created 9 vias and deleted 0 via to avoid violation.
[12/10 12:36:06     42s] +--------+----------------+----------------+
[12/10 12:36:06     42s] |  Layer |     Created    |     Deleted    |
[12/10 12:36:06     42s] +--------+----------------+----------------+
[12/10 12:36:06     42s] | metal4 |        4       |       NA       |
[12/10 12:36:06     42s] |  via4  |        9       |        0       |
[12/10 12:36:06     42s] | metal5 |        4       |       NA       |
[12/10 12:36:06     42s] +--------+----------------+----------------+
[12/10 12:36:06     42s] #- End addRing (date=12/10 12:36:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=577.5M, current mem=1100.0M)
[12/10 12:36:06     42s] <CMD> addStripe -block_ring_top_layer_limit metal5 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal3 -set_to_set_distance 5 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal5 -spacing 1 -xleft_offset 1 -merge_stripes_value 0.095 -layer metal4 -block_ring_bottom_layer_limit metal3 -width 1 -nets {VSS VDD } -stacked_via_bottom_layer metal1
[12/10 12:36:06     42s] #- Begin addStripe (date=12/10 12:36:06, mem=1100.0M)
[12/10 12:36:06     42s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[12/10 12:36:06     42s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[12/10 12:36:06     42s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[12/10 12:36:06     42s] 
[12/10 12:36:06     42s] Starting stripe generation ...
[12/10 12:36:06     42s] Non-Default setAddStripeOption Settings :
[12/10 12:36:06     42s]   NONE
[12/10 12:36:06     42s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 3.590 0.000 3.590 895.000 with width 1.000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/10 12:36:06     42s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 893.590 0.000 893.590 895.000 with width 1.000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/10 12:36:06     42s] Stripe generation is complete.
[12/10 12:36:06     42s] vias are now being generated.
[12/10 12:36:06     42s] addStripe created 355 wires.
[12/10 12:36:06     42s] ViaGen created 710 vias and deleted 1 via to avoid violation.
[12/10 12:36:06     42s] +--------+----------------+----------------+
[12/10 12:36:06     42s] |  Layer |     Created    |     Deleted    |
[12/10 12:36:06     42s] +--------+----------------+----------------+
[12/10 12:36:06     42s] | metal4 |       355      |       NA       |
[12/10 12:36:06     42s] |  via4  |       710      |        1       |
[12/10 12:36:06     42s] +--------+----------------+----------------+
[12/10 12:36:06     42s] #- End addStripe (date=12/10 12:36:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=577.8M, current mem=1101.0M)
[12/10 12:36:06     42s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 10 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 10 -crossoverViaTopLayer 10 -targetViaBottomLayer 1 -nets { VDD VSS }
[12/10 12:36:06     42s] #- Begin sroute (date=12/10 12:36:06, mem=1101.0M)
[12/10 12:36:06     42s] **WARN: (IMPSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
[12/10 12:36:06     42s] **WARN: (IMPSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[12/10 12:36:06     42s] **WARN: (IMPSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[12/10 12:36:06     42s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[12/10 12:36:06     42s] **WARN: (IMPSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[12/10 12:36:06     43s] *** Begin SPECIAL ROUTE on Wed Dec 10 12:36:06 2025 ***
[12/10 12:36:06     43s] SPECIAL ROUTE ran on directory: /home/mwp8699/ce493_project/backend
[12/10 12:36:06     43s] SPECIAL ROUTE ran on machine: joker.ece.northwestern.edu (Linux 4.18.0-553.89.1.el8_10.x86_64 x86_64 4.39Ghz)
[12/10 12:36:06     43s] 
[12/10 12:36:06     43s] Begin option processing ...
[12/10 12:36:06     43s] srouteConnectPowerBump set to false
[12/10 12:36:06     43s] routeSelectNet set to "VDD VSS"
[12/10 12:36:06     43s] routeSpecial set to true
[12/10 12:36:06     43s] srouteBlockPin set to "useLef"
[12/10 12:36:06     43s] srouteBottomLayerLimit set to 1
[12/10 12:36:06     43s] srouteBottomTargetLayerLimit set to 1
[12/10 12:36:06     43s] srouteConnectConverterPin set to false
[12/10 12:36:06     43s] srouteCrossoverViaBottomLayer set to 1
[12/10 12:36:06     43s] srouteCrossoverViaTopLayer set to 10
[12/10 12:36:06     43s] srouteFollowCorePinEnd set to 3
[12/10 12:36:06     43s] srouteJogControl set to "preferWithChanges differentLayer"
[12/10 12:36:06     43s] srouteLevelShifterMaxGap set to 1
[12/10 12:36:06     43s] sroutePadPinAllPorts set to true
[12/10 12:36:06     43s] sroutePreserveExistingRoutes set to true
[12/10 12:36:06     43s] srouteRoutePowerBarPortOnBothDir set to true
[12/10 12:36:06     43s] srouteStopBlockPin set to "nearestTarget"
[12/10 12:36:06     43s] srouteTopLayerLimit set to 10
[12/10 12:36:06     43s] srouteTopTargetLayerLimit set to 10
[12/10 12:36:06     43s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1810.00 megs.
[12/10 12:36:06     43s] 
[12/10 12:36:06     43s] Reading DB technology information...
[12/10 12:36:06     43s] Finished reading DB technology information.
[12/10 12:36:06     43s] Reading floorplan and netlist information...
[12/10 12:36:06     43s] Finished reading floorplan and netlist information.
[12/10 12:36:06     43s] Read in 20 layers, 10 routing layers, 1 overlap layer
[12/10 12:36:06     43s] Read in 134 macros, 76 used
[12/10 12:36:06     43s] Read in 76 components
[12/10 12:36:06     43s]   76 core components: 76 unplaced, 0 placed, 0 fixed
[12/10 12:36:06     43s] Read in 339 physical pins
[12/10 12:36:06     43s]   339 physical pins: 0 unplaced, 161 placed, 178 fixed
[12/10 12:36:06     43s] Read in 162 nets
[12/10 12:36:06     43s] Read in 2 special nets, 2 routed
[12/10 12:36:06     43s] Read in 491 terminals
[12/10 12:36:06     43s] 2 nets selected.
[12/10 12:36:06     43s] 
[12/10 12:36:06     43s] Begin power routing ...
[12/10 12:36:06     43s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[12/10 12:36:06     43s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/10 12:36:06     43s] Type 'man IMPSR-1256' for more detail.
[12/10 12:36:06     43s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/10 12:36:06     43s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[12/10 12:36:06     43s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/10 12:36:06     43s] Type 'man IMPSR-1256' for more detail.
[12/10 12:36:06     43s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/10 12:36:10     46s] CPU time for FollowPin 3 seconds
[12/10 12:36:14     50s] CPU time for FollowPin 4 seconds
[12/10 12:36:14     51s]   Number of IO ports routed: 0
[12/10 12:36:14     51s]   Number of Block ports routed: 0
[12/10 12:36:14     51s]   Number of Stripe ports routed: 0
[12/10 12:36:14     51s]   Number of Core ports routed: 638
[12/10 12:36:14     51s]   Number of Pad ports routed: 0
[12/10 12:36:14     51s]   Number of Power Bump ports routed: 0
[12/10 12:36:14     51s]   Number of Followpin connections: 638
[12/10 12:36:14     51s] End power routing: cpu: 0:00:08, real: 0:00:08, peak: 1910.00 megs.
[12/10 12:36:14     51s] 
[12/10 12:36:14     51s] 
[12/10 12:36:14     51s] 
[12/10 12:36:14     51s]  Begin updating DB with routing results ...
[12/10 12:36:14     51s]  Updating DB with 36 via definition ...
[12/10 12:36:14     51s]  Updating DB with 339 io pins ...Extracting standard cell pins and blockage ...... 
[12/10 12:36:14     51s] Pin and blockage extraction finished
[12/10 12:36:14     51s] 
[12/10 12:36:14     51s] sroute created 1276 wires.
[12/10 12:36:14     51s] ViaGen created 343563 vias and deleted 0 via to avoid violation.
[12/10 12:36:14     51s] +--------+----------------+----------------+
[12/10 12:36:14     51s] |  Layer |     Created    |     Deleted    |
[12/10 12:36:14     51s] +--------+----------------+----------------+
[12/10 12:36:14     51s] | metal1 |      1276      |       NA       |
[12/10 12:36:14     51s] |  via1  |     114521     |        0       |
[12/10 12:36:14     51s] |  via2  |     114521     |        0       |
[12/10 12:36:14     51s] |  via3  |     114521     |        0       |
[12/10 12:36:14     51s] +--------+----------------+----------------+
[12/10 12:36:14     51s] #- End sroute (date=12/10 12:36:14, total cpu=0:00:08.5, real=0:00:08.0, peak res=706.0M, current mem=1217.3M)
[12/10 12:36:14     51s] <CMD> saveDesign eyeriss_top_power.enc
[12/10 12:36:14     51s] #- Begin Save netlist data ... (date=12/10 12:36:14, mem=1217.3M)
[12/10 12:36:14     51s] Writing Binary DB to eyeriss_top_power.enc.dat/eyeriss_top.v.bin ...
[12/10 12:36:15     51s] #- End Save netlist data ... (date=12/10 12:36:15, total cpu=0:00:00.2, real=0:00:01.0, peak res=722.0M, current mem=1731.3M)
[12/10 12:36:15     51s] #- Begin Save AAE data ... (date=12/10 12:36:15, mem=1731.3M)
[12/10 12:36:15     51s] Saving AAE Data ...
[12/10 12:36:15     51s] #- End Save AAE data ... (date=12/10 12:36:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=722.0M, current mem=1731.3M)
[12/10 12:36:15     51s] #- Begin Save clock tree data ... (date=12/10 12:36:15, mem=1731.3M)
[12/10 12:36:15     51s] #- End Save clock tree data ... (date=12/10 12:36:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=722.0M, current mem=1731.3M)
[12/10 12:36:15     51s] Saving preference file eyeriss_top_power.enc.dat/gui.pref.tcl ...
[12/10 12:36:15     51s] Saving mode setting ...
[12/10 12:36:15     51s] Saving global file ...
[12/10 12:36:15     51s] #- Begin Save floorplan data ... (date=12/10 12:36:15, mem=1731.3M)
[12/10 12:36:15     51s] Saving floorplan file ...
[12/10 12:36:15     52s] #- End Save floorplan data ... (date=12/10 12:36:15, total cpu=0:00:00.4, real=0:00:00.0, peak res=722.0M, current mem=1731.3M)
[12/10 12:36:15     52s] Saving Drc markers ...
[12/10 12:36:15     52s] ... No Drc file written since there is no markers found.
[12/10 12:36:15     52s] #- Begin Save placement data ... (date=12/10 12:36:15, mem=1731.3M)
[12/10 12:36:15     52s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/10 12:36:15     52s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1731.3M) ***
[12/10 12:36:15     52s] #- End Save placement data ... (date=12/10 12:36:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=724.9M, current mem=1731.3M)
[12/10 12:36:15     52s] #- Begin Save routing data ... (date=12/10 12:36:15, mem=1731.3M)
[12/10 12:36:15     52s] Saving route file ...
[12/10 12:36:16     52s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1731.3M) ***
[12/10 12:36:16     52s] #- End Save routing data ... (date=12/10 12:36:16, total cpu=0:00:00.2, real=0:00:01.0, peak res=724.9M, current mem=1731.3M)
[12/10 12:36:16     52s] Saving property file eyeriss_top_power.enc.dat/eyeriss_top.prop
[12/10 12:36:16     52s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1731.3M) ***
[12/10 12:36:16     52s] #- Begin Save power constraints data ... (date=12/10 12:36:16, mem=1731.3M)
[12/10 12:36:16     52s] #- End Save power constraints data ... (date=12/10 12:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=724.9M, current mem=1731.3M)
[12/10 12:36:16     52s] No integration constraint in the design.
[12/10 12:36:16     52s] Generated self-contained design eyeriss_top_power.enc.dat
[12/10 12:36:16     52s] *** Message Summary: 0 warning(s), 0 error(s)
[12/10 12:36:16     52s] 
[12/10 12:36:16     52s] <CMD> editPowerVia -skip_via_on_pin Standardcell -bottom_layer metal1 -add_vias 1 -top_layer metal8
[12/10 12:36:16     52s] #- Begin editPowerVia (date=12/10 12:36:16, mem=1213.0M)
[12/10 12:36:16     52s] 
[12/10 12:36:16     52s] The editPowerVia process is running on the entire design.
[12/10 12:36:16     52s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (2.09, 2.02) (895.85, 2.18)
[12/10 12:36:19     55s] ViaGen created 0 via and deleted 0 via to avoid violation.
[12/10 12:36:19     55s] #- End editPowerVia (date=12/10 12:36:19, total cpu=0:00:03.2, real=0:00:03.0, peak res=637.9M, current mem=1213.0M)
[12/10 12:36:19     55s] <CMD> saveDesign eyeriss_top_power.enc
[12/10 12:36:19     55s] #- Begin Save netlist data ... (date=12/10 12:36:19, mem=1213.0M)
[12/10 12:36:19     55s] Writing Binary DB to eyeriss_top_power.enc.dat.tmp/eyeriss_top.v.bin ...
[12/10 12:36:20     55s] #- End Save netlist data ... (date=12/10 12:36:20, total cpu=0:00:00.2, real=0:00:01.0, peak res=654.3M, current mem=1729.0M)
[12/10 12:36:20     56s] #- Begin Save AAE data ... (date=12/10 12:36:20, mem=1729.0M)
[12/10 12:36:20     56s] Saving AAE Data ...
[12/10 12:36:20     56s] #- End Save AAE data ... (date=12/10 12:36:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=654.3M, current mem=1729.0M)
[12/10 12:36:20     56s] #- Begin Save clock tree data ... (date=12/10 12:36:20, mem=1729.0M)
[12/10 12:36:20     56s] #- End Save clock tree data ... (date=12/10 12:36:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=654.3M, current mem=1729.0M)
[12/10 12:36:20     56s] Saving preference file eyeriss_top_power.enc.dat.tmp/gui.pref.tcl ...
[12/10 12:36:20     56s] Saving mode setting ...
[12/10 12:36:20     56s] Saving global file ...
[12/10 12:36:20     56s] #- Begin Save floorplan data ... (date=12/10 12:36:20, mem=1729.0M)
[12/10 12:36:20     56s] Saving floorplan file ...
[12/10 12:36:20     56s] #- End Save floorplan data ... (date=12/10 12:36:20, total cpu=0:00:00.4, real=0:00:00.0, peak res=656.1M, current mem=1729.0M)
[12/10 12:36:20     56s] Saving Drc markers ...
[12/10 12:36:20     56s] ... No Drc file written since there is no markers found.
[12/10 12:36:20     56s] #- Begin Save placement data ... (date=12/10 12:36:20, mem=1729.0M)
[12/10 12:36:20     56s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/10 12:36:20     56s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1729.0M) ***
[12/10 12:36:20     56s] #- End Save placement data ... (date=12/10 12:36:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=659.6M, current mem=1729.0M)
[12/10 12:36:20     56s] #- Begin Save routing data ... (date=12/10 12:36:20, mem=1729.0M)
[12/10 12:36:20     56s] Saving route file ...
[12/10 12:36:21     56s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1729.0M) ***
[12/10 12:36:21     56s] #- End Save routing data ... (date=12/10 12:36:21, total cpu=0:00:00.2, real=0:00:01.0, peak res=659.9M, current mem=1729.0M)
[12/10 12:36:21     56s] Saving property file eyeriss_top_power.enc.dat.tmp/eyeriss_top.prop
[12/10 12:36:21     56s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1729.0M) ***
[12/10 12:36:21     56s] #- Begin Save power constraints data ... (date=12/10 12:36:21, mem=1729.0M)
[12/10 12:36:21     56s] #- End Save power constraints data ... (date=12/10 12:36:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=659.9M, current mem=1729.0M)
[12/10 12:36:21     56s] No integration constraint in the design.
[12/10 12:36:21     56s] Generated self-contained design eyeriss_top_power.enc.dat.tmp
[12/10 12:36:21     56s] *** Message Summary: 0 warning(s), 0 error(s)
[12/10 12:36:21     56s] 
[12/10 12:36:21     56s] <CMD> setEndCapMode -reset
[12/10 12:36:21     56s] <CMD> setEndCapMode -boundary_tap false
[12/10 12:36:21     56s] <CMD> setPlaceMode -reset
[12/10 12:36:21     56s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/10 12:36:21     56s] <CMD> setPlaceMode -fp false
[12/10 12:36:21     56s] <CMD> placeDesign
[12/10 12:36:22     57s] *** Starting placeDesign default flow ***
[12/10 12:36:22     57s] *** Start deleteBufferTree ***
[12/10 12:36:25     60s] Info: Detect buffers to remove automatically.
[12/10 12:36:25     60s] Analyzing netlist ...
[12/10 12:36:26     61s] Updating netlist
[12/10 12:36:26     61s] AAE DB initialization (MEM=1328.96 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/10 12:36:26     62s] siFlow : Timing analysis mode is single, using late cdB files
[12/10 12:36:26     62s] Start AAE Lib Loading. (MEM=1328.96)
[12/10 12:36:26     62s] End AAE Lib Loading. (MEM=1530.25 CPU=0:00:00.0 Real=0:00:00.0)
[12/10 12:36:26     62s] 
[12/10 12:36:27     62s] *summary: 10927 instances (buffers/inverters) removed
[12/10 12:36:27     63s] *** Finish deleteBufferTree (0:00:05.5) ***
[12/10 12:36:27     63s] **INFO: Enable pre-place timing setting for timing analysis
[12/10 12:36:27     63s] Set Using Default Delay Limit as 101.
[12/10 12:36:27     63s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/10 12:36:27     63s] Set Default Net Delay as 0 ps.
[12/10 12:36:27     63s] Set Default Net Load as 0 pF. 
[12/10 12:36:27     63s] **INFO: Analyzing IO path groups for slack adjustment
[12/10 12:36:29     64s] Effort level <high> specified for reg2reg_tmp.1003565 path_group
[12/10 12:36:29     65s] #################################################################################
[12/10 12:36:29     65s] # Design Stage: PreRoute
[12/10 12:36:29     65s] # Design Name: eyeriss_top
[12/10 12:36:29     65s] # Design Mode: 45nm
[12/10 12:36:29     65s] # Analysis Mode: MMMC Non-OCV 
[12/10 12:36:29     65s] # Parasitics Mode: No SPEF/RCDB
[12/10 12:36:29     65s] # Signoff Settings: SI Off 
[12/10 12:36:29     65s] #################################################################################
[12/10 12:36:30     65s] Calculate delays in Single mode...
[12/10 12:36:30     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 1571.1M, InitMEM = 1556.4M)
[12/10 12:36:30     66s] End AAE Lib Interpolated Model. (MEM=1590.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 12:36:41     77s] Total number of fetched objects 218752
[12/10 12:36:42     78s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:01.0)
[12/10 12:36:42     78s] End delay calculation. (MEM=1867.8 CPU=0:00:12.0 REAL=0:00:12.0)
[12/10 12:36:42     78s] *** CDM Built up (cpu=0:00:13.2  real=0:00:13.0  mem= 1867.8M) ***
[12/10 12:36:49     84s] **INFO: Disable pre-place timing setting for timing analysis
[12/10 12:36:49     84s] Set Using Default Delay Limit as 1000.
[12/10 12:36:49     84s] Set Default Net Delay as 1000 ps.
[12/10 12:36:49     84s] Set Default Net Load as 0.5 pF. 
[12/10 12:36:49     84s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/10 12:36:49     84s] Deleted 0 physical inst  (cell - / prefix -).
[12/10 12:36:49     84s] *** Starting "NanoPlace(TM) placement v#3 (mem=1850.7M)" ...
[12/10 12:36:49     85s] *** Build Buffered Sizing Timing Model
[12/10 12:36:49     85s] (cpu=0:00:00.2 mem=1850.7M) ***
[12/10 12:36:49     85s] *** Build Virtual Sizing Timing Model
[12/10 12:36:49     85s] (cpu=0:00:00.3 mem=1850.7M) ***
[12/10 12:36:49     85s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/10 12:36:49     85s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/10 12:36:49     85s] Define the scan chains before using this option.
[12/10 12:36:49     85s] Type 'man IMPSP-9042' for more detail.
[12/10 12:36:49     85s] #spOpts: N=45 
[12/10 12:36:49     85s] #std cell=156134 (0 fixed + 156134 movable) #block=0 (0 floating + 0 preplaced)
[12/10 12:36:49     85s] #ioInst=0 #net=158652 #term=664152 #term/net=4.19, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=160
[12/10 12:36:49     85s] stdCell: 156134 single + 0 double + 0 multi
[12/10 12:36:49     85s] Total standard cell length = 352.3597 (mm), area = 0.4933 (mm^2)
[12/10 12:36:49     85s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 12:36:50     85s] Estimated cell power/ground rail width = 0.197 um
[12/10 12:36:50     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 12:36:50     85s] Apply auto density screen in pre-place stage.
[12/10 12:36:50     86s] Auto density screen increases utilization from 0.619 to 0.619
[12/10 12:36:50     86s] Auto density screen runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1850.7M
[12/10 12:36:50     86s] Average module density = 0.619.
[12/10 12:36:50     86s] Density for the design = 0.619.
[12/10 12:36:50     86s]        = stdcell_area 1854525 sites (493304 um^2) / alloc_area 2996448 sites (797055 um^2).
[12/10 12:36:50     86s] Pin Density = 0.2216.
[12/10 12:36:50     86s]             = total # of pins 664152 / total area 2996448.
[12/10 12:36:50     86s] Initial padding reaches pin density 0.438 for top
[12/10 12:36:50     86s] Initial padding increases density from 0.619 to 0.784 for top
[12/10 12:36:50     86s] === lastAutoLevel = 11 
[12/10 12:36:50     86s] === macro end level: 6 ===
[12/10 12:37:01     97s] Clock gating cells determined by native netlist tracing.
[12/10 12:37:08    102s] Iteration  1: Total net bbox = 2.703e+05 (1.82e+05 8.79e+04)
[12/10 12:37:08    102s]               Est.  stn bbox = 3.241e+05 (2.16e+05 1.08e+05)
[12/10 12:37:08    102s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1931.8M
[12/10 12:37:08    102s] Iteration  2: Total net bbox = 2.703e+05 (1.82e+05 8.79e+04)
[12/10 12:37:08    102s]               Est.  stn bbox = 3.241e+05 (2.16e+05 1.08e+05)
[12/10 12:37:08    102s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1931.8M
[12/10 12:37:08    103s] exp_mt_sequential is set from setPlaceMode option to 1
[12/10 12:37:08    103s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/10 12:37:08    103s] place_exp_mt_interval set to default 32
[12/10 12:37:08    103s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/10 12:37:13    107s] Iteration  3: Total net bbox = 2.578e+05 (1.71e+05 8.68e+04)
[12/10 12:37:13    107s]               Est.  stn bbox = 3.587e+05 (2.35e+05 1.24e+05)
[12/10 12:37:13    107s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 1947.8M
[12/10 12:37:13    107s] Total number of setup views is 1.
[12/10 12:37:13    107s] Total number of active setup views is 1.
[12/10 12:37:13    107s] Active setup views:
[12/10 12:37:13    107s]     an
[12/10 12:37:24    118s] Iteration  4: Total net bbox = 6.598e+05 (3.11e+05 3.49e+05)
[12/10 12:37:24    118s]               Est.  stn bbox = 8.795e+05 (4.20e+05 4.60e+05)
[12/10 12:37:24    118s]               cpu = 0:00:11.3 real = 0:00:11.0 mem = 1947.8M
[12/10 12:37:43    137s] Iteration  5: Total net bbox = 1.006e+06 (4.80e+05 5.25e+05)
[12/10 12:37:43    137s]               Est.  stn bbox = 1.368e+06 (6.64e+05 7.04e+05)
[12/10 12:37:43    137s]               cpu = 0:00:18.5 real = 0:00:19.0 mem = 1947.8M
[12/10 12:38:08    162s] Iteration  6: Total net bbox = 1.260e+06 (6.31e+05 6.29e+05)
[12/10 12:38:08    162s]               Est.  stn bbox = 1.758e+06 (8.89e+05 8.69e+05)
[12/10 12:38:08    162s]               cpu = 0:00:24.2 real = 0:00:24.0 mem = 2010.8M
[12/10 12:38:09    162s] Iteration  7: Total net bbox = 1.441e+06 (7.92e+05 6.48e+05)
[12/10 12:38:09    162s]               Est.  stn bbox = 1.945e+06 (1.05e+06 8.90e+05)
[12/10 12:38:09    162s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1994.8M
[12/10 12:38:25    178s] nrCritNet: 4.98% ( 7900 / 158652 ) cutoffSlk: -104.9ps stdDelay: 7.8ps
[12/10 12:38:40    193s] nrCritNet: 1.99% ( 3163 / 158652 ) cutoffSlk: -93.4ps stdDelay: 7.8ps
[12/10 12:38:40    193s] Iteration  8: Total net bbox = 1.446e+06 (7.94e+05 6.52e+05)
[12/10 12:38:40    193s]               Est.  stn bbox = 1.950e+06 (1.06e+06 8.94e+05)
[12/10 12:38:40    193s]               cpu = 0:00:31.1 real = 0:00:31.0 mem = 1994.8M
[12/10 12:39:19    232s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/10 12:39:19    232s] enableMT= 3
[12/10 12:39:19    232s] useHNameCompare= 3 (lazy mode)
[12/10 12:39:19    232s] doMTMainInit= 1
[12/10 12:39:19    232s] doMTFlushLazyWireDelete= 1
[12/10 12:39:19    232s] useFastLRoute= 0
[12/10 12:39:19    232s] useFastCRoute= 1
[12/10 12:39:19    232s] doMTNetInitAdjWires= 1
[12/10 12:39:19    232s] wireMPoolNoThreadCheck= 1
[12/10 12:39:19    232s] allMPoolNoThreadCheck= 1
[12/10 12:39:19    232s] doNotUseMPoolInCRoute= 1
[12/10 12:39:19    232s] doMTSprFixZeroViaCodes= 1
[12/10 12:39:19    232s] doMTDtrRoute1CleanupA= 1
[12/10 12:39:19    232s] doMTDtrRoute1CleanupB= 1
[12/10 12:39:19    232s] doMTWireLenCalc= 0
[12/10 12:39:19    232s] doSkipQALenRecalc= 1
[12/10 12:39:19    232s] doMTMainCleanup= 1
[12/10 12:39:19    232s] doMTMoveCellTermsToMSLayer= 1
[12/10 12:39:19    232s] doMTConvertWiresToNewViaCode= 1
[12/10 12:39:19    232s] doMTRemoveAntenna= 1
[12/10 12:39:19    232s] doMTCheckConnectivity= 1
[12/10 12:39:19    232s] enableRuntimeLog= 0
[12/10 12:39:20    232s] Congestion driven padding in post-place stage.
[12/10 12:39:20    232s] Congestion driven padding increases utilization from 0.784 to 0.784
[12/10 12:39:20    233s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 2014.7M
[12/10 12:39:21    233s] Global placement CDP skipped at cutLevel 9.
[12/10 12:39:21    234s] Iteration  9: Total net bbox = 1.723e+06 (9.08e+05 8.15e+05)
[12/10 12:39:21    234s]               Est.  stn bbox = 2.270e+06 (1.18e+06 1.09e+06)
[12/10 12:39:21    234s]               cpu = 0:00:40.3 real = 0:00:41.0 mem = 2014.7M
[12/10 12:39:37    250s] nrCritNet: 4.99% ( 7919 / 158652 ) cutoffSlk: -96.9ps stdDelay: 7.8ps
[12/10 12:39:53    265s] nrCritNet: 1.97% ( 3130 / 158652 ) cutoffSlk: -80.9ps stdDelay: 7.8ps
[12/10 12:39:53    265s] Iteration 10: Total net bbox = 1.741e+06 (9.16e+05 8.25e+05)
[12/10 12:39:53    265s]               Est.  stn bbox = 2.287e+06 (1.19e+06 1.10e+06)
[12/10 12:39:53    265s]               cpu = 0:00:31.8 real = 0:00:32.0 mem = 2014.7M
[12/10 12:40:32    304s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/10 12:40:33    305s] Congestion driven padding in post-place stage.
[12/10 12:40:33    305s] Congestion driven padding increases utilization from 0.784 to 0.785
[12/10 12:40:33    305s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 2021.8M
[12/10 12:40:34    306s] Global placement CDP skipped at cutLevel 11.
[12/10 12:40:34    306s] Iteration 11: Total net bbox = 1.842e+06 (9.79e+05 8.63e+05)
[12/10 12:40:34    306s]               Est.  stn bbox = 2.452e+06 (1.29e+06 1.17e+06)
[12/10 12:40:34    306s]               cpu = 0:00:40.8 real = 0:00:41.0 mem = 2021.8M
[12/10 12:40:52    324s] nrCritNet: 4.99% ( 7918 / 158652 ) cutoffSlk: -89.4ps stdDelay: 7.8ps
[12/10 12:41:07    339s] nrCritNet: 1.99% ( 3159 / 158652 ) cutoffSlk: -87.3ps stdDelay: 7.8ps
[12/10 12:41:07    339s] Iteration 12: Total net bbox = 1.861e+06 (9.90e+05 8.72e+05)
[12/10 12:41:07    339s]               Est.  stn bbox = 2.471e+06 (1.30e+06 1.17e+06)
[12/10 12:41:07    339s]               cpu = 0:00:32.4 real = 0:00:33.0 mem = 2021.8M
[12/10 12:41:45    377s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/10 12:41:46    378s] Congestion driven padding in post-place stage.
[12/10 12:41:47    378s] Congestion driven padding increases utilization from 0.785 to 0.785
[12/10 12:41:47    378s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:01.0 mem = 2031.4M
[12/10 12:41:48    379s] Global placement CDP skipped at cutLevel 13.
[12/10 12:41:48    379s] Iteration 13: Total net bbox = 1.956e+06 (1.04e+06 9.19e+05)
[12/10 12:41:48    379s]               Est.  stn bbox = 2.599e+06 (1.36e+06 1.24e+06)
[12/10 12:41:48    379s]               cpu = 0:00:40.3 real = 0:00:41.0 mem = 2040.9M
[12/10 12:41:48    379s] Iteration 14: Total net bbox = 1.956e+06 (1.04e+06 9.19e+05)
[12/10 12:41:48    379s]               Est.  stn bbox = 2.599e+06 (1.36e+06 1.24e+06)
[12/10 12:41:48    379s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2040.9M
[12/10 12:42:38    428s] Iteration 15: Total net bbox = 2.109e+06 (1.10e+06 1.01e+06)
[12/10 12:42:38    428s]               Est.  stn bbox = 2.757e+06 (1.42e+06 1.34e+06)
[12/10 12:42:38    428s]               cpu = 0:00:48.6 real = 0:00:50.0 mem = 2112.4M
[12/10 12:42:38    428s] Iteration 16: Total net bbox = 2.109e+06 (1.10e+06 1.01e+06)
[12/10 12:42:38    428s]               Est.  stn bbox = 2.757e+06 (1.42e+06 1.34e+06)
[12/10 12:42:38    428s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2112.4M
[12/10 12:42:38    428s] Iteration 17: Total net bbox = 2.109e+06 (1.10e+06 1.01e+06)
[12/10 12:42:38    428s]               Est.  stn bbox = 2.757e+06 (1.42e+06 1.34e+06)
[12/10 12:42:38    428s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2112.4M
[12/10 12:42:38    428s] *** cost = 2.109e+06 (1.10e+06 1.01e+06) (cpu for global=0:05:31) real=0:05:37***
[12/10 12:42:38    428s] Info: 0 clock gating cells identified, 0 (on average) moved
[12/10 12:42:40    430s] Solver runtime cpu: 0:03:32 real: 0:03:37
[12/10 12:42:40    430s] Core Placement runtime cpu: 0:03:47 real: 0:03:52
[12/10 12:42:40    430s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/10 12:42:40    430s] Type 'man IMPSP-9025' for more detail.
[12/10 12:42:40    430s] #spOpts: N=45 mergeVia=F 
[12/10 12:42:41    430s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 12:42:41    430s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 12:42:41    431s] *** Starting refinePlace (0:07:11 mem=1763.7M) ***
[12/10 12:42:41    431s] Total net bbox length = 2.109e+06 (1.096e+06 1.013e+06) (ext = 1.378e+04)
[12/10 12:42:41    431s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 12:42:41    431s] Starting refinePlace ...
[12/10 12:42:41    431s] default core: bins with density >  0.75 = 4.88 % ( 200 / 4096 )
[12/10 12:42:41    431s] Density distribution unevenness ratio = 7.961%
[12/10 12:42:43    433s]   Spread Effort: high, standalone mode, useDDP on.
[12/10 12:42:43    433s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.0, real=0:00:02.0, mem=1798.2MB) @(0:07:11 - 0:07:13).
[12/10 12:42:43    433s] Move report: preRPlace moves 156134 insts, mean move: 0.41 um, max move: 3.60 um
[12/10 12:42:43    433s] 	Max move on inst (noc_inst/genblk1[2].psum_fifo_inst/fifo_buf_reg[26][8]): (827.05, 442.40) --> (825.55, 444.50)
[12/10 12:42:43    433s] 	Length: 23 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: SDFF_X1
[12/10 12:42:43    433s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 12:42:43    433s] Placement tweakage begins.
[12/10 12:42:44    434s] wire length = 3.152e+06
[12/10 12:43:01    450s] wire length = 3.076e+06
[12/10 12:43:01    451s] Placement tweakage ends.
[12/10 12:43:01    451s] Move report: tweak moves 30363 insts, mean move: 3.64 um, max move: 49.35 um
[12/10 12:43:01    451s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/g1397323): (195.51, 737.10) --> (242.06, 734.30)
[12/10 12:43:01    451s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:17.7, real=0:00:18.0, mem=2019.1MB) @(0:07:13 - 0:07:31).
[12/10 12:43:04    454s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 12:43:04    454s] [CPU] RefinePlace/Legalization (cpu=0:00:03.1, real=0:00:03.0, mem=2019.1MB) @(0:07:31 - 0:07:34).
[12/10 12:43:04    454s] Move report: Detail placement moves 156134 insts, mean move: 1.06 um, max move: 49.95 um
[12/10 12:43:04    454s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/g1397323): (195.51, 737.69) --> (242.06, 734.30)
[12/10 12:43:04    454s] 	Runtime: CPU: 0:00:22.9 REAL: 0:00:23.0 MEM: 2019.1MB
[12/10 12:43:04    454s] Statistics of distance of Instance movement in refine placement:
[12/10 12:43:04    454s]   maximum (X+Y) =        49.95 um
[12/10 12:43:04    454s]   inst (buf_array_inst_ifmap_buffer_inst/g1397323) with max move: (195.51, 737.695) -> (242.06, 734.3)
[12/10 12:43:04    454s]   mean    (X+Y) =         1.06 um
[12/10 12:43:04    454s] Total instances flipped for WireLenOpt: 11865
[12/10 12:43:04    454s] Summary Report:
[12/10 12:43:04    454s] Instances move: 156134 (out of 156134 movable)
[12/10 12:43:04    454s] Instances flipped: 0
[12/10 12:43:04    454s] Mean displacement: 1.06 um
[12/10 12:43:04    454s] Max displacement: 49.95 um (Instance: buf_array_inst_ifmap_buffer_inst/g1397323) (195.51, 737.695) -> (242.06, 734.3)
[12/10 12:43:04    454s] 	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
[12/10 12:43:04    454s] Total instances moved : 156134
[12/10 12:43:04    454s] Total net bbox length = 2.059e+06 (1.049e+06 1.011e+06) (ext = 1.376e+04)
[12/10 12:43:04    454s] Runtime: CPU: 0:00:23.1 REAL: 0:00:23.0 MEM: 2019.1MB
[12/10 12:43:04    454s] [CPU] RefinePlace/total (cpu=0:00:23.1, real=0:00:23.0, mem=2019.1MB) @(0:07:11 - 0:07:34).
[12/10 12:43:04    454s] *** Finished refinePlace (0:07:34 mem=2019.1M) ***
[12/10 12:43:04    454s] *** End of Placement (cpu=0:06:10, real=0:06:15, mem=2019.1M) ***
[12/10 12:43:04    454s] #spOpts: N=45 mergeVia=F 
[12/10 12:43:04    454s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 12:43:04    454s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 12:43:05    455s] default core: bins with density >  0.75 = 4.61 % ( 189 / 4096 )
[12/10 12:43:05    455s] Density distribution unevenness ratio = 7.935%
[12/10 12:43:05    455s] *** Free Virtual Timing Model ...(mem=2019.1M)
[12/10 12:43:05    455s] Starting congestion repair ...
[12/10 12:43:05    455s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/10 12:43:05    455s] Starting Early Global Route congestion estimation: mem = 2019.1M
[12/10 12:43:05    455s] (I)       Reading DB...
[12/10 12:43:06    456s] (I)       congestionReportName   : 
[12/10 12:43:06    456s] (I)       layerRangeFor2DCongestion : 
[12/10 12:43:06    456s] (I)       buildTerm2TermWires    : 1
[12/10 12:43:06    456s] (I)       doTrackAssignment      : 1
[12/10 12:43:06    456s] (I)       dumpBookshelfFiles     : 0
[12/10 12:43:06    456s] (I)       numThreads             : 1
[12/10 12:43:06    456s] (I)       bufferingAwareRouting  : false
[12/10 12:43:06    456s] [NR-eGR] honorMsvRouteConstraint: false
[12/10 12:43:06    456s] (I)       honorPin               : false
[12/10 12:43:06    456s] (I)       honorPinGuide          : true
[12/10 12:43:06    456s] (I)       honorPartition         : false
[12/10 12:43:06    456s] (I)       allowPartitionCrossover: false
[12/10 12:43:06    456s] (I)       honorSingleEntry       : true
[12/10 12:43:06    456s] (I)       honorSingleEntryStrong : true
[12/10 12:43:06    456s] (I)       handleViaSpacingRule   : false
[12/10 12:43:06    456s] (I)       handleEolSpacingRule   : false
[12/10 12:43:06    456s] (I)       PDConstraint           : none
[12/10 12:43:06    456s] (I)       expBetterNDRHandling   : false
[12/10 12:43:06    456s] [NR-eGR] honorClockSpecNDR      : 0
[12/10 12:43:06    456s] (I)       routingEffortLevel     : 3
[12/10 12:43:06    456s] (I)       effortLevel            : standard
[12/10 12:43:06    456s] [NR-eGR] minRouteLayer          : 2
[12/10 12:43:06    456s] [NR-eGR] maxRouteLayer          : 127
[12/10 12:43:06    456s] (I)       relaxedTopLayerCeiling : 127
[12/10 12:43:06    456s] (I)       relaxedBottomLayerFloor: 2
[12/10 12:43:06    456s] (I)       numRowsPerGCell        : 1
[12/10 12:43:06    456s] (I)       speedUpLargeDesign     : 0
[12/10 12:43:06    456s] (I)       multiThreadingTA       : 1
[12/10 12:43:06    456s] (I)       blkAwareLayerSwitching : 1
[12/10 12:43:06    456s] (I)       optimizationMode       : false
[12/10 12:43:06    456s] (I)       routeSecondPG          : false
[12/10 12:43:06    456s] (I)       scenicRatioForLayerRelax: 0.00
[12/10 12:43:06    456s] (I)       detourLimitForLayerRelax: 0.00
[12/10 12:43:06    456s] (I)       punchThroughDistance   : 500.00
[12/10 12:43:06    456s] (I)       scenicBound            : 1.15
[12/10 12:43:06    456s] (I)       maxScenicToAvoidBlk    : 100.00
[12/10 12:43:06    456s] (I)       source-to-sink ratio   : 0.00
[12/10 12:43:06    456s] (I)       targetCongestionRatioH : 1.00
[12/10 12:43:06    456s] (I)       targetCongestionRatioV : 1.00
[12/10 12:43:06    456s] (I)       layerCongestionRatio   : 0.70
[12/10 12:43:06    456s] (I)       m1CongestionRatio      : 0.10
[12/10 12:43:06    456s] (I)       m2m3CongestionRatio    : 0.70
[12/10 12:43:06    456s] (I)       localRouteEffort       : 1.00
[12/10 12:43:06    456s] (I)       numSitesBlockedByOneVia: 8.00
[12/10 12:43:06    456s] (I)       supplyScaleFactorH     : 1.00
[12/10 12:43:06    456s] (I)       supplyScaleFactorV     : 1.00
[12/10 12:43:06    456s] (I)       highlight3DOverflowFactor: 0.00
[12/10 12:43:06    456s] (I)       doubleCutViaModelingRatio: 0.00
[12/10 12:43:06    456s] (I)       routeVias              : 
[12/10 12:43:06    456s] (I)       readTROption           : true
[12/10 12:43:06    456s] (I)       extraSpacingFactor     : 1.00
[12/10 12:43:06    456s] [NR-eGR] numTracksPerClockWire  : 0
[12/10 12:43:06    456s] (I)       routeSelectedNetsOnly  : false
[12/10 12:43:06    456s] (I)       clkNetUseMaxDemand     : false
[12/10 12:43:06    456s] (I)       extraDemandForClocks   : 0
[12/10 12:43:06    456s] (I)       steinerRemoveLayers    : false
[12/10 12:43:06    456s] (I)       demoteLayerScenicScale : 1.00
[12/10 12:43:06    456s] (I)       nonpreferLayerCostScale : 1.00
[12/10 12:43:06    456s] (I)       spanningTreeRefinement : false
[12/10 12:43:06    456s] (I)       spanningTreeRefinementAlpha : -1.00
[12/10 12:43:06    456s] (I)       before initializing RouteDB syMemory usage = 2091.1 MB
[12/10 12:43:06    456s] (I)       starting read tracks
[12/10 12:43:06    456s] (I)       build grid graph
[12/10 12:43:06    456s] (I)       build grid graph start
[12/10 12:43:06    456s] [NR-eGR] Layer1 has no routable track
[12/10 12:43:06    456s] [NR-eGR] Layer2 has single uniform track structure
[12/10 12:43:06    456s] [NR-eGR] Layer3 has single uniform track structure
[12/10 12:43:06    456s] [NR-eGR] Layer4 has single uniform track structure
[12/10 12:43:06    456s] [NR-eGR] Layer5 has single uniform track structure
[12/10 12:43:06    456s] [NR-eGR] Layer6 has single uniform track structure
[12/10 12:43:06    456s] [NR-eGR] Layer7 has single uniform track structure
[12/10 12:43:06    456s] [NR-eGR] Layer8 has single uniform track structure
[12/10 12:43:06    456s] [NR-eGR] Layer9 has single uniform track structure
[12/10 12:43:06    456s] [NR-eGR] Layer10 has single uniform track structure
[12/10 12:43:06    456s] (I)       build grid graph end
[12/10 12:43:06    456s] (I)       numViaLayers=9
[12/10 12:43:06    456s] (I)       Reading via via1_8 for layer: 0 
[12/10 12:43:06    456s] (I)       Reading via via2_8 for layer: 1 
[12/10 12:43:06    456s] (I)       Reading via via3_2 for layer: 2 
[12/10 12:43:06    456s] (I)       Reading via via4_0 for layer: 3 
[12/10 12:43:06    456s] (I)       Reading via via5_0 for layer: 4 
[12/10 12:43:06    456s] (I)       Reading via via6_0 for layer: 5 
[12/10 12:43:06    456s] (I)       Reading via via7_0 for layer: 6 
[12/10 12:43:06    456s] (I)       Reading via via8_0 for layer: 7 
[12/10 12:43:06    456s] (I)       Reading via via9_0 for layer: 8 
[12/10 12:43:06    456s] (I)       end build via table
[12/10 12:43:06    456s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=574404 numBumpBlks=0 numBoundaryFakeBlks=0
[12/10 12:43:06    456s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/10 12:43:06    456s] (I)       readDataFromPlaceDB
[12/10 12:43:06    456s] (I)       Read net information..
[12/10 12:43:06    456s] [NR-eGR] Read numTotalNets=158652  numIgnoredNets=0
[12/10 12:43:06    456s] (I)       Read testcase time = 0.024 seconds
[12/10 12:43:06    456s] 
[12/10 12:43:06    456s] (I)       Reading via via1_4 for layer: 0 
[12/10 12:43:06    456s] (I)       Reading via via2_8 for layer: 1 
[12/10 12:43:06    456s] (I)       Reading via via3_2 for layer: 2 
[12/10 12:43:06    456s] (I)       Reading via via4_0 for layer: 3 
[12/10 12:43:06    456s] (I)       Reading via via5_0 for layer: 4 
[12/10 12:43:06    456s] (I)       Reading via via6_0 for layer: 5 
[12/10 12:43:06    456s] (I)       Reading via via7_0 for layer: 6 
[12/10 12:43:06    456s] (I)       Reading via via8_0 for layer: 7 
[12/10 12:43:06    456s] (I)       Reading via via9_0 for layer: 8 
[12/10 12:43:06    456s] (I)       build grid graph start
[12/10 12:43:06    456s] (I)       build grid graph end
[12/10 12:43:06    456s] (I)       Model blockage into capacity
[12/10 12:43:06    456s] (I)       Read numBlocks=574404  numPreroutedWires=0  numCapScreens=0
[12/10 12:43:06    456s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/10 12:43:06    456s] (I)       blocked area on Layer2 : 354674794400  (11.02%)
[12/10 12:43:06    456s] (I)       blocked area on Layer3 : 438318249600  (13.62%)
[12/10 12:43:06    456s] (I)       blocked area on Layer4 : 2452849344800  (76.22%)
[12/10 12:43:06    456s] (I)       blocked area on Layer5 : 27193974400  (0.85%)
[12/10 12:43:06    456s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/10 12:43:06    456s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/10 12:43:06    456s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/10 12:43:06    456s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/10 12:43:06    456s] (I)       blocked area on Layer10 : 0  (0.00%)
[12/10 12:43:06    456s] (I)       Modeling time = 0.106 seconds
[12/10 12:43:06    456s] 
[12/10 12:43:06    456s] (I)       Number of ignored nets = 0
[12/10 12:43:06    456s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/10 12:43:06    456s] (I)       Number of clock nets = 1.  Ignored: No
[12/10 12:43:06    456s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/10 12:43:06    456s] (I)       Number of special nets = 0.  Ignored: Yes
[12/10 12:43:06    456s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/10 12:43:06    456s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/10 12:43:06    456s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/10 12:43:06    456s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/10 12:43:06    456s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 12:43:06    456s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/10 12:43:06    456s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2137.7 MB
[12/10 12:43:06    456s] (I)       Ndr track 0 does not exist
[12/10 12:43:06    456s] (I)       Layer1  viaCost=200.00
[12/10 12:43:06    456s] (I)       Layer2  viaCost=200.00
[12/10 12:43:06    456s] (I)       Layer3  viaCost=100.00
[12/10 12:43:06    456s] (I)       Layer4  viaCost=100.00
[12/10 12:43:06    456s] (I)       Layer5  viaCost=100.00
[12/10 12:43:06    456s] (I)       Layer6  viaCost=100.00
[12/10 12:43:06    456s] (I)       Layer7  viaCost=100.00
[12/10 12:43:06    456s] (I)       Layer8  viaCost=100.00
[12/10 12:43:06    456s] (I)       Layer9  viaCost=100.00
[12/10 12:43:06    456s] (I)       ---------------------Grid Graph Info--------------------
[12/10 12:43:06    456s] (I)       routing area        :  (0, 0) - (1795880, 1792000)
[12/10 12:43:06    456s] (I)       core area           :  (4180, 4200) - (1791700, 1787800)
[12/10 12:43:06    456s] (I)       Site Width          :   380  (dbu)
[12/10 12:43:06    456s] (I)       Row Height          :  2800  (dbu)
[12/10 12:43:06    456s] (I)       GCell Width         :  2800  (dbu)
[12/10 12:43:06    456s] (I)       GCell Height        :  2800  (dbu)
[12/10 12:43:06    456s] (I)       grid                :   641   640    10
[12/10 12:43:06    456s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[12/10 12:43:06    456s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[12/10 12:43:06    456s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[12/10 12:43:06    456s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[12/10 12:43:06    456s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[12/10 12:43:06    456s] (I)       First Track Coord   :     0   190   140   450   420   450   980  1010  4340  4370
[12/10 12:43:06    456s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[12/10 12:43:06    456s] (I)       Total num of tracks :     0  4726  6400  3206  3200  3206  1066  1069   559   533
[12/10 12:43:06    456s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/10 12:43:06    456s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/10 12:43:06    456s] (I)       --------------------------------------------------------
[12/10 12:43:06    456s] 
[12/10 12:43:06    456s] [NR-eGR] ============ Routing rule table ============
[12/10 12:43:06    456s] [NR-eGR] Rule id 0. Nets 158652 
[12/10 12:43:06    456s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/10 12:43:06    456s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[12/10 12:43:06    456s] [NR-eGR] ========================================
[12/10 12:43:06    456s] [NR-eGR] 
[12/10 12:43:06    456s] (I)       After initializing earlyGlobalRoute syMemory usage = 2137.7 MB
[12/10 12:43:06    456s] (I)       Loading and dumping file time : 0.90 seconds
[12/10 12:43:06    456s] (I)       ============= Initialization =============
[12/10 12:43:06    456s] (I)       totalPins=664152  totalGlobalPin=662184 (99.70%)
[12/10 12:43:06    456s] (I)       total 2D Cap : 12970604 = (6805286 H, 6165318 V)
[12/10 12:43:06    456s] [NR-eGR] Layer group 1: route 158652 net(s) in layer range [2, 10]
[12/10 12:43:06    456s] (I)       ============  Phase 1a Route ============
[12/10 12:43:07    457s] (I)       Phase 1a runs 0.44 seconds
[12/10 12:43:07    457s] (I)       Usage: 2109761 = (1062731 H, 1047030 V) = (15.62% H, 16.98% V) = (1.488e+06um H, 1.466e+06um V)
[12/10 12:43:07    457s] (I)       
[12/10 12:43:07    457s] (I)       ============  Phase 1b Route ============
[12/10 12:43:07    457s] (I)       Usage: 2109761 = (1062731 H, 1047030 V) = (15.62% H, 16.98% V) = (1.488e+06um H, 1.466e+06um V)
[12/10 12:43:07    457s] (I)       
[12/10 12:43:07    457s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.953665e+06um
[12/10 12:43:07    457s] (I)       ============  Phase 1c Route ============
[12/10 12:43:07    457s] (I)       Usage: 2109761 = (1062731 H, 1047030 V) = (15.62% H, 16.98% V) = (1.488e+06um H, 1.466e+06um V)
[12/10 12:43:07    457s] (I)       
[12/10 12:43:07    457s] (I)       ============  Phase 1d Route ============
[12/10 12:43:07    457s] (I)       Usage: 2109761 = (1062731 H, 1047030 V) = (15.62% H, 16.98% V) = (1.488e+06um H, 1.466e+06um V)
[12/10 12:43:07    457s] (I)       
[12/10 12:43:07    457s] (I)       ============  Phase 1e Route ============
[12/10 12:43:07    457s] (I)       Phase 1e runs 0.00 seconds
[12/10 12:43:07    457s] (I)       Usage: 2109761 = (1062731 H, 1047030 V) = (15.62% H, 16.98% V) = (1.488e+06um H, 1.466e+06um V)
[12/10 12:43:07    457s] (I)       
[12/10 12:43:07    457s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.953665e+06um
[12/10 12:43:07    457s] [NR-eGR] 
[12/10 12:43:07    457s] (I)       ============  Phase 1l Route ============
[12/10 12:43:08    458s] (I)       Phase 1l runs 0.75 seconds
[12/10 12:43:08    458s] (I)       
[12/10 12:43:08    458s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/10 12:43:08    458s] (I)                      OverCon         OverCon         OverCon            
[12/10 12:43:08    458s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[12/10 12:43:08    458s] (I)       Layer            (1-4)           (5-8)           (9-9)    OverCon 
[12/10 12:43:08    458s] (I)       ------------------------------------------------------------------
[12/10 12:43:08    458s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:43:08    458s] (I)       Layer2    5270( 1.29%)      62( 0.02%)       1( 0.00%)   ( 1.30%) 
[12/10 12:43:08    458s] (I)       Layer3      11( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:43:08    458s] (I)       Layer4    8578( 2.76%)       0( 0.00%)       0( 0.00%)   ( 2.76%) 
[12/10 12:43:08    458s] (I)       Layer5      11( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:43:08    458s] (I)       Layer6      42( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 12:43:08    458s] (I)       Layer7       3( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:43:08    458s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:43:08    458s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:43:08    458s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:43:08    458s] (I)       ------------------------------------------------------------------
[12/10 12:43:08    458s] (I)       Total    13915( 0.40%)      62( 0.00%)       1( 0.00%)   ( 0.40%) 
[12/10 12:43:08    458s] (I)       
[12/10 12:43:08    458s] (I)       Total Global Routing Runtime: 1.79 seconds
[12/10 12:43:08    458s] (I)       total 2D Cap : 13226782 = (6871098 H, 6355684 V)
[12/10 12:43:08    458s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/10 12:43:08    458s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[12/10 12:43:08    458s] Early Global Route congestion estimation runtime: 2.75 seconds, mem = 2137.7M
[12/10 12:43:08    458s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/10 12:43:08    458s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[12/10 12:43:08    458s] 
[12/10 12:43:08    458s] ** np local hotspot detection info verbose **
[12/10 12:43:08    458s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/10 12:43:08    458s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/10 12:43:08    458s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[12/10 12:43:08    458s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[12/10 12:43:08    458s] 
[12/10 12:43:08    458s] Skipped repairing congestion.
[12/10 12:43:08    458s] Starting Early Global Route wiring: mem = 2137.7M
[12/10 12:43:08    458s] (I)       ============= track Assignment ============
[12/10 12:43:08    458s] (I)       extract Global 3D Wires
[12/10 12:43:08    458s] (I)       Extract Global WL : time=0.04
[12/10 12:43:08    458s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[12/10 12:43:08    458s] (I)       Initialization real time=0.00 seconds
[12/10 12:43:10    460s] (I)       Kernel real time=1.80 seconds
[12/10 12:43:10    460s] (I)       End Greedy Track Assignment
[12/10 12:43:11    460s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 664094
[12/10 12:43:11    460s] [NR-eGR] Layer2(metal2)(V) length: 1.008803e+06um, number of vias: 1044813
[12/10 12:43:11    460s] [NR-eGR] Layer3(metal3)(H) length: 1.307228e+06um, number of vias: 204391
[12/10 12:43:11    460s] [NR-eGR] Layer4(metal4)(V) length: 1.849339e+05um, number of vias: 87054
[12/10 12:43:11    460s] [NR-eGR] Layer5(metal5)(H) length: 2.443850e+05um, number of vias: 84334
[12/10 12:43:11    460s] [NR-eGR] Layer6(metal6)(V) length: 3.663033e+05um, number of vias: 3293
[12/10 12:43:11    460s] [NR-eGR] Layer7(metal7)(H) length: 2.684907e+04um, number of vias: 1304
[12/10 12:43:11    460s] [NR-eGR] Layer8(metal8)(V) length: 2.817839e+04um, number of vias: 12
[12/10 12:43:11    460s] [NR-eGR] Layer9(metal9)(H) length: 5.040000e+00um, number of vias: 0
[12/10 12:43:11    460s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[12/10 12:43:11    460s] [NR-eGR] Total length: 3.166685e+06um, number of vias: 2089295
[12/10 12:43:11    461s] Early Global Route wiring runtime: 2.92 seconds, mem = 2267.7M
[12/10 12:43:11    461s] End of congRepair (cpu=0:00:05.8, real=0:00:06.0)
[12/10 12:43:11    461s] *** Finishing placeDesign default flow ***
[12/10 12:43:11    461s] **placeDesign ... cpu = 0: 6:44, real = 0: 6:50, mem = 2127.4M **
[12/10 12:43:11    461s] Command spTest is not supported.
[12/10 12:43:11    461s] 
[12/10 12:43:11    461s] *** Summary of all messages that are not suppressed in this session:
[12/10 12:43:11    461s] Severity  ID               Count  Summary                                  
[12/10 12:43:11    461s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/10 12:43:11    461s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/10 12:43:11    461s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/10 12:43:11    461s] *** Message Summary: 3 warning(s), 0 error(s)
[12/10 12:43:11    461s] 
[12/10 12:43:11    461s] <CMD> timeDesign -preCTS -numPaths 200
[12/10 12:43:11    461s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/10 12:43:11    461s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/10 12:43:11    461s] Start to check current routing status for nets...
[12/10 12:43:11    461s] Using hname+ instead name for net compare
[12/10 12:43:12    462s] All nets are already routed correctly.
[12/10 12:43:12    462s] End to check current routing status for nets (mem=2127.4M)
[12/10 12:43:12    462s] Extraction called for design 'eyeriss_top' of instances=156134 and nets=220208 using extraction engine 'preRoute' .
[12/10 12:43:12    462s] PreRoute RC Extraction called for design eyeriss_top.
[12/10 12:43:12    462s] RC Extraction called in multi-corner(1) mode.
[12/10 12:43:12    462s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 12:43:12    462s] Type 'man IMPEXT-6197' for more detail.
[12/10 12:43:12    462s] RCMode: PreRoute
[12/10 12:43:12    462s]       RC Corner Indexes            0   
[12/10 12:43:12    462s] Capacitance Scaling Factor   : 1.00000 
[12/10 12:43:12    462s] Resistance Scaling Factor    : 1.00000 
[12/10 12:43:12    462s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 12:43:12    462s] Clock Res. Scaling Factor    : 1.00000 
[12/10 12:43:12    462s] Shrink Factor                : 1.00000
[12/10 12:43:12    462s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 12:43:12    462s] Updating RC grid for preRoute extraction ...
[12/10 12:43:12    462s] Initializing multi-corner resistance tables ...
[12/10 12:43:13    463s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:00.0  MEM: 2127.426M)
[12/10 12:43:13    463s] Effort level <high> specified for reg2reg path_group
[12/10 12:43:16    466s] #################################################################################
[12/10 12:43:16    466s] # Design Stage: PreRoute
[12/10 12:43:16    466s] # Design Name: eyeriss_top
[12/10 12:43:16    466s] # Design Mode: 45nm
[12/10 12:43:16    466s] # Analysis Mode: MMMC Non-OCV 
[12/10 12:43:16    466s] # Parasitics Mode: No SPEF/RCDB
[12/10 12:43:16    466s] # Signoff Settings: SI Off 
[12/10 12:43:16    466s] #################################################################################
[12/10 12:43:17    467s] AAE_INFO: 1 threads acquired from CTE.
[12/10 12:43:17    467s] Calculate delays in Single mode...
[12/10 12:43:17    467s] Topological Sorting (REAL = 0:00:00.0, MEM = 2188.7M, InitMEM = 2174.1M)
[12/10 12:43:17    467s] End AAE Lib Interpolated Model. (MEM=2207.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 12:43:18    468s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/10 12:43:18    468s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/10 12:43:18    468s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/10 12:43:18    468s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/10 12:43:18    468s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/10 12:43:18    468s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/10 12:43:18    468s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/10 12:43:20    470s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/10 12:43:34    484s] Total number of fetched objects 218752
[12/10 12:43:35    485s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:01.0)
[12/10 12:43:35    485s] End delay calculation. (MEM=2417.6 CPU=0:00:17.8 REAL=0:00:18.0)
[12/10 12:43:35    485s] *** CDM Built up (cpu=0:00:19.1  real=0:00:19.0  mem= 2417.6M) ***
[12/10 12:43:38    488s] *** Done Building Timing Graph (cpu=0:00:21.3 real=0:00:21.0 totSessionCpu=0:08:08 mem=2417.6M)
[12/10 12:43:46    495s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -15.201 | -13.272 | -15.201 |
|           TNS (ns):|-1.36e+05|-82106.0 |-80634.2 |
|    Violating Paths:|  62604  |  37925  |  29593  |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    709 (709)     |  -18.856   |    710 (710)     |
|   max_tran     |   9917 (72986)   |  -11.236   |  10248 (74649)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.891%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[12/10 12:43:46    496s] Total CPU time: 34.75 sec
[12/10 12:43:46    496s] Total Real time: 35.0 sec
[12/10 12:43:46    496s] Total Memory Usage: 2182.636719 Mbytes
[12/10 12:43:46    496s] <CMD> optDesign -preCTS -numPaths 200
[12/10 12:43:46    496s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/10 12:43:46    496s] #spOpts: N=45 mergeVia=F 
[12/10 12:43:46    496s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 12:43:46    496s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 12:43:46    496s] #spOpts: N=45 mergeVia=F 
[12/10 12:43:46    496s] GigaOpt running with 1 threads.
[12/10 12:43:46    496s] Info: 1 threads available for lower-level modules during optimization.
[12/10 12:43:46    496s] #spOpts: N=45 mergeVia=F 
[12/10 12:43:47    497s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2179.4M, totSessionCpu=0:08:17 **
[12/10 12:43:47    497s] Added -handlePreroute to trialRouteMode
[12/10 12:43:47    497s] *** optDesign -preCTS ***
[12/10 12:43:47    497s] DRC Margin: user margin 0.0; extra margin 0.2
[12/10 12:43:47    497s] Setup Target Slack: user slack 0; extra slack 0.1
[12/10 12:43:47    497s] Hold Target Slack: user slack 0
[12/10 12:43:47    497s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/10 12:43:47    497s] Multi-VT timing optimization disabled based on library information.
[12/10 12:43:47    497s] Summary for sequential cells identification: 
[12/10 12:43:47    497s] Identified SBFF number: 16
[12/10 12:43:47    497s] Identified MBFF number: 0
[12/10 12:43:47    497s] Identified SB Latch number: 0
[12/10 12:43:47    497s] Identified MB Latch number: 0
[12/10 12:43:47    497s] Not identified SBFF number: 0
[12/10 12:43:47    497s] Not identified MBFF number: 0
[12/10 12:43:47    497s] Not identified SB Latch number: 0
[12/10 12:43:47    497s] Not identified MB Latch number: 0
[12/10 12:43:47    497s] Number of sequential cells which are not FFs: 13
[12/10 12:43:47    497s] 
[12/10 12:43:47    497s] Start to check current routing status for nets...
[12/10 12:43:47    497s] Using hname+ instead name for net compare
[12/10 12:43:48    498s] All nets are already routed correctly.
[12/10 12:43:48    498s] End to check current routing status for nets (mem=2179.4M)
[12/10 12:43:54    504s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -15.201 |
|           TNS (ns):|-1.36e+05|
|    Violating Paths:|  62604  |
|          All Paths:|1.71e+05 |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    709 (709)     |  -18.856   |    710 (710)     |
|   max_tran     |   9917 (72986)   |  -11.236   |  10248 (74649)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.891%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2187.4M, totSessionCpu=0:08:25 **
[12/10 12:43:54    504s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/10 12:43:54    504s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 12:43:54    504s] ### Creating PhyDesignMc. totSessionCpu=0:08:25 mem=2187.4M
[12/10 12:43:54    504s] #spOpts: N=45 mergeVia=F 
[12/10 12:43:55    505s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:25 mem=2187.4M
[12/10 12:43:55    505s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 12:43:55    505s] ### Creating PhyDesignMc. totSessionCpu=0:08:26 mem=2187.4M
[12/10 12:43:55    505s] #spOpts: N=45 mergeVia=F 
[12/10 12:43:55    505s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:26 mem=2187.4M
[12/10 12:43:55    506s] *** Starting optimizing excluded clock nets MEM= 2187.4M) ***
[12/10 12:43:55    506s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2187.4M) ***
[12/10 12:43:55    506s] Summary for sequential cells identification: 
[12/10 12:43:55    506s] Identified SBFF number: 16
[12/10 12:43:55    506s] Identified MBFF number: 0
[12/10 12:43:55    506s] Identified SB Latch number: 0
[12/10 12:43:55    506s] Identified MB Latch number: 0
[12/10 12:43:55    506s] Not identified SBFF number: 0
[12/10 12:43:55    506s] Not identified MBFF number: 0
[12/10 12:43:55    506s] Not identified SB Latch number: 0
[12/10 12:43:55    506s] Not identified MB Latch number: 0
[12/10 12:43:55    506s] Number of sequential cells which are not FFs: 13
[12/10 12:43:55    506s] 
[12/10 12:43:55    506s] The useful skew maximum allowed delay is: 0.2
[12/10 12:43:59    509s] Info: 1 clock net  excluded from IPO operation.
[12/10 12:43:59    509s] ### Creating LA Mngr. totSessionCpu=0:08:30 mem=2192.7M
[12/10 12:43:59    510s] ### Creating LA Mngr, finished. totSessionCpu=0:08:30 mem=2198.7M
[12/10 12:44:00    510s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 12:44:00    510s] ### Creating PhyDesignMc. totSessionCpu=0:08:30 mem=2198.7M
[12/10 12:44:00    510s] #spOpts: N=45 
[12/10 12:44:00    510s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:31 mem=2198.7M
[12/10 12:44:00    510s] ### Creating LA Mngr. totSessionCpu=0:08:31 mem=2198.7M
[12/10 12:44:00    510s] ### Creating LA Mngr, finished. totSessionCpu=0:08:31 mem=2198.7M
[12/10 12:44:00    510s] *info: There are 9 candidate Buffer cells
[12/10 12:44:00    510s] *info: There are 6 candidate Inverter cells
[12/10 12:44:01    511s] ### Creating LA Mngr. totSessionCpu=0:08:32 mem=2359.6M
[12/10 12:44:01    511s] ### Creating LA Mngr, finished. totSessionCpu=0:08:32 mem=2359.6M
[12/10 12:44:01    511s] 
[12/10 12:44:01    511s] Netlist preparation processing... 
[12/10 12:44:01    512s] Removed 0 instance
[12/10 12:44:01    512s] *info: Marking 0 isolation instances dont touch
[12/10 12:44:01    512s] *info: Marking 0 level shifter instances dont touch
[12/10 12:44:07    518s] Begin: GigaOpt high fanout net optimization
[12/10 12:44:08    518s] Info: 1 clock net  excluded from IPO operation.
[12/10 12:44:08    518s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 12:44:08    518s] ### Creating PhyDesignMc. totSessionCpu=0:08:39 mem=2309.7M
[12/10 12:44:08    518s] #spOpts: N=45 mergeVia=F 
[12/10 12:44:08    518s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:39 mem=2309.7M
[12/10 12:44:09    519s] ### Creating LA Mngr. totSessionCpu=0:08:40 mem=2309.7M
[12/10 12:44:09    519s] ### Creating LA Mngr, finished. totSessionCpu=0:08:40 mem=2309.7M
[12/10 12:44:14    525s] +----------+---------+--------+-----------+------------+--------+
[12/10 12:44:14    525s] | Density  | Commits |  WNS   |    TNS    |    Real    |  Mem   |
[12/10 12:44:14    525s] +----------+---------+--------+-----------+------------+--------+
[12/10 12:44:14    525s] |    61.89%|        -| -15.201|-136187.337|   0:00:00.0| 2443.2M|
[12/10 12:44:14    525s] Info: violation cost 60.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 60.000000, glitch 0.000000)
[12/10 12:44:24    535s] Info: violation cost 17.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 17.000000, glitch 0.000000)
[12/10 12:44:24    535s] |    62.22%|     1268|  -7.183|  -6246.876|   0:00:10.0| 2501.2M|
[12/10 12:44:24    535s] +----------+---------+--------+-----------+------------+--------+
[12/10 12:44:24    535s] 
[12/10 12:44:24    535s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:10.0 real=0:00:10.0 mem=2501.2M) ***
[12/10 12:44:24    535s] 
[12/10 12:44:24    535s] ###############################################################################
[12/10 12:44:24    535s] #
[12/10 12:44:24    535s] #  Large fanout net report:  
[12/10 12:44:24    535s] #     - there area 24 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/10 12:44:24    535s] #     - current density: 62.22
[12/10 12:44:24    535s] #
[12/10 12:44:24    535s] #  List of high fanout nets:
[12/10 12:44:24    535s] #        Net(1):  buf_array_inst_ifmap_buffer_inst/FE_DBTN14_buf_array_inst_ifmap_rd_addr_r_1: (fanouts = 375)
[12/10 12:44:24    535s] #        Net(2):  buf_array_inst_ifmap_buffer_inst/n_1656: (fanouts = 288)
[12/10 12:44:24    535s] #        Net(3):  buf_array_inst_ifmap_buffer_inst/n_1567: (fanouts = 278)
[12/10 12:44:24    535s] #        Net(4):  buf_array_inst_ifmap_buffer_inst/FE_DBTN11_n_1558: (fanouts = 255)
[12/10 12:44:24    535s] #        Net(5):  buf_array_inst_ifmap_buffer_inst/FE_DBTN13_n_1518: (fanouts = 199)
[12/10 12:44:24    535s] #        Net(6):  buf_array_inst_ifmap_buffer_inst/n_1601: (fanouts = 196)
[12/10 12:44:24    535s] #        Net(7):  buf_array_inst_ifmap_buffer_inst/n_1599: (fanouts = 189)
[12/10 12:44:24    535s] #        Net(8):  buf_array_inst_ifmap_buffer_inst/FE_DBTN10_n_1540: (fanouts = 183)
[12/10 12:44:24    535s] #        Net(9):  buf_array_inst_ifmap_buffer_inst/n_1581: (fanouts = 166)
[12/10 12:44:24    535s] #        Net(10):  buf_array_inst_ifmap_buffer_inst/n_22462: (fanouts = 158)
[12/10 12:44:24    535s] #        Net(11):  buf_array_inst_ifmap_buffer_inst/n_1550: (fanouts = 157)
[12/10 12:44:24    535s] #        Net(12):  buf_array_inst_ifmap_buffer_inst/n_1597: (fanouts = 146)
[12/10 12:44:24    535s] #        Net(13):  buf_array_inst_ifmap_buffer_inst/n_1602: (fanouts = 146)
[12/10 12:44:24    535s] #        Net(14):  buf_array_inst_ifmap_buffer_inst/n_1537: (fanouts = 145)
[12/10 12:44:24    535s] #        Net(15):  buf_array_inst_ifmap_buffer_inst/n_1608: (fanouts = 142)
[12/10 12:44:24    535s] #        Net(16):  buf_array_inst_ifmap_buffer_inst/n_1659: (fanouts = 139)
[12/10 12:44:24    535s] #        Net(17):  buf_array_inst_ifmap_buffer_inst/FE_DBTN1_n_1602: (fanouts = 127)
[12/10 12:44:24    535s] #        Net(18):  noc_inst/n_31843: (fanouts = 123)
[12/10 12:44:24    535s] #        Net(19):  buf_array_inst_ifmap_buffer_inst/n_1615: (fanouts = 111)
[12/10 12:44:24    535s] #        Net(20):  buf_array_inst_ifmap_buffer_inst/n_1668: (fanouts = 104)
[12/10 12:44:24    535s] #        Net(21):  buf_array_inst_ifmap_buffer_inst/n_33238: (fanouts = 102)
[12/10 12:44:24    535s] #        Net(22):  buf_array_inst_ifmap_buffer_inst/n_1558: (fanouts = 100)
[12/10 12:44:24    535s] #        Net(23):  buf_array_inst_ifmap_buffer_inst/n_1545: (fanouts = 95)
[12/10 12:44:24    535s] #        Net(24):  buf_array_inst_ifmap_buffer_inst/n_1530: (fanouts = 94)
[12/10 12:44:24    535s] #
[12/10 12:44:24    535s] ###############################################################################
[12/10 12:44:24    535s] **** Begin NDR-Layer Usage Statistics ****
[12/10 12:44:24    535s] 0 Ndr or Layer constraints added by optimization 
[12/10 12:44:24    535s] **** End NDR-Layer Usage Statistics ****
[12/10 12:44:24    535s] 
[12/10 12:44:24    535s] 
[12/10 12:44:24    535s] =======================================================================
[12/10 12:44:24    535s]                 Reasons for remaining drv violations
[12/10 12:44:24    535s] =======================================================================
[12/10 12:44:24    535s] *info: Total 24 net(s) have violations which never been worked on.
[12/10 12:44:24    535s] 
[12/10 12:44:25    535s] End: GigaOpt high fanout net optimization
[12/10 12:44:25    535s] Begin: GigaOpt DRV Optimization
[12/10 12:44:25    535s] Info: 1 clock net  excluded from IPO operation.
[12/10 12:44:25    535s] PhyDesignGrid: maxLocalDensity 3.00
[12/10 12:44:25    535s] ### Creating PhyDesignMc. totSessionCpu=0:08:56 mem=2482.2M
[12/10 12:44:25    535s] #spOpts: N=45 mergeVia=F 
[12/10 12:44:25    536s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:56 mem=2482.2M
[12/10 12:44:26    536s] ### Creating LA Mngr. totSessionCpu=0:08:57 mem=2482.2M
[12/10 12:44:26    536s] ### Creating LA Mngr, finished. totSessionCpu=0:08:57 mem=2482.2M
[12/10 12:44:27    537s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 12:44:27    537s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[12/10 12:44:27    537s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 12:44:27    537s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[12/10 12:44:27    537s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 12:44:28    538s] Info: violation cost 858333.937500 (cap = 323500.125000, tran = 534786.125000, len = 0.000000, fanout load = 0.000000, fanout count = 44.000000, glitch 0.000000)
[12/10 12:44:28    539s] | 12726   |149975   |    -4.19   |  1110   |   1110  |    -1.62   |     0   |     0   |     0   |     0   | -7.18 |          0|          0|          0|  62.22  |            |           |
[12/10 12:45:56    626s] Info: violation cost 14329.490234 (cap = 14139.697266, tran = 189.794617, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 12:45:57    626s] |    80   |   392   |    -0.04   |    57   |     57  |    -0.01   |     0   |     0   |     0   |     0   | -1.15 |       7627|        922|       4169|  63.18  |     0:01:28|    2556.2M|
[12/10 12:45:57    627s] Info: violation cost 9051.916016 (cap = 8872.774414, tran = 179.142838, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 12:45:58    627s] |    57   |   114   |    -0.04   |    57   |     57  |    -0.00   |     0   |     0   |     0   |     0   | -1.15 |         71|          0|         20|  63.19  |   0:00:00.0|    2556.2M|
[12/10 12:45:58    627s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 12:45:58    627s] **** Begin NDR-Layer Usage Statistics ****
[12/10 12:45:58    627s] Layer 4 has 1773 constrained nets 
[12/10 12:45:58    627s] **** End NDR-Layer Usage Statistics ****
[12/10 12:45:58    627s] 
[12/10 12:45:58    627s] 
[12/10 12:45:58    627s] =======================================================================
[12/10 12:45:58    627s]                 Reasons for remaining drv violations
[12/10 12:45:58    627s] =======================================================================
[12/10 12:45:58    627s] *info: Total 57 net(s) have violations which never been worked on.
[12/10 12:45:58    627s] 
[12/10 12:45:58    627s] 
[12/10 12:45:58    627s] *** Finish DRV Fixing (cpu=0:01:31 real=0:01:32 mem=2556.2M) ***
[12/10 12:45:58    627s] 
[12/10 12:45:58    628s] End: GigaOpt DRV Optimization
[12/10 12:45:58    628s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/10 12:45:58    628s] **optDesign ... cpu = 0:02:11, real = 0:02:11, mem = 2384.3M, totSessionCpu=0:10:28 **
[12/10 12:45:58    628s] Begin: GigaOpt Global Optimization
[12/10 12:45:58    628s] *info: use new DP (enabled)
[12/10 12:45:58    628s] Info: 1 clock net  excluded from IPO operation.
[12/10 12:45:58    628s] PhyDesignGrid: maxLocalDensity 1.20
[12/10 12:45:58    628s] ### Creating PhyDesignMc. totSessionCpu=0:10:29 mem=2384.3M
[12/10 12:45:58    628s] #spOpts: N=45 mergeVia=F 
[12/10 12:45:59    628s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:29 mem=2384.3M
[12/10 12:45:59    629s] ### Creating LA Mngr. totSessionCpu=0:10:30 mem=2384.3M
[12/10 12:45:59    629s] ### Creating LA Mngr, finished. totSessionCpu=0:10:30 mem=2384.3M
[12/10 12:46:00    630s] *info: 1 clock net excluded
[12/10 12:46:00    630s] *info: 2 special nets excluded.
[12/10 12:46:00    630s] *info: 1454 no-driver nets excluded.
[12/10 12:46:25    655s] ** GigaOpt Global Opt WNS Slack -1.151  TNS Slack -996.348 
[12/10 12:46:25    655s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 12:46:25    655s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 12:46:25    655s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 12:46:25    655s] |  -1.151|-996.348|    63.19%|   0:00:00.0| 2551.9M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[2]/D   |
[12/10 12:46:59    689s] |  -0.892|-273.168|    63.28%|   0:00:34.0| 2656.2M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[12]/D  |
[12/10 12:47:29    718s] |  -0.693|-141.887|    63.35%|   0:00:30.0| 2677.9M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[12]/D  |
[12/10 12:47:47    736s] |  -0.629|-104.387|    63.40%|   0:00:18.0| 2677.9M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[14]/D  |
[12/10 12:48:35    785s] |  -0.584| -41.122|    63.48%|   0:00:48.0| 2677.9M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[12]/D  |
[12/10 12:49:06    815s] |  -0.384| -30.313|    63.52%|   0:00:31.0| 2752.6M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[15]/D  |
[12/10 12:49:15    824s] |  -0.361| -29.453|    63.54%|   0:00:09.0| 2752.6M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[9]/D   |
[12/10 12:49:19    829s] |  -0.323| -28.238|    63.55%|   0:00:04.0| 2752.6M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[9]/D   |
[12/10 12:49:27    836s] |  -0.285| -23.077|    63.59%|   0:00:08.0| 2752.6M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[9]/D   |
[12/10 12:49:57    866s] |  -0.250| -20.609|    63.61%|   0:00:30.0| 2729.7M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[3]/D   |
[12/10 12:50:03    872s] |  -0.250| -20.302|    63.62%|   0:00:06.0| 2690.6M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[3]/D   |
[12/10 12:50:07    876s] |  -0.248| -20.053|    63.64%|   0:00:04.0| 2690.6M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[3]/D   |
[12/10 12:50:12    882s] |  -0.219| -18.730|    63.68%|   0:00:05.0| 2690.6M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[4]/D   |
[12/10 12:50:37    906s] |  -0.158| -17.030|    63.70%|   0:00:25.0| 2747.9M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[13]/D  |
[12/10 12:50:43    912s] |  -0.158| -16.808|    63.72%|   0:00:06.0| 2690.7M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[13]/D  |
[12/10 12:50:46    915s] |  -0.140| -16.476|    63.73%|   0:00:03.0| 2690.7M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[15]/D  |
[12/10 12:50:50    920s] |  -0.140| -15.508|    63.77%|   0:00:04.0| 2690.7M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[15]/D  |
[12/10 12:51:01    930s] |  -0.108| -10.901|    63.78%|   0:00:11.0| 2767.0M|        an|  default| buf_array_inst_ifmap_buffer_inst/data_o_reg[4]/D   |
[12/10 12:51:01    930s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 12:51:01    930s] 
[12/10 12:51:01    930s] *** Finish pre-CTS Global Setup Fixing (cpu=0:04:36 real=0:04:36 mem=2767.0M) ***
[12/10 12:51:01    930s] 
[12/10 12:51:01    930s] *** Finish pre-CTS Setup Fixing (cpu=0:04:36 real=0:04:36 mem=2767.0M) ***
[12/10 12:51:01    930s] **** Begin NDR-Layer Usage Statistics ****
[12/10 12:51:01    930s] Layer 4 has 3358 constrained nets 
[12/10 12:51:01    930s] Layer 7 has 50 constrained nets 
[12/10 12:51:01    930s] **** End NDR-Layer Usage Statistics ****
[12/10 12:51:01    930s] ** GigaOpt Global Opt End WNS Slack -0.108  TNS Slack -10.900 
[12/10 12:51:02    931s] End: GigaOpt Global Optimization
[12/10 12:51:02    931s] 
[12/10 12:51:02    931s] Active setup views:
[12/10 12:51:02    931s]  an
[12/10 12:51:02    931s]   Dominating endpoints: 0
[12/10 12:51:02    931s]   Dominating TNS: -0.000
[12/10 12:51:02    931s] 
[12/10 12:51:02    931s] *** Timing NOT met, worst failing slack is -0.108
[12/10 12:51:02    931s] *** Check timing (0:00:00.2)
[12/10 12:51:02    932s] Info: 1 clock net  excluded from IPO operation.
[12/10 12:51:02    932s] ### Creating LA Mngr. totSessionCpu=0:15:32 mem=2452.4M
[12/10 12:51:02    932s] ### Creating LA Mngr, finished. totSessionCpu=0:15:32 mem=2452.4M
[12/10 12:51:03    932s] Begin: Area Reclaim Optimization
[12/10 12:51:03    932s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 12:51:03    932s] ### Creating PhyDesignMc. totSessionCpu=0:15:32 mem=2603.2M
[12/10 12:51:03    932s] #spOpts: N=45 mergeVia=F 
[12/10 12:51:03    932s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:33 mem=2603.2M
[12/10 12:51:04    933s] ### Creating LA Mngr. totSessionCpu=0:15:33 mem=2603.2M
[12/10 12:51:04    933s] ### Creating LA Mngr, finished. totSessionCpu=0:15:33 mem=2603.2M
[12/10 12:51:05    934s] Reclaim Optimization WNS Slack -0.108  TNS Slack -10.900 Density 63.78
[12/10 12:51:05    934s] +----------+---------+--------+--------+------------+--------+
[12/10 12:51:05    934s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/10 12:51:05    934s] +----------+---------+--------+--------+------------+--------+
[12/10 12:51:05    934s] |    63.78%|        -|  -0.108| -10.900|   0:00:00.0| 2623.0M|
[12/10 12:51:08    937s] |    63.78%|        1|  -0.108| -10.901|   0:00:03.0| 2633.1M|
[12/10 12:51:19    948s] |    63.78%|     2444|  -0.109| -10.900|   0:00:11.0| 2652.2M|
[12/10 12:51:26    955s] |    63.76%|      224|  -0.109| -10.847|   0:00:07.0| 2652.2M|
[12/10 12:51:35    964s] |    63.64%|     1926|  -0.109| -10.625|   0:00:09.0| 2652.2M|
[12/10 12:51:36    965s] |    63.64%|       48|  -0.109| -10.625|   0:00:01.0| 2652.2M|
[12/10 12:51:36    965s] |    63.64%|        0|  -0.109| -10.625|   0:00:00.0| 2652.2M|
[12/10 12:51:36    965s] +----------+---------+--------+--------+------------+--------+
[12/10 12:51:36    965s] Reclaim Optimization End WNS Slack -0.109  TNS Slack -10.625 Density 63.64
[12/10 12:51:36    965s] 
[12/10 12:51:36    965s] ** Summary: Restruct = 1 Buffer Deletion = 144 Declone = 101 Resize = 1876 **
[12/10 12:51:36    965s] --------------------------------------------------------------
[12/10 12:51:36    965s] |                                   | Total     | Sequential |
[12/10 12:51:36    965s] --------------------------------------------------------------
[12/10 12:51:36    965s] | Num insts resized                 |    1850  |      13    |
[12/10 12:51:36    965s] | Num insts undone                  |      98  |       0    |
[12/10 12:51:36    965s] | Num insts Downsized               |    1850  |      13    |
[12/10 12:51:36    965s] | Num insts Samesized               |       0  |       0    |
[12/10 12:51:36    965s] | Num insts Upsized                 |       0  |       0    |
[12/10 12:51:36    965s] | Num multiple commits+uncommits    |      26  |       -    |
[12/10 12:51:36    965s] --------------------------------------------------------------
[12/10 12:51:36    965s] **** Begin NDR-Layer Usage Statistics ****
[12/10 12:51:36    965s] Layer 4 has 926 constrained nets 
[12/10 12:51:36    965s] Layer 7 has 39 constrained nets 
[12/10 12:51:36    965s] **** End NDR-Layer Usage Statistics ****
[12/10 12:51:36    965s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:33.6) (real = 0:00:33.0) **
[12/10 12:51:37    966s] Executing incremental physical updates
[12/10 12:51:37    966s] Executing incremental physical updates
[12/10 12:51:37    966s] *** Finished Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=2456.18M, totSessionCpu=0:16:06).
[12/10 12:51:38    967s] **INFO: Flow update: Design is easy to close.
[12/10 12:51:38    967s] setup target slack: 0.1
[12/10 12:51:38    967s] extra slack: 0.1
[12/10 12:51:38    967s] std delay: 0.0078
[12/10 12:51:38    967s] real setup target slack: 0.0078
[12/10 12:51:38    967s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 12:51:38    967s] ### Creating PhyDesignMc. totSessionCpu=0:16:08 mem=2474.2M
[12/10 12:51:38    967s] #spOpts: N=45 
[12/10 12:51:38    968s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:08 mem=2474.2M
[12/10 12:51:39    968s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[12/10 12:51:39    968s] [NR-eGR] Started earlyGlobalRoute kernel
[12/10 12:51:39    968s] [NR-eGR] Initial Peak syMemory usage = 2474.2 MB
[12/10 12:51:39    968s] (I)       Reading DB...
[12/10 12:51:39    969s] (I)       congestionReportName   : 
[12/10 12:51:39    969s] (I)       layerRangeFor2DCongestion : 
[12/10 12:51:39    969s] (I)       buildTerm2TermWires    : 0
[12/10 12:51:39    969s] (I)       doTrackAssignment      : 1
[12/10 12:51:39    969s] (I)       dumpBookshelfFiles     : 0
[12/10 12:51:39    969s] (I)       numThreads             : 1
[12/10 12:51:39    969s] (I)       bufferingAwareRouting  : false
[12/10 12:51:39    969s] [NR-eGR] honorMsvRouteConstraint: false
[12/10 12:51:39    969s] (I)       honorPin               : false
[12/10 12:51:39    969s] (I)       honorPinGuide          : true
[12/10 12:51:39    969s] (I)       honorPartition         : false
[12/10 12:51:39    969s] (I)       allowPartitionCrossover: false
[12/10 12:51:39    969s] (I)       honorSingleEntry       : true
[12/10 12:51:39    969s] (I)       honorSingleEntryStrong : true
[12/10 12:51:39    969s] (I)       handleViaSpacingRule   : false
[12/10 12:51:39    969s] (I)       handleEolSpacingRule   : false
[12/10 12:51:39    969s] (I)       PDConstraint           : none
[12/10 12:51:39    969s] (I)       expBetterNDRHandling   : false
[12/10 12:51:39    969s] [NR-eGR] honorClockSpecNDR      : 0
[12/10 12:51:39    969s] (I)       routingEffortLevel     : 3
[12/10 12:51:39    969s] (I)       effortLevel            : standard
[12/10 12:51:39    969s] [NR-eGR] minRouteLayer          : 2
[12/10 12:51:39    969s] [NR-eGR] maxRouteLayer          : 127
[12/10 12:51:39    969s] (I)       relaxedTopLayerCeiling : 127
[12/10 12:51:39    969s] (I)       relaxedBottomLayerFloor: 2
[12/10 12:51:39    969s] (I)       numRowsPerGCell        : 1
[12/10 12:51:39    969s] (I)       speedUpLargeDesign     : 0
[12/10 12:51:39    969s] (I)       multiThreadingTA       : 1
[12/10 12:51:39    969s] (I)       blkAwareLayerSwitching : 1
[12/10 12:51:39    969s] (I)       optimizationMode       : false
[12/10 12:51:39    969s] (I)       routeSecondPG          : false
[12/10 12:51:39    969s] (I)       scenicRatioForLayerRelax: 0.00
[12/10 12:51:39    969s] (I)       detourLimitForLayerRelax: 0.00
[12/10 12:51:39    969s] (I)       punchThroughDistance   : 500.00
[12/10 12:51:39    969s] (I)       scenicBound            : 1.15
[12/10 12:51:39    969s] (I)       maxScenicToAvoidBlk    : 100.00
[12/10 12:51:39    969s] (I)       source-to-sink ratio   : 0.00
[12/10 12:51:39    969s] (I)       targetCongestionRatioH : 1.00
[12/10 12:51:39    969s] (I)       targetCongestionRatioV : 1.00
[12/10 12:51:39    969s] (I)       layerCongestionRatio   : 0.70
[12/10 12:51:39    969s] (I)       m1CongestionRatio      : 0.10
[12/10 12:51:39    969s] (I)       m2m3CongestionRatio    : 0.70
[12/10 12:51:39    969s] (I)       localRouteEffort       : 1.00
[12/10 12:51:39    969s] (I)       numSitesBlockedByOneVia: 8.00
[12/10 12:51:39    969s] (I)       supplyScaleFactorH     : 1.00
[12/10 12:51:39    969s] (I)       supplyScaleFactorV     : 1.00
[12/10 12:51:39    969s] (I)       highlight3DOverflowFactor: 0.00
[12/10 12:51:39    969s] (I)       doubleCutViaModelingRatio: 0.00
[12/10 12:51:39    969s] (I)       routeVias              : 
[12/10 12:51:39    969s] (I)       readTROption           : true
[12/10 12:51:39    969s] (I)       extraSpacingFactor     : 1.00
[12/10 12:51:39    969s] [NR-eGR] numTracksPerClockWire  : 0
[12/10 12:51:39    969s] (I)       routeSelectedNetsOnly  : false
[12/10 12:51:39    969s] (I)       clkNetUseMaxDemand     : false
[12/10 12:51:39    969s] (I)       extraDemandForClocks   : 0
[12/10 12:51:39    969s] (I)       steinerRemoveLayers    : false
[12/10 12:51:39    969s] (I)       demoteLayerScenicScale : 1.00
[12/10 12:51:39    969s] (I)       nonpreferLayerCostScale : 1.00
[12/10 12:51:39    969s] (I)       spanningTreeRefinement : false
[12/10 12:51:39    969s] (I)       spanningTreeRefinementAlpha : -1.00
[12/10 12:51:39    969s] (I)       before initializing RouteDB syMemory usage = 2632.2 MB
[12/10 12:51:39    969s] (I)       starting read tracks
[12/10 12:51:39    969s] (I)       build grid graph
[12/10 12:51:39    969s] (I)       build grid graph start
[12/10 12:51:39    969s] [NR-eGR] Layer1 has no routable track
[12/10 12:51:39    969s] [NR-eGR] Layer2 has single uniform track structure
[12/10 12:51:39    969s] [NR-eGR] Layer3 has single uniform track structure
[12/10 12:51:39    969s] [NR-eGR] Layer4 has single uniform track structure
[12/10 12:51:39    969s] [NR-eGR] Layer5 has single uniform track structure
[12/10 12:51:39    969s] [NR-eGR] Layer6 has single uniform track structure
[12/10 12:51:39    969s] [NR-eGR] Layer7 has single uniform track structure
[12/10 12:51:39    969s] [NR-eGR] Layer8 has single uniform track structure
[12/10 12:51:39    969s] [NR-eGR] Layer9 has single uniform track structure
[12/10 12:51:39    969s] [NR-eGR] Layer10 has single uniform track structure
[12/10 12:51:39    969s] (I)       build grid graph end
[12/10 12:51:39    969s] (I)       numViaLayers=9
[12/10 12:51:39    969s] (I)       Reading via via1_8 for layer: 0 
[12/10 12:51:39    969s] (I)       Reading via via2_8 for layer: 1 
[12/10 12:51:39    969s] (I)       Reading via via3_2 for layer: 2 
[12/10 12:51:39    969s] (I)       Reading via via4_0 for layer: 3 
[12/10 12:51:39    969s] (I)       Reading via via5_0 for layer: 4 
[12/10 12:51:39    969s] (I)       Reading via via6_0 for layer: 5 
[12/10 12:51:39    969s] (I)       Reading via via7_0 for layer: 6 
[12/10 12:51:39    969s] (I)       Reading via via8_0 for layer: 7 
[12/10 12:51:39    969s] (I)       Reading via via9_0 for layer: 8 
[12/10 12:51:39    969s] (I)       end build via table
[12/10 12:51:39    969s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=574404 numBumpBlks=0 numBoundaryFakeBlks=0
[12/10 12:51:39    969s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/10 12:51:39    969s] (I)       readDataFromPlaceDB
[12/10 12:51:39    969s] (I)       Read net information..
[12/10 12:51:39    969s] [NR-eGR] Read numTotalNets=168947  numIgnoredNets=0
[12/10 12:51:39    969s] (I)       Read testcase time = 0.025 seconds
[12/10 12:51:39    969s] 
[12/10 12:51:39    969s] (I)       Reading via via1_8 for layer: 0 
[12/10 12:51:39    969s] (I)       Reading via via2_8 for layer: 1 
[12/10 12:51:39    969s] (I)       Reading via via3_2 for layer: 2 
[12/10 12:51:39    969s] (I)       Reading via via4_0 for layer: 3 
[12/10 12:51:39    969s] (I)       Reading via via5_0 for layer: 4 
[12/10 12:51:39    969s] (I)       Reading via via6_0 for layer: 5 
[12/10 12:51:39    969s] (I)       Reading via via7_0 for layer: 6 
[12/10 12:51:39    969s] (I)       Reading via via8_0 for layer: 7 
[12/10 12:51:39    969s] (I)       Reading via via9_0 for layer: 8 
[12/10 12:51:39    969s] (I)       build grid graph start
[12/10 12:51:39    969s] (I)       build grid graph end
[12/10 12:51:39    969s] (I)       Model blockage into capacity
[12/10 12:51:39    969s] (I)       Read numBlocks=574404  numPreroutedWires=0  numCapScreens=0
[12/10 12:51:40    969s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/10 12:51:40    969s] (I)       blocked area on Layer2 : 354674794400  (11.02%)
[12/10 12:51:40    969s] (I)       blocked area on Layer3 : 438318249600  (13.62%)
[12/10 12:51:40    969s] (I)       blocked area on Layer4 : 2452849344800  (76.22%)
[12/10 12:51:40    969s] (I)       blocked area on Layer5 : 27193974400  (0.85%)
[12/10 12:51:40    969s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/10 12:51:40    969s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/10 12:51:40    969s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/10 12:51:40    969s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/10 12:51:40    969s] (I)       blocked area on Layer10 : 0  (0.00%)
[12/10 12:51:40    969s] (I)       Modeling time = 0.100 seconds
[12/10 12:51:40    969s] 
[12/10 12:51:40    969s] (I)       Number of ignored nets = 0
[12/10 12:51:40    969s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/10 12:51:40    969s] (I)       Number of clock nets = 1.  Ignored: No
[12/10 12:51:40    969s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/10 12:51:40    969s] (I)       Number of special nets = 0.  Ignored: Yes
[12/10 12:51:40    969s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/10 12:51:40    969s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/10 12:51:40    969s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/10 12:51:40    969s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/10 12:51:40    969s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 12:51:40    969s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/10 12:51:40    969s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2660.5 MB
[12/10 12:51:40    969s] (I)       Ndr track 0 does not exist
[12/10 12:51:40    969s] (I)       Layer1  viaCost=200.00
[12/10 12:51:40    969s] (I)       Layer2  viaCost=200.00
[12/10 12:51:40    969s] (I)       Layer3  viaCost=100.00
[12/10 12:51:40    969s] (I)       Layer4  viaCost=100.00
[12/10 12:51:40    969s] (I)       Layer5  viaCost=100.00
[12/10 12:51:40    969s] (I)       Layer6  viaCost=100.00
[12/10 12:51:40    969s] (I)       Layer7  viaCost=100.00
[12/10 12:51:40    969s] (I)       Layer8  viaCost=100.00
[12/10 12:51:40    969s] (I)       Layer9  viaCost=100.00
[12/10 12:51:40    969s] (I)       ---------------------Grid Graph Info--------------------
[12/10 12:51:40    969s] (I)       routing area        :  (0, 0) - (1795880, 1792000)
[12/10 12:51:40    969s] (I)       core area           :  (4180, 4200) - (1791700, 1787800)
[12/10 12:51:40    969s] (I)       Site Width          :   380  (dbu)
[12/10 12:51:40    969s] (I)       Row Height          :  2800  (dbu)
[12/10 12:51:40    969s] (I)       GCell Width         :  2800  (dbu)
[12/10 12:51:40    969s] (I)       GCell Height        :  2800  (dbu)
[12/10 12:51:40    969s] (I)       grid                :   641   640    10
[12/10 12:51:40    969s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[12/10 12:51:40    969s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[12/10 12:51:40    969s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[12/10 12:51:40    969s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[12/10 12:51:40    969s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[12/10 12:51:40    969s] (I)       First Track Coord   :     0   190   140   450   420   450   980  1010  4340  4370
[12/10 12:51:40    969s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[12/10 12:51:40    969s] (I)       Total num of tracks :     0  4726  6400  3206  3200  3206  1066  1069   559   533
[12/10 12:51:40    969s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/10 12:51:40    969s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/10 12:51:40    969s] (I)       --------------------------------------------------------
[12/10 12:51:40    969s] 
[12/10 12:51:40    969s] [NR-eGR] ============ Routing rule table ============
[12/10 12:51:40    969s] [NR-eGR] Rule id 0. Nets 168947 
[12/10 12:51:40    969s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/10 12:51:40    969s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[12/10 12:51:40    969s] [NR-eGR] ========================================
[12/10 12:51:40    969s] [NR-eGR] 
[12/10 12:51:40    969s] (I)       After initializing earlyGlobalRoute syMemory usage = 2660.5 MB
[12/10 12:51:40    969s] (I)       Loading and dumping file time : 0.87 seconds
[12/10 12:51:40    969s] (I)       ============= Initialization =============
[12/10 12:51:40    969s] (I)       totalPins=684737  totalGlobalPin=675044 (98.58%)
[12/10 12:51:40    969s] (I)       total 2D Cap : 6833656 = (3078741 H, 3754915 V)
[12/10 12:51:40    969s] [NR-eGR] Layer group 1: route 965 net(s) in layer range [4, 10]
[12/10 12:51:40    969s] (I)       ============  Phase 1a Route ============
[12/10 12:51:40    969s] (I)       Phase 1a runs 0.01 seconds
[12/10 12:51:40    969s] (I)       Usage: 95518 = (56581 H, 38937 V) = (1.84% H, 1.04% V) = (7.921e+04um H, 5.451e+04um V)
[12/10 12:51:40    969s] (I)       
[12/10 12:51:40    969s] (I)       ============  Phase 1b Route ============
[12/10 12:51:40    969s] (I)       Usage: 95518 = (56581 H, 38937 V) = (1.84% H, 1.04% V) = (7.921e+04um H, 5.451e+04um V)
[12/10 12:51:40    969s] (I)       
[12/10 12:51:40    969s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.337252e+05um
[12/10 12:51:40    969s] (I)       ============  Phase 1c Route ============
[12/10 12:51:40    969s] (I)       Usage: 95518 = (56581 H, 38937 V) = (1.84% H, 1.04% V) = (7.921e+04um H, 5.451e+04um V)
[12/10 12:51:40    969s] (I)       
[12/10 12:51:40    969s] (I)       ============  Phase 1d Route ============
[12/10 12:51:40    969s] (I)       Usage: 95518 = (56581 H, 38937 V) = (1.84% H, 1.04% V) = (7.921e+04um H, 5.451e+04um V)
[12/10 12:51:40    969s] (I)       
[12/10 12:51:40    969s] (I)       ============  Phase 1e Route ============
[12/10 12:51:40    969s] (I)       Phase 1e runs 0.00 seconds
[12/10 12:51:40    969s] (I)       Usage: 95518 = (56581 H, 38937 V) = (1.84% H, 1.04% V) = (7.921e+04um H, 5.451e+04um V)
[12/10 12:51:40    969s] (I)       
[12/10 12:51:40    969s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.337252e+05um
[12/10 12:51:40    969s] [NR-eGR] 
[12/10 12:51:40    969s] (I)       Phase 1l runs 0.02 seconds
[12/10 12:51:40    969s] (I)       total 2D Cap : 12970604 = (6805286 H, 6165318 V)
[12/10 12:51:40    969s] [NR-eGR] Layer group 2: route 167982 net(s) in layer range [2, 10]
[12/10 12:51:40    969s] (I)       ============  Phase 1a Route ============
[12/10 12:51:40    970s] (I)       Phase 1a runs 0.42 seconds
[12/10 12:51:40    970s] (I)       blkAvoiding Routing :  time=0.09  numBlkSegs=0
[12/10 12:51:40    970s] (I)       Usage: 2204698 = (1108978 H, 1095720 V) = (16.30% H, 17.77% V) = (1.553e+06um H, 1.534e+06um V)
[12/10 12:51:40    970s] (I)       
[12/10 12:51:40    970s] (I)       ============  Phase 1b Route ============
[12/10 12:51:41    970s] (I)       Phase 1b runs 0.12 seconds
[12/10 12:51:41    970s] (I)       Usage: 2205135 = (1109262 H, 1095873 V) = (16.30% H, 17.77% V) = (1.553e+06um H, 1.534e+06um V)
[12/10 12:51:41    970s] (I)       
[12/10 12:51:41    970s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 2.953464e+06um
[12/10 12:51:41    970s] (I)       ============  Phase 1c Route ============
[12/10 12:51:41    970s] (I)       Level2 Grid: 129 x 128
[12/10 12:51:41    970s] (I)       Phase 1c runs 0.05 seconds
[12/10 12:51:41    970s] (I)       Usage: 2205135 = (1109262 H, 1095873 V) = (16.30% H, 17.77% V) = (1.553e+06um H, 1.534e+06um V)
[12/10 12:51:41    970s] (I)       
[12/10 12:51:41    970s] (I)       ============  Phase 1d Route ============
[12/10 12:51:41    970s] (I)       Phase 1d runs 0.10 seconds
[12/10 12:51:41    970s] (I)       Usage: 2205348 = (1109425 H, 1095923 V) = (16.30% H, 17.78% V) = (1.553e+06um H, 1.534e+06um V)
[12/10 12:51:41    970s] (I)       
[12/10 12:51:41    970s] (I)       ============  Phase 1e Route ============
[12/10 12:51:41    970s] (I)       Phase 1e runs 0.00 seconds
[12/10 12:51:41    970s] (I)       Usage: 2205348 = (1109425 H, 1095923 V) = (16.30% H, 17.78% V) = (1.553e+06um H, 1.534e+06um V)
[12/10 12:51:41    970s] (I)       
[12/10 12:51:41    970s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 2.953762e+06um
[12/10 12:51:41    970s] [NR-eGR] 
[12/10 12:51:42    971s] (I)       Phase 1l runs 0.74 seconds
[12/10 12:51:42    971s] (I)       ============  Phase 1l Route ============
[12/10 12:51:42    971s] (I)       
[12/10 12:51:42    971s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/10 12:51:42    971s] (I)                      OverCon         OverCon         OverCon         OverCon            
[12/10 12:51:42    971s] (I)                       #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[12/10 12:51:42    971s] (I)       Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[12/10 12:51:42    971s] (I)       ---------------------------------------------------------------------------------
[12/10 12:51:42    971s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:51:42    971s] (I)       Layer2    5311( 1.30%)     523( 0.13%)      47( 0.01%)       2( 0.00%)   ( 1.44%) 
[12/10 12:51:42    971s] (I)       Layer3      28( 0.01%)       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 12:51:42    971s] (I)       Layer4    9552( 3.07%)      92( 0.03%)       0( 0.00%)       0( 0.00%)   ( 3.10%) 
[12/10 12:51:42    971s] (I)       Layer5      22( 0.01%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 12:51:42    971s] (I)       Layer6      43( 0.01%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 12:51:42    971s] (I)       Layer7      21( 0.01%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 12:51:42    971s] (I)       Layer8       6( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:51:42    971s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:51:42    971s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:51:42    971s] (I)       ---------------------------------------------------------------------------------
[12/10 12:51:42    971s] (I)       Total    14983( 0.43%)     616( 0.02%)      47( 0.00%)       2( 0.00%)   ( 0.45%) 
[12/10 12:51:42    971s] (I)       
[12/10 12:51:42    971s] (I)       Total Global Routing Runtime: 2.43 seconds
[12/10 12:51:42    972s] (I)       total 2D Cap : 13226782 = (6871098 H, 6355684 V)
[12/10 12:51:42    972s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[12/10 12:51:42    972s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[12/10 12:51:42    972s] [NR-eGR] End Peak syMemory usage = 2660.5 MB
[12/10 12:51:42    972s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.38 seconds
[12/10 12:51:42    972s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/10 12:51:42    972s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[12/10 12:51:42    972s] 
[12/10 12:51:42    972s] ** np local hotspot detection info verbose **
[12/10 12:51:42    972s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/10 12:51:42    972s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/10 12:51:42    972s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[12/10 12:51:42    972s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[12/10 12:51:42    972s] 
[12/10 12:51:42    972s] #spOpts: N=45 
[12/10 12:51:42    972s] Apply auto density screen in post-place stage.
[12/10 12:51:43    972s] Auto density screen increases utilization from 0.636 to 0.636
[12/10 12:51:43    972s] Auto density screen runtime: cpu = 0:00:00.3 real = 0:00:01.0 mem = 2660.5M
[12/10 12:51:43    972s] *** Starting refinePlace (0:16:13 mem=2660.5M) ***
[12/10 12:51:43    972s] Total net bbox length = 2.515e+06 (1.277e+06 1.238e+06) (ext = 3.009e+03)
[12/10 12:51:43    972s] default core: bins with density >  0.75 = 10.9 % ( 446 / 4096 )
[12/10 12:51:43    972s] Density distribution unevenness ratio = 7.808%
[12/10 12:51:43    972s] RPlace IncrNP: Rollback Lev = -5
[12/10 12:51:43    972s] RPlace: Density =0.913514, incremental np is triggered.
[12/10 12:51:43    972s] incr SKP is on..., with optDC mode
[12/10 12:51:43    973s] (cpu=0:00:00.2 mem=2660.5M) ***
[12/10 12:51:43    973s] *** Build Virtual Sizing Timing Model
[12/10 12:51:43    973s] (cpu=0:00:00.3 mem=2660.5M) ***
[12/10 12:51:52    982s] Persistent padding is off here.
[12/10 12:51:53    982s] Congestion driven padding in post-place stage.
[12/10 12:51:54    983s] Congestion driven padding increases utilization from 0.824 to 0.827
[12/10 12:51:54    983s] Congestion driven padding runtime: cpu = 0:00:01.4 real = 0:00:01.0 mem = 2849.3M
[12/10 12:51:55    984s] limitMaxMove 0, priorityInstMaxMove -1
[12/10 12:51:55    984s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[12/10 12:51:55    984s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/10 12:51:55    984s] No instances found in the vector
[12/10 12:51:55    984s] 0 (out of 0) MH cells were successfully legalized.
[12/10 12:52:46   1035s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/10 12:52:46   1035s] No instances found in the vector
[12/10 12:52:46   1035s] 0 (out of 0) MH cells were successfully legalized.
[12/10 12:53:45   1093s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/10 12:53:45   1093s] No instances found in the vector
[12/10 12:53:45   1093s] 0 (out of 0) MH cells were successfully legalized.
[12/10 12:54:17   1124s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/10 12:54:17   1124s] No instances found in the vector
[12/10 12:54:17   1124s] 0 (out of 0) MH cells were successfully legalized.
[12/10 12:54:45   1152s] Legalizing MH Cells... 0 / 0 / 0 (level 11)
[12/10 12:54:45   1152s] No instances found in the vector
[12/10 12:54:45   1152s] 0 (out of 0) MH cells were successfully legalized.
[12/10 12:55:17   1184s] default core: bins with density >  0.75 = 12.6 % ( 517 / 4096 )
[12/10 12:55:17   1184s] Density distribution unevenness ratio = 7.624%
[12/10 12:55:17   1184s] RPlace postIncrNP: Density = 0.913514 -> 0.855405.
[12/10 12:55:17   1184s] RPlace postIncrNP Info: Density distribution changes:
[12/10 12:55:17   1184s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/10 12:55:17   1184s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[12/10 12:55:17   1184s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[12/10 12:55:17   1184s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[12/10 12:55:17   1184s] [0.90 - 0.95] :	 1 (0.02%) -> 0 (0.00%)
[12/10 12:55:17   1184s] [0.85 - 0.90] :	 14 (0.34%) -> 1 (0.02%)
[12/10 12:55:17   1184s] [0.80 - 0.85] :	 46 (1.12%) -> 52 (1.27%)
[12/10 12:55:17   1184s] [CPU] RefinePlace/IncrNP (cpu=0:03:31, real=0:03:34, mem=3299.0MB) @(0:16:13 - 0:19:44).
[12/10 12:55:17   1184s] Move report: incrNP moves 166063 insts, mean move: 9.61 um, max move: 337.73 um
[12/10 12:55:17   1184s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OFC12171_buf_array_inst_ifmap_rd_addr_r_1): (244.34, 479.50) --> (140.41, 713.30)
[12/10 12:55:17   1184s] Move report: Timing Driven Placement moves 166063 insts, mean move: 9.61 um, max move: 337.73 um
[12/10 12:55:17   1184s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OFC12171_buf_array_inst_ifmap_rd_addr_r_1): (244.34, 479.50) --> (140.41, 713.30)
[12/10 12:55:17   1184s] 	Runtime: CPU: 0:03:31 REAL: 0:03:34 MEM: 3299.0MB
[12/10 12:55:17   1184s] Starting refinePlace ...
[12/10 12:55:17   1184s] default core: bins with density >  0.75 = 12.6 % ( 517 / 4096 )
[12/10 12:55:17   1184s] Density distribution unevenness ratio = 7.624%
[12/10 12:55:19   1186s]   Spread Effort: high, pre-route mode, useDDP on.
[12/10 12:55:19   1186s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:02.0, mem=3299.0MB) @(0:19:44 - 0:19:46).
[12/10 12:55:19   1186s] Move report: preRPlace moves 7653 insts, mean move: 0.45 um, max move: 3.30 um
[12/10 12:55:19   1186s] 	Max move on inst (noc_inst/genblk1[2].psum_fifo_inst/fifo_buf_reg[16][11]): (847.59, 424.90) --> (849.49, 426.30)
[12/10 12:55:19   1186s] 	Length: 23 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: SDFF_X1
[12/10 12:55:19   1186s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 12:55:19   1186s] Placement tweakage begins.
[12/10 12:55:20   1187s] wire length = 3.217e+06
[12/10 12:55:30   1197s] wire length = 3.135e+06
[12/10 12:55:30   1197s] Placement tweakage ends.
[12/10 12:55:30   1197s] Move report: tweak moves 15506 insts, mean move: 2.47 um, max move: 29.26 um
[12/10 12:55:30   1197s] 	Max move on inst (FE_OFC888_buf_array_inst_ifmap_data_c_7): (181.26, 212.10) --> (152.00, 212.10)
[12/10 12:55:30   1197s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:10.9, real=0:00:11.0, mem=3299.0MB) @(0:19:46 - 0:19:57).
[12/10 12:55:33   1200s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 12:55:33   1200s] [CPU] RefinePlace/Legalization (cpu=0:00:03.0, real=0:00:03.0, mem=3299.0MB) @(0:19:57 - 0:20:00).
[12/10 12:55:33   1200s] Move report: Detail placement moves 21906 insts, mean move: 1.88 um, max move: 29.45 um
[12/10 12:55:33   1200s] 	Max move on inst (FE_OFC888_buf_array_inst_ifmap_data_c_7): (181.45, 212.10) --> (152.00, 212.10)
[12/10 12:55:33   1200s] 	Runtime: CPU: 0:00:16.1 REAL: 0:00:16.0 MEM: 3299.0MB
[12/10 12:55:33   1200s] Statistics of distance of Instance movement in refine placement:
[12/10 12:55:33   1200s]   maximum (X+Y) =       330.89 um
[12/10 12:55:33   1200s]   inst (buf_array_inst_ifmap_buffer_inst/FE_OFC12171_buf_array_inst_ifmap_rd_addr_r_1) with max move: (244.34, 479.5) -> (147.25, 713.3)
[12/10 12:55:33   1200s]   mean    (X+Y) =         9.64 um
[12/10 12:55:33   1200s] Total instances flipped for WireLenOpt: 12799
[12/10 12:55:33   1200s] Total instances flipped, including legalization: 94
[12/10 12:55:33   1200s] Summary Report:
[12/10 12:55:33   1200s] Instances move: 166058 (out of 166429 movable)
[12/10 12:55:33   1200s] Instances flipped: 94
[12/10 12:55:33   1200s] Mean displacement: 9.64 um
[12/10 12:55:33   1200s] Max displacement: 330.89 um (Instance: buf_array_inst_ifmap_buffer_inst/FE_OFC12171_buf_array_inst_ifmap_rd_addr_r_1) (244.34, 479.5) -> (147.25, 713.3)
[12/10 12:55:33   1200s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X4
[12/10 12:55:33   1200s] Total instances moved : 166058
[12/10 12:55:33   1200s] Total net bbox length = 2.391e+06 (1.221e+06 1.170e+06) (ext = 3.809e+03)
[12/10 12:55:33   1200s] Runtime: CPU: 0:03:48 REAL: 0:03:50 MEM: 3299.0MB
[12/10 12:55:33   1200s] [CPU] RefinePlace/total (cpu=0:03:48, real=0:03:50, mem=3299.0MB) @(0:16:13 - 0:20:00).
[12/10 12:55:33   1200s] *** Finished refinePlace (0:20:00 mem=3299.0M) ***
[12/10 12:55:33   1200s] #spOpts: N=45 
[12/10 12:55:33   1200s] default core: bins with density >  0.75 = 12.5 % ( 513 / 4096 )
[12/10 12:55:33   1200s] Density distribution unevenness ratio = 7.624%
[12/10 12:55:33   1200s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/10 12:55:33   1200s] Type 'man IMPSP-9025' for more detail.
[12/10 12:55:33   1200s] Trial Route Overflow 0(H) 0(V)
[12/10 12:55:33   1200s] Starting congestion repair ...
[12/10 12:55:33   1200s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/10 12:55:33   1200s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[12/10 12:55:33   1200s] Starting Early Global Route congestion estimation: mem = 3299.0M
[12/10 12:55:33   1200s] (I)       Reading DB...
[12/10 12:55:34   1201s] (I)       congestionReportName   : 
[12/10 12:55:34   1201s] (I)       layerRangeFor2DCongestion : 
[12/10 12:55:34   1201s] (I)       buildTerm2TermWires    : 1
[12/10 12:55:34   1201s] (I)       doTrackAssignment      : 1
[12/10 12:55:34   1201s] (I)       dumpBookshelfFiles     : 0
[12/10 12:55:34   1201s] (I)       numThreads             : 1
[12/10 12:55:34   1201s] (I)       bufferingAwareRouting  : false
[12/10 12:55:34   1201s] [NR-eGR] honorMsvRouteConstraint: false
[12/10 12:55:34   1201s] (I)       honorPin               : false
[12/10 12:55:34   1201s] (I)       honorPinGuide          : true
[12/10 12:55:34   1201s] (I)       honorPartition         : false
[12/10 12:55:34   1201s] (I)       allowPartitionCrossover: false
[12/10 12:55:34   1201s] (I)       honorSingleEntry       : true
[12/10 12:55:34   1201s] (I)       honorSingleEntryStrong : true
[12/10 12:55:34   1201s] (I)       handleViaSpacingRule   : false
[12/10 12:55:34   1201s] (I)       handleEolSpacingRule   : false
[12/10 12:55:34   1201s] (I)       PDConstraint           : none
[12/10 12:55:34   1201s] (I)       expBetterNDRHandling   : false
[12/10 12:55:34   1201s] [NR-eGR] honorClockSpecNDR      : 0
[12/10 12:55:34   1201s] (I)       routingEffortLevel     : 3
[12/10 12:55:34   1201s] (I)       effortLevel            : standard
[12/10 12:55:34   1201s] [NR-eGR] minRouteLayer          : 2
[12/10 12:55:34   1201s] [NR-eGR] maxRouteLayer          : 127
[12/10 12:55:34   1201s] (I)       relaxedTopLayerCeiling : 127
[12/10 12:55:34   1201s] (I)       relaxedBottomLayerFloor: 2
[12/10 12:55:34   1201s] (I)       numRowsPerGCell        : 1
[12/10 12:55:34   1201s] (I)       speedUpLargeDesign     : 0
[12/10 12:55:34   1201s] (I)       multiThreadingTA       : 1
[12/10 12:55:34   1201s] (I)       blkAwareLayerSwitching : 1
[12/10 12:55:34   1201s] (I)       optimizationMode       : false
[12/10 12:55:34   1201s] (I)       routeSecondPG          : false
[12/10 12:55:34   1201s] (I)       scenicRatioForLayerRelax: 0.00
[12/10 12:55:34   1201s] (I)       detourLimitForLayerRelax: 0.00
[12/10 12:55:34   1201s] (I)       punchThroughDistance   : 500.00
[12/10 12:55:34   1201s] (I)       scenicBound            : 1.15
[12/10 12:55:34   1201s] (I)       maxScenicToAvoidBlk    : 100.00
[12/10 12:55:34   1201s] (I)       source-to-sink ratio   : 0.00
[12/10 12:55:34   1201s] (I)       targetCongestionRatioH : 1.00
[12/10 12:55:34   1201s] (I)       targetCongestionRatioV : 1.00
[12/10 12:55:34   1201s] (I)       layerCongestionRatio   : 0.70
[12/10 12:55:34   1201s] (I)       m1CongestionRatio      : 0.10
[12/10 12:55:34   1201s] (I)       m2m3CongestionRatio    : 0.70
[12/10 12:55:34   1201s] (I)       localRouteEffort       : 1.00
[12/10 12:55:34   1201s] (I)       numSitesBlockedByOneVia: 8.00
[12/10 12:55:34   1201s] (I)       supplyScaleFactorH     : 1.00
[12/10 12:55:34   1201s] (I)       supplyScaleFactorV     : 1.00
[12/10 12:55:34   1201s] (I)       highlight3DOverflowFactor: 0.00
[12/10 12:55:34   1201s] (I)       doubleCutViaModelingRatio: 0.00
[12/10 12:55:34   1201s] (I)       routeVias              : 
[12/10 12:55:34   1201s] (I)       readTROption           : true
[12/10 12:55:34   1201s] (I)       extraSpacingFactor     : 1.00
[12/10 12:55:34   1201s] [NR-eGR] numTracksPerClockWire  : 0
[12/10 12:55:34   1201s] (I)       routeSelectedNetsOnly  : false
[12/10 12:55:34   1201s] (I)       clkNetUseMaxDemand     : false
[12/10 12:55:34   1201s] (I)       extraDemandForClocks   : 0
[12/10 12:55:34   1201s] (I)       steinerRemoveLayers    : false
[12/10 12:55:34   1201s] (I)       demoteLayerScenicScale : 1.00
[12/10 12:55:34   1201s] (I)       nonpreferLayerCostScale : 1.00
[12/10 12:55:34   1201s] (I)       spanningTreeRefinement : false
[12/10 12:55:34   1201s] (I)       spanningTreeRefinementAlpha : -1.00
[12/10 12:55:34   1201s] (I)       before initializing RouteDB syMemory usage = 3299.0 MB
[12/10 12:55:34   1201s] (I)       starting read tracks
[12/10 12:55:34   1201s] (I)       build grid graph
[12/10 12:55:34   1201s] (I)       build grid graph start
[12/10 12:55:34   1201s] [NR-eGR] Layer1 has no routable track
[12/10 12:55:34   1201s] [NR-eGR] Layer2 has single uniform track structure
[12/10 12:55:34   1201s] [NR-eGR] Layer3 has single uniform track structure
[12/10 12:55:34   1201s] [NR-eGR] Layer4 has single uniform track structure
[12/10 12:55:34   1201s] [NR-eGR] Layer5 has single uniform track structure
[12/10 12:55:34   1201s] [NR-eGR] Layer6 has single uniform track structure
[12/10 12:55:34   1201s] [NR-eGR] Layer7 has single uniform track structure
[12/10 12:55:34   1201s] [NR-eGR] Layer8 has single uniform track structure
[12/10 12:55:34   1201s] [NR-eGR] Layer9 has single uniform track structure
[12/10 12:55:34   1201s] [NR-eGR] Layer10 has single uniform track structure
[12/10 12:55:34   1201s] (I)       build grid graph end
[12/10 12:55:34   1201s] (I)       numViaLayers=9
[12/10 12:55:34   1201s] (I)       Reading via via1_8 for layer: 0 
[12/10 12:55:34   1201s] (I)       Reading via via2_8 for layer: 1 
[12/10 12:55:34   1201s] (I)       Reading via via3_2 for layer: 2 
[12/10 12:55:34   1201s] (I)       Reading via via4_0 for layer: 3 
[12/10 12:55:34   1201s] (I)       Reading via via5_0 for layer: 4 
[12/10 12:55:34   1201s] (I)       Reading via via6_0 for layer: 5 
[12/10 12:55:34   1201s] (I)       Reading via via7_0 for layer: 6 
[12/10 12:55:34   1201s] (I)       Reading via via8_0 for layer: 7 
[12/10 12:55:34   1201s] (I)       Reading via via9_0 for layer: 8 
[12/10 12:55:34   1201s] (I)       end build via table
[12/10 12:55:34   1201s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=574404 numBumpBlks=0 numBoundaryFakeBlks=0
[12/10 12:55:34   1201s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/10 12:55:34   1201s] (I)       readDataFromPlaceDB
[12/10 12:55:34   1201s] (I)       Read net information..
[12/10 12:55:34   1201s] [NR-eGR] Read numTotalNets=168947  numIgnoredNets=0
[12/10 12:55:34   1201s] (I)       Read testcase time = 0.024 seconds
[12/10 12:55:34   1201s] 
[12/10 12:55:34   1201s] (I)       Reading via via1_8 for layer: 0 
[12/10 12:55:34   1201s] (I)       Reading via via2_8 for layer: 1 
[12/10 12:55:34   1201s] (I)       Reading via via3_2 for layer: 2 
[12/10 12:55:34   1201s] (I)       Reading via via4_0 for layer: 3 
[12/10 12:55:34   1201s] (I)       Reading via via5_0 for layer: 4 
[12/10 12:55:34   1201s] (I)       Reading via via6_0 for layer: 5 
[12/10 12:55:34   1201s] (I)       Reading via via7_0 for layer: 6 
[12/10 12:55:34   1201s] (I)       Reading via via8_0 for layer: 7 
[12/10 12:55:34   1201s] (I)       Reading via via9_0 for layer: 8 
[12/10 12:55:34   1201s] (I)       build grid graph start
[12/10 12:55:34   1201s] (I)       build grid graph end
[12/10 12:55:34   1201s] (I)       Model blockage into capacity
[12/10 12:55:34   1201s] (I)       Read numBlocks=574404  numPreroutedWires=0  numCapScreens=0
[12/10 12:55:34   1201s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/10 12:55:34   1201s] (I)       blocked area on Layer2 : 354674794400  (11.02%)
[12/10 12:55:34   1201s] (I)       blocked area on Layer3 : 438318249600  (13.62%)
[12/10 12:55:34   1201s] (I)       blocked area on Layer4 : 2452849344800  (76.22%)
[12/10 12:55:34   1201s] (I)       blocked area on Layer5 : 27193974400  (0.85%)
[12/10 12:55:34   1201s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/10 12:55:34   1201s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/10 12:55:34   1201s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/10 12:55:34   1201s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/10 12:55:34   1201s] (I)       blocked area on Layer10 : 0  (0.00%)
[12/10 12:55:34   1201s] (I)       Modeling time = 0.093 seconds
[12/10 12:55:34   1201s] 
[12/10 12:55:34   1201s] (I)       Number of ignored nets = 0
[12/10 12:55:34   1201s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/10 12:55:34   1201s] (I)       Number of clock nets = 1.  Ignored: No
[12/10 12:55:34   1201s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/10 12:55:34   1201s] (I)       Number of special nets = 0.  Ignored: Yes
[12/10 12:55:34   1201s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/10 12:55:34   1201s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/10 12:55:34   1201s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/10 12:55:34   1201s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/10 12:55:34   1201s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 12:55:34   1201s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/10 12:55:34   1201s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3299.0 MB
[12/10 12:55:34   1201s] (I)       Ndr track 0 does not exist
[12/10 12:55:34   1201s] (I)       Layer1  viaCost=200.00
[12/10 12:55:34   1201s] (I)       Layer2  viaCost=200.00
[12/10 12:55:34   1201s] (I)       Layer3  viaCost=100.00
[12/10 12:55:34   1201s] (I)       Layer4  viaCost=100.00
[12/10 12:55:34   1201s] (I)       Layer5  viaCost=100.00
[12/10 12:55:34   1201s] (I)       Layer6  viaCost=100.00
[12/10 12:55:34   1201s] (I)       Layer7  viaCost=100.00
[12/10 12:55:34   1201s] (I)       Layer8  viaCost=100.00
[12/10 12:55:34   1201s] (I)       Layer9  viaCost=100.00
[12/10 12:55:34   1201s] (I)       ---------------------Grid Graph Info--------------------
[12/10 12:55:34   1201s] (I)       routing area        :  (0, 0) - (1795880, 1792000)
[12/10 12:55:34   1201s] (I)       core area           :  (4180, 4200) - (1791700, 1787800)
[12/10 12:55:34   1201s] (I)       Site Width          :   380  (dbu)
[12/10 12:55:34   1201s] (I)       Row Height          :  2800  (dbu)
[12/10 12:55:34   1201s] (I)       GCell Width         :  2800  (dbu)
[12/10 12:55:34   1201s] (I)       GCell Height        :  2800  (dbu)
[12/10 12:55:34   1201s] (I)       grid                :   641   640    10
[12/10 12:55:34   1201s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[12/10 12:55:34   1201s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[12/10 12:55:34   1201s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[12/10 12:55:34   1201s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[12/10 12:55:34   1201s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[12/10 12:55:34   1201s] (I)       First Track Coord   :     0   190   140   450   420   450   980  1010  4340  4370
[12/10 12:55:34   1201s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[12/10 12:55:34   1201s] (I)       Total num of tracks :     0  4726  6400  3206  3200  3206  1066  1069   559   533
[12/10 12:55:34   1201s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/10 12:55:34   1201s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/10 12:55:34   1201s] (I)       --------------------------------------------------------
[12/10 12:55:34   1201s] 
[12/10 12:55:34   1201s] [NR-eGR] ============ Routing rule table ============
[12/10 12:55:34   1201s] [NR-eGR] Rule id 0. Nets 168947 
[12/10 12:55:34   1201s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/10 12:55:34   1201s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[12/10 12:55:34   1201s] [NR-eGR] ========================================
[12/10 12:55:34   1201s] [NR-eGR] 
[12/10 12:55:34   1201s] (I)       After initializing earlyGlobalRoute syMemory usage = 3299.0 MB
[12/10 12:55:34   1201s] (I)       Loading and dumping file time : 0.79 seconds
[12/10 12:55:34   1201s] (I)       ============= Initialization =============
[12/10 12:55:34   1201s] (I)       totalPins=684737  totalGlobalPin=681556 (99.54%)
[12/10 12:55:34   1201s] (I)       total 2D Cap : 6833656 = (3078741 H, 3754915 V)
[12/10 12:55:34   1201s] [NR-eGR] Layer group 1: route 965 net(s) in layer range [4, 10]
[12/10 12:55:34   1201s] (I)       ============  Phase 1a Route ============
[12/10 12:55:34   1201s] (I)       Phase 1a runs 0.01 seconds
[12/10 12:55:34   1201s] (I)       Usage: 91428 = (53742 H, 37686 V) = (1.75% H, 1.00% V) = (7.524e+04um H, 5.276e+04um V)
[12/10 12:55:34   1201s] (I)       
[12/10 12:55:34   1201s] (I)       ============  Phase 1b Route ============
[12/10 12:55:34   1201s] (I)       Usage: 91428 = (53742 H, 37686 V) = (1.75% H, 1.00% V) = (7.524e+04um H, 5.276e+04um V)
[12/10 12:55:34   1201s] (I)       
[12/10 12:55:34   1201s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.279992e+05um
[12/10 12:55:34   1201s] (I)       ============  Phase 1c Route ============
[12/10 12:55:34   1201s] (I)       Usage: 91428 = (53742 H, 37686 V) = (1.75% H, 1.00% V) = (7.524e+04um H, 5.276e+04um V)
[12/10 12:55:34   1201s] (I)       
[12/10 12:55:34   1201s] (I)       ============  Phase 1d Route ============
[12/10 12:55:34   1201s] (I)       Usage: 91428 = (53742 H, 37686 V) = (1.75% H, 1.00% V) = (7.524e+04um H, 5.276e+04um V)
[12/10 12:55:34   1201s] (I)       
[12/10 12:55:34   1201s] (I)       ============  Phase 1e Route ============
[12/10 12:55:34   1201s] (I)       Phase 1e runs 0.00 seconds
[12/10 12:55:34   1201s] (I)       Usage: 91428 = (53742 H, 37686 V) = (1.75% H, 1.00% V) = (7.524e+04um H, 5.276e+04um V)
[12/10 12:55:34   1201s] (I)       
[12/10 12:55:34   1201s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.279992e+05um
[12/10 12:55:34   1201s] [NR-eGR] 
[12/10 12:55:34   1201s] (I)       Phase 1l runs 0.02 seconds
[12/10 12:55:34   1201s] (I)       total 2D Cap : 12970604 = (6805286 H, 6165318 V)
[12/10 12:55:34   1201s] [NR-eGR] Layer group 2: route 167982 net(s) in layer range [2, 10]
[12/10 12:55:34   1201s] (I)       ============  Phase 1a Route ============
[12/10 12:55:35   1202s] (I)       Phase 1a runs 0.40 seconds
[12/10 12:55:35   1202s] (I)       blkAvoiding Routing :  time=0.08  numBlkSegs=0
[12/10 12:55:35   1202s] (I)       Usage: 2146371 = (1085878 H, 1060493 V) = (15.96% H, 17.20% V) = (1.520e+06um H, 1.485e+06um V)
[12/10 12:55:35   1202s] (I)       
[12/10 12:55:35   1202s] (I)       ============  Phase 1b Route ============
[12/10 12:55:35   1202s] (I)       Phase 1b runs 0.10 seconds
[12/10 12:55:35   1202s] (I)       Usage: 2146647 = (1085982 H, 1060665 V) = (15.96% H, 17.20% V) = (1.520e+06um H, 1.485e+06um V)
[12/10 12:55:35   1202s] (I)       
[12/10 12:55:35   1202s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 2.877307e+06um
[12/10 12:55:35   1202s] (I)       ============  Phase 1c Route ============
[12/10 12:55:35   1202s] (I)       Level2 Grid: 129 x 128
[12/10 12:55:35   1202s] (I)       Phase 1c runs 0.05 seconds
[12/10 12:55:35   1202s] (I)       Usage: 2146647 = (1085982 H, 1060665 V) = (15.96% H, 17.20% V) = (1.520e+06um H, 1.485e+06um V)
[12/10 12:55:35   1202s] (I)       
[12/10 12:55:35   1202s] (I)       ============  Phase 1d Route ============
[12/10 12:55:36   1203s] (I)       Phase 1d runs 0.45 seconds
[12/10 12:55:36   1203s] (I)       Usage: 2146806 = (1086110 H, 1060696 V) = (15.96% H, 17.20% V) = (1.521e+06um H, 1.485e+06um V)
[12/10 12:55:36   1203s] (I)       
[12/10 12:55:36   1203s] (I)       ============  Phase 1e Route ============
[12/10 12:55:36   1203s] (I)       Phase 1e runs 0.00 seconds
[12/10 12:55:36   1203s] (I)       Usage: 2146806 = (1086110 H, 1060696 V) = (15.96% H, 17.20% V) = (1.521e+06um H, 1.485e+06um V)
[12/10 12:55:36   1203s] (I)       
[12/10 12:55:36   1203s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.877529e+06um
[12/10 12:55:36   1203s] [NR-eGR] 
[12/10 12:55:37   1204s] (I)       Phase 1l runs 0.69 seconds
[12/10 12:55:37   1204s] (I)       ============  Phase 1l Route ============
[12/10 12:55:37   1204s] (I)       
[12/10 12:55:37   1204s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/10 12:55:37   1204s] (I)                      OverCon         OverCon         OverCon            
[12/10 12:55:37   1204s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[12/10 12:55:37   1204s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[12/10 12:55:37   1204s] (I)       ------------------------------------------------------------------
[12/10 12:55:37   1204s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:55:37   1204s] (I)       Layer2    3787( 0.92%)     299( 0.07%)       7( 0.00%)   ( 1.00%) 
[12/10 12:55:37   1204s] (I)       Layer3       9( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:55:37   1204s] (I)       Layer4    9198( 2.96%)      93( 0.03%)       0( 0.00%)   ( 2.99%) 
[12/10 12:55:37   1204s] (I)       Layer5       9( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:55:37   1204s] (I)       Layer6      26( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 12:55:37   1204s] (I)       Layer7      16( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:55:37   1204s] (I)       Layer8       6( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:55:37   1204s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:55:37   1204s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 12:55:37   1204s] (I)       ------------------------------------------------------------------
[12/10 12:55:37   1204s] (I)       Total    13051( 0.38%)     392( 0.01%)       7( 0.00%)   ( 0.39%) 
[12/10 12:55:37   1204s] (I)       
[12/10 12:55:37   1204s] (I)       Total Global Routing Runtime: 2.64 seconds
[12/10 12:55:37   1204s] (I)       total 2D Cap : 13226782 = (6871098 H, 6355684 V)
[12/10 12:55:37   1204s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/10 12:55:37   1204s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/10 12:55:37   1204s] Early Global Route congestion estimation runtime: 3.50 seconds, mem = 3299.0M
[12/10 12:55:37   1204s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/10 12:55:37   1204s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[12/10 12:55:37   1204s] 
[12/10 12:55:37   1204s] ** np local hotspot detection info verbose **
[12/10 12:55:37   1204s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/10 12:55:37   1204s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/10 12:55:37   1204s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[12/10 12:55:37   1204s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[12/10 12:55:37   1204s] 
[12/10 12:55:37   1204s] Skipped repairing congestion.
[12/10 12:55:37   1204s] Starting Early Global Route wiring: mem = 3299.0M
[12/10 12:55:37   1204s] (I)       ============= track Assignment ============
[12/10 12:55:37   1204s] (I)       extract Global 3D Wires
[12/10 12:55:37   1204s] (I)       Extract Global WL : time=0.04
[12/10 12:55:37   1204s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[12/10 12:55:37   1204s] (I)       Initialization real time=0.00 seconds
[12/10 12:55:38   1206s] (I)       Kernel real time=1.65 seconds
[12/10 12:55:38   1206s] (I)       End Greedy Track Assignment
[12/10 12:55:39   1206s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 684679
[12/10 12:55:39   1206s] [NR-eGR] Layer2(metal2)(V) length: 9.967091e+05um, number of vias: 1070651
[12/10 12:55:39   1206s] [NR-eGR] Layer3(metal3)(H) length: 1.293214e+06um, number of vias: 210704
[12/10 12:55:39   1206s] [NR-eGR] Layer4(metal4)(V) length: 1.937223e+05um, number of vias: 96512
[12/10 12:55:39   1206s] [NR-eGR] Layer5(metal5)(H) length: 2.853632e+05um, number of vias: 91055
[12/10 12:55:39   1206s] [NR-eGR] Layer6(metal6)(V) length: 3.858395e+05um, number of vias: 3955
[12/10 12:55:39   1206s] [NR-eGR] Layer7(metal7)(H) length: 3.318976e+04um, number of vias: 1981
[12/10 12:55:39   1206s] [NR-eGR] Layer8(metal8)(V) length: 3.354315e+04um, number of vias: 30
[12/10 12:55:39   1206s] [NR-eGR] Layer9(metal9)(H) length: 1.070350e+03um, number of vias: 3
[12/10 12:55:39   1206s] [NR-eGR] Layer10(metal10)(V) length: 1.767450e+01um, number of vias: 0
[12/10 12:55:39   1206s] [NR-eGR] Total length: 3.222669e+06um, number of vias: 2159570
[12/10 12:55:40   1207s] Early Global Route wiring runtime: 3.18 seconds, mem = 3281.9M
[12/10 12:55:40   1207s] End of congRepair (cpu=0:00:06.8, real=0:00:07.0)
[12/10 12:55:40   1207s] Start to check current routing status for nets...
[12/10 12:55:40   1207s] Using hname+ instead name for net compare
[12/10 12:55:40   1208s] All nets are already routed correctly.
[12/10 12:55:40   1208s] End to check current routing status for nets (mem=3281.9M)
[12/10 12:55:40   1208s] Extraction called for design 'eyeriss_top' of instances=166429 and nets=230505 using extraction engine 'preRoute' .
[12/10 12:55:40   1208s] PreRoute RC Extraction called for design eyeriss_top.
[12/10 12:55:40   1208s] RC Extraction called in multi-corner(1) mode.
[12/10 12:55:40   1208s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 12:55:40   1208s] Type 'man IMPEXT-6197' for more detail.
[12/10 12:55:40   1208s] RCMode: PreRoute
[12/10 12:55:40   1208s]       RC Corner Indexes            0   
[12/10 12:55:40   1208s] Capacitance Scaling Factor   : 1.00000 
[12/10 12:55:40   1208s] Resistance Scaling Factor    : 1.00000 
[12/10 12:55:40   1208s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 12:55:40   1208s] Clock Res. Scaling Factor    : 1.00000 
[12/10 12:55:40   1208s] Shrink Factor                : 1.00000
[12/10 12:55:40   1208s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 12:55:41   1208s] Updating RC grid for preRoute extraction ...
[12/10 12:55:41   1208s] Initializing multi-corner resistance tables ...
[12/10 12:55:41   1208s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 3281.855M)
[12/10 12:55:42   1209s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/10 12:55:45   1213s] Compute RC Scale Done ...
[12/10 12:55:45   1213s] **optDesign ... cpu = 0:11:56, real = 0:11:58, mem = 2464.0M, totSessionCpu=0:20:13 **
[12/10 12:55:46   1213s] #################################################################################
[12/10 12:55:46   1213s] # Design Stage: PreRoute
[12/10 12:55:46   1213s] # Design Name: eyeriss_top
[12/10 12:55:46   1213s] # Design Mode: 45nm
[12/10 12:55:46   1213s] # Analysis Mode: MMMC Non-OCV 
[12/10 12:55:46   1213s] # Parasitics Mode: No SPEF/RCDB
[12/10 12:55:46   1213s] # Signoff Settings: SI Off 
[12/10 12:55:46   1213s] #################################################################################
[12/10 12:55:48   1216s] AAE_INFO: 1 threads acquired from CTE.
[12/10 12:55:49   1216s] Calculate delays in Single mode...
[12/10 12:55:49   1216s] Topological Sorting (REAL = 0:00:00.0, MEM = 2484.6M, InitMEM = 2469.8M)
[12/10 12:55:49   1216s] End AAE Lib Interpolated Model. (MEM=2503.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 12:56:07   1234s] Total number of fetched objects 229047
[12/10 12:56:08   1235s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:01.0)
[12/10 12:56:08   1235s] End delay calculation. (MEM=2713.64 CPU=0:00:18.8 REAL=0:00:19.0)
[12/10 12:56:08   1235s] *** CDM Built up (cpu=0:00:22.6  real=0:00:22.0  mem= 2713.6M) ***
[12/10 12:56:15   1242s] Begin: GigaOpt DRV Optimization
[12/10 12:56:16   1243s] Info: 1 clock net  excluded from IPO operation.
[12/10 12:56:16   1243s] PhyDesignGrid: maxLocalDensity 3.00
[12/10 12:56:16   1243s] ### Creating PhyDesignMc. totSessionCpu=0:20:43 mem=2713.6M
[12/10 12:56:16   1243s] #spOpts: N=45 
[12/10 12:56:16   1243s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 12:56:16   1243s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 12:56:16   1243s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:44 mem=2713.6M
[12/10 12:56:17   1244s] ### Creating LA Mngr. totSessionCpu=0:20:45 mem=2713.6M
[12/10 12:56:17   1244s] ### Creating LA Mngr, finished. totSessionCpu=0:20:45 mem=2713.6M
[12/10 12:56:18   1245s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 12:56:18   1245s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[12/10 12:56:18   1245s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 12:56:18   1245s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[12/10 12:56:18   1245s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 12:56:20   1247s] Info: violation cost 28508.011719 (cap = 27713.488281, tran = 794.519775, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 12:56:20   1247s] |  1227   | 11143   |    -0.17   |    63   |     63  |    -0.02   |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  63.64  |            |           |
[12/10 12:56:36   1263s] Info: violation cost 10511.795898 (cap = 10329.250000, tran = 182.548187, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 12:56:36   1263s] |    82   |   202   |    -0.04   |    57   |     57  |    -0.00   |     0   |     0   |     0   |     0   | -0.24 |        814|         64|       1021|  63.91  |   0:00:16.0|    2675.5M|
[12/10 12:56:37   1264s] Info: violation cost 9668.899414 (cap = 9489.360352, tran = 179.539261, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 12:56:37   1264s] |    61   |   122   |    -0.04   |    57   |     57  |    -0.00   |     0   |     0   |     0   |     0   | -0.24 |         11|          0|         20|  63.91  |   0:00:01.0|    2675.5M|
[12/10 12:56:37   1264s] Info: violation cost 9668.716797 (cap = 9489.360352, tran = 179.357117, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 12:56:37   1264s] |    59   |   118   |    -0.04   |    57   |     57  |    -0.00   |     0   |     0   |     0   |     0   | -0.24 |          0|          0|          2|  63.91  |   0:00:00.0|    2675.5M|
[12/10 12:56:37   1264s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 12:56:37   1264s] **** Begin NDR-Layer Usage Statistics ****
[12/10 12:56:37   1264s] Layer 4 has 1120 constrained nets 
[12/10 12:56:37   1264s] Layer 7 has 39 constrained nets 
[12/10 12:56:37   1264s] **** End NDR-Layer Usage Statistics ****
[12/10 12:56:37   1264s] 
[12/10 12:56:37   1264s] 
[12/10 12:56:37   1264s] =======================================================================
[12/10 12:56:37   1264s]                 Reasons for remaining drv violations
[12/10 12:56:37   1264s] =======================================================================
[12/10 12:56:37   1264s] *info: Total 59 net(s) still have violations after Drv fixing.
[12/10 12:56:37   1264s] 
[12/10 12:56:37   1264s] MultiBuffering failure reasons
[12/10 12:56:37   1264s] ------------------------------------------------
[12/10 12:56:37   1264s] *info:    59 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
[12/10 12:56:37   1264s] 
[12/10 12:56:37   1264s] SingleBuffering failure reasons
[12/10 12:56:37   1264s] ------------------------------------------------
[12/10 12:56:37   1264s] *info:    59 net(s): Could not be fixed because buffering engine can't find a solution.
[12/10 12:56:37   1264s] 
[12/10 12:56:37   1264s] Resizing failure reasons
[12/10 12:56:37   1264s] ------------------------------------------------
[12/10 12:56:37   1264s] *info:    57 net(s): Could not be fixed because of internal reason: FTermNode.
[12/10 12:56:37   1264s] *info:     2 net(s): Could not be fixed because no move is found.
[12/10 12:56:37   1264s] 
[12/10 12:56:37   1264s] 
[12/10 12:56:37   1264s] *** Finish DRV Fixing (cpu=0:00:20.2 real=0:00:20.0 mem=2675.5M) ***
[12/10 12:56:37   1264s] 
[12/10 12:56:38   1266s] *** Starting refinePlace (0:21:06 mem=2707.5M) ***
[12/10 12:56:38   1266s] Total net bbox length = 2.402e+06 (1.227e+06 1.175e+06) (ext = 3.120e+03)
[12/10 12:56:38   1266s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 12:56:38   1266s] default core: bins with density >  0.75 = 14.1 % ( 576 / 4096 )
[12/10 12:56:38   1266s] Density distribution unevenness ratio = 7.688%
[12/10 12:56:38   1266s] RPlace IncrNP Skipped
[12/10 12:56:38   1266s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2707.5MB) @(0:21:06 - 0:21:06).
[12/10 12:56:38   1266s] Starting refinePlace ...
[12/10 12:56:39   1266s] default core: bins with density >  0.75 = 14.1 % ( 576 / 4096 )
[12/10 12:56:39   1266s] Density distribution unevenness ratio = 7.688%
[12/10 12:56:41   1268s]   Spread Effort: high, pre-route mode, useDDP on.
[12/10 12:56:41   1268s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.0, real=0:00:02.0, mem=2724.1MB) @(0:21:06 - 0:21:08).
[12/10 12:56:41   1268s] Move report: preRPlace moves 2514 insts, mean move: 0.50 um, max move: 3.68 um
[12/10 12:56:41   1268s] 	Max move on inst (buf_array_inst_genblk1[0].ifmap_fifo_inst_fifo_buf_reg[88][3]): (53.20, 83.30) --> (55.48, 84.70)
[12/10 12:56:41   1268s] 	Length: 23 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: SDFF_X1
[12/10 12:56:41   1268s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 12:56:42   1270s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 12:56:42   1270s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=2724.1MB) @(0:21:08 - 0:21:10).
[12/10 12:56:42   1270s] Move report: Detail placement moves 2514 insts, mean move: 0.50 um, max move: 3.68 um
[12/10 12:56:42   1270s] 	Max move on inst (buf_array_inst_genblk1[0].ifmap_fifo_inst_fifo_buf_reg[88][3]): (53.20, 83.30) --> (55.48, 84.70)
[12/10 12:56:42   1270s] 	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 2724.1MB
[12/10 12:56:42   1270s] Statistics of distance of Instance movement in refine placement:
[12/10 12:56:42   1270s]   maximum (X+Y) =         3.68 um
[12/10 12:56:42   1270s]   inst (buf_array_inst_genblk1[0].ifmap_fifo_inst_fifo_buf_reg[88][3]) with max move: (53.2, 83.3) -> (55.48, 84.7)
[12/10 12:56:42   1270s]   mean    (X+Y) =         0.50 um
[12/10 12:56:42   1270s] Summary Report:
[12/10 12:56:42   1270s] Instances move: 2514 (out of 167318 movable)
[12/10 12:56:42   1270s] Instances flipped: 0
[12/10 12:56:42   1270s] Mean displacement: 0.50 um
[12/10 12:56:42   1270s] Max displacement: 3.68 um (Instance: buf_array_inst_genblk1[0].ifmap_fifo_inst_fifo_buf_reg[88][3]) (53.2, 83.3) -> (55.48, 84.7)
[12/10 12:56:42   1270s] 	Length: 23 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: SDFF_X1
[12/10 12:56:42   1270s] Total instances moved : 2514
[12/10 12:56:43   1270s] Total net bbox length = 2.403e+06 (1.227e+06 1.175e+06) (ext = 3.120e+03)
[12/10 12:56:43   1270s] Runtime: CPU: 0:00:04.2 REAL: 0:00:04.0 MEM: 2724.1MB
[12/10 12:56:43   1270s] [CPU] RefinePlace/total (cpu=0:00:04.2, real=0:00:04.0, mem=2724.1MB) @(0:21:06 - 0:21:10).
[12/10 12:56:43   1270s] *** Finished refinePlace (0:21:10 mem=2724.1M) ***
[12/10 12:56:43   1270s] *** maximum move = 3.68 um ***
[12/10 12:56:43   1270s] *** Finished re-routing un-routed nets (2724.1M) ***
[12/10 12:56:44   1271s] 
[12/10 12:56:44   1271s] *** Finish Physical Update (cpu=0:00:06.7 real=0:00:07.0 mem=2724.1M) ***
[12/10 12:56:44   1271s] End: GigaOpt DRV Optimization
[12/10 12:56:44   1271s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/10 12:56:47   1275s] 
------------------------------------------------------------
     Summary (cpu=0.48min real=0.48min mem=2490.9M)                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.239  |
|           TNS (ns):| -38.018 |
|    Violating Paths:|  1165   |
|          All Paths:|1.71e+05 |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.004   |     58 (58)      |
|   max_tran     |     57 (64)      |   -0.030   |     57 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.911%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:12:58, real = 0:13:00, mem = 2490.9M, totSessionCpu=0:21:15 **
[12/10 12:56:47   1275s] *** Timing NOT met, worst failing slack is -0.239
[12/10 12:56:47   1275s] *** Check timing (0:00:00.0)
[12/10 12:56:47   1275s] Begin: GigaOpt Optimization in WNS mode
[12/10 12:56:47   1275s] Info: 1 clock net  excluded from IPO operation.
[12/10 12:56:48   1275s] PhyDesignGrid: maxLocalDensity 1.00
[12/10 12:56:48   1275s] ### Creating PhyDesignMc. totSessionCpu=0:21:16 mem=2490.9M
[12/10 12:56:48   1275s] #spOpts: N=45 
[12/10 12:56:48   1276s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:16 mem=2490.9M
[12/10 12:56:49   1276s] ### Creating LA Mngr. totSessionCpu=0:21:17 mem=2490.9M
[12/10 12:56:49   1276s] ### Creating LA Mngr, finished. totSessionCpu=0:21:17 mem=2490.9M
[12/10 12:56:50   1277s] *info: 1 clock net excluded
[12/10 12:56:50   1277s] *info: 2 special nets excluded.
[12/10 12:56:50   1277s] *info: 1456 no-driver nets excluded.
[12/10 12:56:51   1279s] Effort level <high> specified for reg2reg path_group
[12/10 12:56:59   1287s] ** GigaOpt Optimizer WNS Slack -0.239 TNS Slack -38.019 Density 63.91
[12/10 12:56:59   1287s] Optimizer WNS Pass 0
[12/10 12:56:59   1287s] Active Path Group: reg2reg  
[12/10 12:57:00   1287s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 12:57:00   1287s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 12:57:00   1287s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 12:57:00   1287s] |  -0.239|   -0.239| -19.191|  -38.019|    63.91%|   0:00:01.0| 2665.7M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[12]/D  |
[12/10 12:57:00   1288s] |  -0.188|   -0.188| -18.941|  -37.768|    63.91%|   0:00:00.0| 2743.8M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[2]/D   |
[12/10 12:57:01   1288s] |  -0.183|   -0.183| -18.901|  -37.728|    63.91%|   0:00:01.0| 2743.8M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[2]/D   |
[12/10 12:57:01   1288s] |  -0.174|   -0.174| -18.880|  -37.708|    63.91%|   0:00:00.0| 2781.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[0]/D   |
[12/10 12:57:01   1289s] |  -0.167|   -0.167| -18.836|  -37.664|    63.91%|   0:00:00.0| 2781.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[2]/D   |
[12/10 12:57:01   1289s] |  -0.162|   -0.162| -18.813|  -37.640|    63.91%|   0:00:00.0| 2781.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[14]/D  |
[12/10 12:57:01   1289s] |  -0.159|   -0.159| -18.754|  -37.582|    63.91%|   0:00:00.0| 2839.2M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[11]/D  |
[12/10 12:57:02   1289s] |  -0.150|   -0.150| -18.720|  -37.548|    63.92%|   0:00:01.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[4]/D   |
[12/10 12:57:02   1290s] |  -0.145|   -0.145| -18.626|  -37.454|    63.92%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[14]/D  |
[12/10 12:57:02   1290s] |  -0.141|   -0.141| -18.603|  -37.431|    63.92%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[14]/D  |
[12/10 12:57:03   1290s] |  -0.137|   -0.137| -18.435|  -37.263|    63.92%|   0:00:01.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[2]/D   |
[12/10 12:57:03   1291s] |  -0.132|   -0.135| -18.402|  -37.230|    63.92%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[9]/D   |
[12/10 12:57:03   1291s] |  -0.127|   -0.135| -18.368|  -37.196|    63.92%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[6]/D   |
[12/10 12:57:04   1291s] |  -0.124|   -0.135| -18.282|  -37.110|    63.92%|   0:00:01.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[2]/D   |
[12/10 12:57:04   1291s] |  -0.122|   -0.135| -18.246|  -37.073|    63.92%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[8]/D   |
[12/10 12:57:04   1292s] |  -0.118|   -0.135| -18.208|  -37.036|    63.93%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[6]/D   |
[12/10 12:57:04   1292s] |  -0.113|   -0.135| -18.151|  -36.978|    63.93%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[8]/D   |
[12/10 12:57:04   1292s] |  -0.109|   -0.135| -18.138|  -36.965|    63.93%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[12]/D  |
[12/10 12:57:05   1292s] |  -0.108|   -0.135| -18.118|  -36.945|    63.93%|   0:00:01.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[6]/D   |
[12/10 12:57:05   1293s] |  -0.103|   -0.135| -18.101|  -36.928|    63.93%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[7]/D   |
[12/10 12:57:05   1293s] |  -0.099|   -0.135| -18.031|  -36.859|    63.93%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[4]/D   |
[12/10 12:57:06   1293s] |  -0.099|   -0.135| -17.947|  -36.774|    63.93%|   0:00:01.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[5]/D   |
[12/10 12:57:06   1293s] |  -0.094|   -0.135| -17.927|  -36.755|    63.93%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[12]/D  |
[12/10 12:57:06   1294s] |  -0.090|   -0.135| -17.856|  -36.684|    63.94%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[15]/D  |
[12/10 12:57:07   1294s] |  -0.090|   -0.135| -17.753|  -36.580|    63.94%|   0:00:01.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[3]/D   |
[12/10 12:57:07   1294s] |  -0.086|   -0.135| -17.738|  -36.565|    63.94%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[2]/D   |
[12/10 12:57:07   1295s] |  -0.082|   -0.135| -17.492|  -36.319|    63.95%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[4]/D   |
[12/10 12:57:08   1296s] |  -0.082|   -0.135| -17.016|  -35.851|    63.95%|   0:00:01.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[12]/D  |
[12/10 12:57:08   1296s] |  -0.078|   -0.135| -16.997|  -35.831|    63.95%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[1]/D   |
[12/10 12:57:09   1297s] |  -0.076|   -0.135| -16.692|  -35.544|    63.96%|   0:00:01.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[4]/D   |
[12/10 12:57:10   1297s] |  -0.075|   -0.135| -16.401|  -35.254|    63.96%|   0:00:01.0| 3029.9M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[0].internal_ro |
[12/10 12:57:10   1297s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:10   1297s] |  -0.072|   -0.135| -16.291|  -35.145|    63.97%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[4]/D   |
[12/10 12:57:13   1301s] |  -0.068|   -0.135| -14.867|  -33.735|    63.98%|   0:00:03.0| 3029.9M|        an|  reg2reg| buf_array_inst_genblk1[4].ifmap_fifo_inst/dout_reg |
[12/10 12:57:13   1301s] |        |         |        |         |          |            |        |          |         | [1]/D                                              |
[12/10 12:57:14   1301s] |  -0.066|   -0.135| -13.901|  -32.807|    63.99%|   0:00:01.0| 3029.9M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[5].internal_ro |
[12/10 12:57:14   1301s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:14   1302s] |  -0.063|   -0.135| -13.557|  -32.478|    63.99%|   0:00:00.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[2]/D   |
[12/10 12:57:15   1302s] |  -0.061|   -0.135| -13.057|  -32.032|    64.00%|   0:00:01.0| 3029.9M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[3].internal_ro |
[12/10 12:57:15   1302s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:15   1303s] |  -0.059|   -0.135| -12.798|  -31.804|    64.00%|   0:00:00.0| 3029.9M|        an|  reg2reg| noc_inst/pe_array_inst_rows[1].cols[4].internal_ro |
[12/10 12:57:15   1303s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:57:16   1304s] |  -0.058|   -0.135| -12.464|  -31.474|    64.02%|   0:00:01.0| 3029.9M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[3].internal_ro |
[12/10 12:57:16   1304s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:17   1305s] |  -0.059|   -0.135| -12.217|  -31.226|    64.02%|   0:00:01.0| 3029.9M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[3].internal_ro |
[12/10 12:57:17   1305s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:57:17   1305s] |  -0.057|   -0.135| -12.210|  -31.211|    64.02%|   0:00:00.0| 3029.9M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[2].internal_ro |
[12/10 12:57:17   1305s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:18   1305s] |  -0.056|   -0.135| -12.113|  -31.111|    64.03%|   0:00:01.0| 3029.9M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[2].internal_ro |
[12/10 12:57:18   1305s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:57:18   1305s] |  -0.055|   -0.135| -11.908|  -30.912|    64.03%|   0:00:00.0| 3029.9M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[3].internal_ro |
[12/10 12:57:18   1305s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:19   1306s] |  -0.054|   -0.135| -11.533|  -30.542|    64.04%|   0:00:01.0| 3029.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[8]/D   |
[12/10 12:57:21   1308s] |  -0.053|   -0.135| -11.409|  -30.423|    64.05%|   0:00:02.0| 3106.3M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[7]/D   |
[12/10 12:57:23   1310s] |  -0.050|   -0.135| -10.952|  -30.021|    64.06%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[1].cols[5].internal_ro |
[12/10 12:57:23   1310s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:57:25   1312s] |  -0.049|   -0.135| -10.450|  -29.624|    64.08%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[5].internal_ro |
[12/10 12:57:25   1312s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:57:26   1313s] |  -0.048|   -0.135| -10.083|  -29.269|    64.10%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[3].internal_ro |
[12/10 12:57:26   1313s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:57:27   1314s] |  -0.047|   -0.135| -10.005|  -29.196|    64.10%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[2].internal_ro |
[12/10 12:57:27   1314s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:57:28   1315s] |  -0.047|   -0.135|  -9.696|  -28.887|    64.11%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[3].top_row.pe_ |
[12/10 12:57:28   1315s] |        |         |        |         |          |            |        |          |         | inst/psum_r_reg[15]/D                              |
[12/10 12:57:28   1316s] |  -0.045|   -0.135|  -9.566|  -28.797|    64.12%|   0:00:00.0| 3106.3M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[4]/D   |
[12/10 12:57:29   1317s] |  -0.045|   -0.135|  -9.333|  -28.588|    64.13%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[4].internal_ro |
[12/10 12:57:29   1317s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:30   1317s] |  -0.045|   -0.135|  -9.314|  -28.578|    64.13%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[3].internal_ro |
[12/10 12:57:30   1317s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:30   1318s] |  -0.045|   -0.135|  -9.132|  -28.398|    64.14%|   0:00:00.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[4].internal_ro |
[12/10 12:57:30   1318s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:31   1318s] |  -0.044|   -0.135|  -9.057|  -28.340|    64.15%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[2].internal_ro |
[12/10 12:57:31   1318s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:31   1319s] |  -0.043|   -0.135|  -8.974|  -28.258|    64.15%|   0:00:00.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[1].internal_ro |
[12/10 12:57:31   1319s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:57:32   1320s] |  -0.042|   -0.135|  -8.509|  -27.808|    64.17%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[4].internal_ro |
[12/10 12:57:32   1320s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:57:33   1321s] |  -0.041|   -0.135|  -8.408|  -27.727|    64.18%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[5].internal_ro |
[12/10 12:57:33   1321s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:34   1321s] |  -0.041|   -0.135|  -8.297|  -27.626|    64.18%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[3].internal_ro |
[12/10 12:57:34   1321s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:57:34   1322s] |  -0.041|   -0.135|  -8.257|  -27.613|    64.19%|   0:00:00.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[0].internal_ro |
[12/10 12:57:34   1322s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:35   1322s] |  -0.041|   -0.135|  -8.142|  -27.515|    64.20%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[1].cols[5].internal_ro |
[12/10 12:57:35   1322s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:35   1323s] |  -0.040|   -0.135|  -8.102|  -27.479|    64.20%|   0:00:00.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[4].internal_ro |
[12/10 12:57:35   1323s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:36   1323s] |  -0.040|   -0.135|  -8.061|  -27.432|    64.21%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[1].cols[4].internal_ro |
[12/10 12:57:36   1323s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:57:38   1326s] |  -0.039|   -0.135|  -7.955|  -27.344|    64.22%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[4].internal_ro |
[12/10 12:57:38   1326s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:57:39   1326s] |  -0.039|   -0.135|  -7.913|  -27.308|    64.22%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[1].internal_ro |
[12/10 12:57:39   1326s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:57:40   1327s] |  -0.038|   -0.135|  -7.641|  -27.042|    64.23%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[0].internal_ro |
[12/10 12:57:40   1327s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:41   1328s] |  -0.038|   -0.135|  -7.301|  -26.726|    64.24%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[3].internal_ro |
[12/10 12:57:41   1328s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:42   1329s] |  -0.037|   -0.135|  -6.916|  -26.357|    64.25%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[2].internal_ro |
[12/10 12:57:42   1329s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:42   1329s] |  -0.036|   -0.135|  -6.865|  -26.311|    64.25%|   0:00:00.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[5].internal_ro |
[12/10 12:57:42   1329s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:43   1330s] |  -0.036|   -0.135|  -6.709|  -26.163|    64.26%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[5].internal_ro |
[12/10 12:57:43   1330s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:43   1331s] |  -0.036|   -0.135|  -6.694|  -26.142|    64.27%|   0:00:00.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[5].internal_ro |
[12/10 12:57:43   1331s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:44   1331s] |  -0.034|   -0.135|  -6.514|  -25.979|    64.28%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[1].cols[5].internal_ro |
[12/10 12:57:44   1331s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:46   1333s] |  -0.033|   -0.135|  -6.245|  -25.743|    64.31%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[3].internal_ro |
[12/10 12:57:46   1333s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[13]/D                        |
[12/10 12:57:48   1335s] |  -0.032|   -0.127|  -5.764|  -25.315|    64.33%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[3].internal_ro |
[12/10 12:57:48   1335s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[13]/D                        |
[12/10 12:57:49   1336s] |  -0.032|   -0.127|  -5.672|  -25.236|    64.35%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[1].top_row.pe_ |
[12/10 12:57:49   1336s] |        |         |        |         |          |            |        |          |         | inst/psum_r_reg[15]/D                              |
[12/10 12:57:49   1337s] |  -0.030|   -0.127|  -5.606|  -25.178|    64.35%|   0:00:00.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[0].internal_ro |
[12/10 12:57:49   1337s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:53   1340s] |  -0.029|   -0.127|  -5.273|  -24.903|    64.40%|   0:00:04.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[0].top_row.pe_ |
[12/10 12:57:53   1340s] |        |         |        |         |          |            |        |          |         | inst_psum_r_reg[15]/D                              |
[12/10 12:57:55   1342s] |  -0.027|   -0.127|  -4.973|  -24.681|    64.43%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[4].internal_ro |
[12/10 12:57:55   1342s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:58   1345s] |  -0.026|   -0.127|  -4.602|  -24.371|    64.47%|   0:00:03.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[0].internal_ro |
[12/10 12:57:58   1345s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:57:59   1346s] |  -0.025|   -0.127|  -4.473|  -24.272|    64.48%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[3].internal_ro |
[12/10 12:57:59   1346s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:02   1349s] |  -0.025|   -0.127|  -4.213|  -24.088|    64.52%|   0:00:03.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[1].top_row.pe_ |
[12/10 12:58:02   1349s] |        |         |        |         |          |            |        |          |         | inst/psum_r_reg[15]/D                              |
[12/10 12:58:02   1349s] |  -0.024|   -0.127|  -4.177|  -24.055|    64.52%|   0:00:00.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[0].top_row.pe_ |
[12/10 12:58:02   1349s] |        |         |        |         |          |            |        |          |         | inst_psum_r_reg[15]/D                              |
[12/10 12:58:03   1350s] |  -0.024|   -0.127|  -4.067|  -23.963|    64.54%|   0:00:01.0| 3106.3M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[0]/D   |
[12/10 12:58:05   1352s] |  -0.023|   -0.127|  -4.014|  -23.915|    64.54%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[3].internal_ro |
[12/10 12:58:05   1352s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[13]/D                        |
[12/10 12:58:06   1354s] |  -0.022|   -0.127|  -3.712|  -23.643|    64.57%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[3].top_row.pe_ |
[12/10 12:58:06   1354s] |        |         |        |         |          |            |        |          |         | inst/psum_r_reg[15]/D                              |
[12/10 12:58:11   1358s] |  -0.021|   -0.127|  -3.535|  -23.521|    64.58%|   0:00:05.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[4].internal_ro |
[12/10 12:58:11   1358s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:13   1360s] |  -0.020|   -0.127|  -3.349|  -23.377|    64.61%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[4].internal_ro |
[12/10 12:58:13   1360s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:16   1363s] |  -0.020|   -0.127|  -3.108|  -23.199|    64.63%|   0:00:03.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[5].internal_ro |
[12/10 12:58:16   1363s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:17   1364s] |  -0.019|   -0.127|  -2.990|  -23.100|    64.64%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[0].internal_ro |
[12/10 12:58:17   1364s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:18   1365s] |  -0.018|   -0.127|  -2.813|  -22.949|    64.66%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[2].internal_ro |
[12/10 12:58:18   1365s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:20   1367s] |  -0.017|   -0.127|  -2.718|  -22.875|    64.68%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[2].internal_ro |
[12/10 12:58:20   1367s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:21   1368s] |  -0.017|   -0.127|  -2.540|  -22.620|    64.69%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[4].top_row.pe_ |
[12/10 12:58:21   1368s] |        |         |        |         |          |            |        |          |         | inst_psum_r_reg[15]/D                              |
[12/10 12:58:24   1371s] |  -0.018|   -0.127|  -2.387|  -22.538|    64.72%|   0:00:03.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[0].internal_ro |
[12/10 12:58:24   1371s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[13]/D                        |
[12/10 12:58:24   1371s] |  -0.016|   -0.127|  -2.344|  -22.496|    64.72%|   0:00:00.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[5].internal_ro |
[12/10 12:58:24   1371s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:24   1371s] |  -0.015|   -0.127|  -2.313|  -22.478|    64.72%|   0:00:00.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[3].top_row.pe_ |
[12/10 12:58:24   1371s] |        |         |        |         |          |            |        |          |         | inst/psum_r_reg[15]/D                              |
[12/10 12:58:26   1373s] |  -0.015|   -0.127|  -2.080|  -22.277|    64.75%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[0].top_row.pe_ |
[12/10 12:58:26   1373s] |        |         |        |         |          |            |        |          |         | inst_psum_r_reg[15]/D                              |
[12/10 12:58:28   1375s] |  -0.014|   -0.127|  -1.990|  -22.225|    64.76%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[5].internal_ro |
[12/10 12:58:28   1375s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:29   1376s] |  -0.014|   -0.127|  -1.830|  -22.052|    64.78%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[4].internal_ro |
[12/10 12:58:29   1376s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:31   1378s] |  -0.013|   -0.127|  -1.585|  -21.857|    64.80%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[2].top_row.pe_ |
[12/10 12:58:31   1378s] |        |         |        |         |          |            |        |          |         | inst/psum_r_reg[15]/D                              |
[12/10 12:58:32   1379s] |  -0.013|   -0.127|  -1.525|  -21.806|    64.81%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[3].internal_ro |
[12/10 12:58:32   1379s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:32   1379s] |  -0.012|   -0.127|  -1.521|  -21.803|    64.81%|   0:00:00.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[0].top_row.pe_ |
[12/10 12:58:32   1379s] |        |         |        |         |          |            |        |          |         | inst_psum_r_reg[15]/D                              |
[12/10 12:58:35   1382s] |  -0.011|   -0.127|  -1.315|  -21.688|    64.83%|   0:00:03.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[1].cols[0].internal_ro |
[12/10 12:58:35   1382s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:38   1385s] |  -0.012|   -0.127|  -1.138|  -21.584|    64.85%|   0:00:03.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[3].internal_ro |
[12/10 12:58:38   1385s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:39   1386s] |  -0.011|   -0.127|  -1.089|  -21.545|    64.85%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[2].internal_ro |
[12/10 12:58:39   1386s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:42   1389s] |  -0.009|   -0.127|  -0.972|  -21.450|    64.87%|   0:00:03.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[4].top_row.pe_ |
[12/10 12:58:42   1389s] |        |         |        |         |          |            |        |          |         | inst_psum_r_reg[15]/D                              |
[12/10 12:58:49   1396s] |  -0.009|   -0.127|  -0.775|  -21.315|    64.89%|   0:00:07.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[4].internal_ro |
[12/10 12:58:49   1396s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:50   1397s] |  -0.009|   -0.127|  -0.746|  -21.182|    64.90%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[1].cols[1].internal_ro |
[12/10 12:58:50   1397s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:54   1401s] |  -0.009|   -0.127|  -0.681|  -21.149|    64.91%|   0:00:04.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[3].internal_ro |
[12/10 12:58:54   1401s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[13]/D                        |
[12/10 12:58:55   1402s] |  -0.008|   -0.127|  -0.592|  -21.096|    64.91%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[3].internal_ro |
[12/10 12:58:55   1402s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:57   1404s] |  -0.007|   -0.127|  -0.487|  -21.052|    64.93%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[2].internal_ro |
[12/10 12:58:57   1404s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:58:59   1406s] |  -0.007|   -0.127|  -0.369|  -20.966|    64.96%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[1].cols[0].internal_ro |
[12/10 12:58:59   1406s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:59:06   1413s] |  -0.006|   -0.127|  -0.294|  -20.907|    64.97%|   0:00:07.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[4].top_row.pe_ |
[12/10 12:59:06   1413s] |        |         |        |         |          |            |        |          |         | inst_psum_r_reg[15]/D                              |
[12/10 12:59:07   1414s] |  -0.005|   -0.127|  -0.263|  -20.889|    64.98%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[1].internal_ro |
[12/10 12:59:07   1414s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:59:09   1416s] |  -0.005|   -0.127|  -0.201|  -20.853|    65.00%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[0].internal_ro |
[12/10 12:59:09   1416s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:59:11   1418s] |  -0.004|   -0.127|  -0.143|  -20.807|    65.01%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[1].internal_ro |
[12/10 12:59:11   1418s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:59:14   1421s] |  -0.004|   -0.127|  -0.072|  -20.768|    65.04%|   0:00:03.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[2].internal_ro |
[12/10 12:59:14   1421s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:59:16   1423s] |  -0.003|   -0.127|  -0.035|  -20.752|    65.06%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[5].internal_ro |
[12/10 12:59:16   1423s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:59:18   1425s] |  -0.003|   -0.127|  -0.021|  -20.743|    65.08%|   0:00:02.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[5].internal_ro |
[12/10 12:59:18   1425s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:59:18   1425s] |  -0.003|   -0.127|  -0.017|  -20.744|    65.08%|   0:00:00.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[1].internal_ro |
[12/10 12:59:18   1425s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[13]/D                        |
[12/10 12:59:19   1426s] |  -0.002|   -0.127|  -0.013|  -20.742|    65.09%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[0].internal_ro |
[12/10 12:59:19   1426s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:59:20   1427s] |  -0.002|   -0.127|  -0.010|  -20.739|    65.10%|   0:00:01.0| 3106.3M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[1].internal_ro |
[12/10 12:59:20   1427s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:59:26   1433s] |  -0.001|   -0.127|  -0.001|  -20.715|    65.13%|   0:00:06.0| 3095.4M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[5]/D   |
[12/10 12:59:28   1435s] |   0.001|   -0.127|   0.000|  -20.714|    65.14%|   0:00:02.0| 3095.4M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[5]/D   |
[12/10 12:59:36   1443s] |   0.001|   -0.127|   0.000|  -20.743|    65.17%|   0:00:08.0| 3095.4M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[11]/D  |
[12/10 12:59:39   1445s] |   0.002|   -0.127|   0.000|  -20.717|    65.18%|   0:00:03.0| 3095.4M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[1].internal_ro |
[12/10 12:59:39   1445s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 12:59:40   1447s] |   0.002|   -0.127|   0.000|  -20.717|    65.19%|   0:00:01.0| 3095.4M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[1].internal_ro |
[12/10 12:59:40   1447s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 12:59:45   1451s] |   0.003|   -0.127|   0.000|  -20.719|    65.21%|   0:00:05.0| 3095.4M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[5]/D   |
[12/10 12:59:47   1454s] |   0.005|   -0.127|   0.000|  -20.719|    65.22%|   0:00:02.0| 2771.0M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[15]/D  |
[12/10 12:59:57   1464s] |   0.006|   -0.127|   0.000|  -20.702|    65.27%|   0:00:10.0| 2771.0M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[2].internal_ro |
[12/10 12:59:57   1464s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:00:00   1467s] |   0.007|   -0.127|   0.000|  -20.702|    65.29%|   0:00:03.0| 2771.0M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[2]/D   |
[12/10 13:00:03   1469s] |   0.007|   -0.127|   0.000|  -20.702|    65.30%|   0:00:03.0| 2771.0M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[1].internal_ro |
[12/10 13:00:03   1469s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:00:04   1471s] |   0.008|   -0.127|   0.000|  -20.686|    65.31%|   0:00:01.0| 2771.0M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[1].internal_ro |
[12/10 13:00:04   1471s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:00:04   1471s] |   0.008|   -0.127|   0.000|  -20.686|    65.31%|   0:00:00.0| 2771.0M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[1].internal_ro |
[12/10 13:00:04   1471s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:00:04   1471s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:00:04   1471s] 
[12/10 13:00:04   1471s] *** Finish Core Optimize Step (cpu=0:03:04 real=0:03:05 mem=2771.0M) ***
[12/10 13:00:04   1471s] Active Path Group: default 
[12/10 13:00:05   1471s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:00:05   1471s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 13:00:05   1471s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:00:05   1471s] |  -0.127|   -0.127| -20.686|  -20.686|    65.31%|   0:00:01.0| 2771.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[14]/D  |
[12/10 13:00:05   1472s] |  -0.106|   -0.106| -19.820|  -19.820|    65.31%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[2].psum_fifo_inst/dout_reg[8]/D   |
[12/10 13:00:05   1472s] |  -0.102|   -0.102| -19.348|  -19.348|    65.31%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[5].psum_fifo_inst_dout_reg[11]/D  |
[12/10 13:00:05   1472s] |  -0.093|   -0.093| -19.220|  -19.220|    65.31%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[5].psum_fifo_inst_dout_reg[11]/D  |
[12/10 13:00:05   1472s] |  -0.087|   -0.087| -18.299|  -18.299|    65.31%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[4]/D   |
[12/10 13:00:05   1472s] |  -0.079|   -0.079| -18.184|  -18.184|    65.31%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[0]/D   |
[12/10 13:00:06   1472s] |  -0.075|   -0.075| -17.596|  -17.596|    65.31%|   0:00:01.0| 2771.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[14]/D  |
[12/10 13:00:06   1472s] |  -0.069|   -0.069| -17.463|  -17.463|    65.31%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[1].psum_fifo_inst/dout_reg[4]/D   |
[12/10 13:00:06   1472s] |  -0.064|   -0.064| -17.384|  -17.384|    65.31%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[14]/D  |
[12/10 13:00:06   1472s] |  -0.058|   -0.058| -16.362|  -16.362|    65.31%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[1].psum_fifo_inst/dout_reg[13]/D  |
[12/10 13:00:06   1473s] |  -0.053|   -0.053| -15.838|  -15.838|    65.31%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/ifmap_vld_r_reg[9]/D                      |
[12/10 13:00:06   1473s] |  -0.049|   -0.049| -12.418|  -12.418|    65.32%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[3].psum_fifo_inst_dout_reg[12]/D  |
[12/10 13:00:06   1473s] |  -0.045|   -0.045| -12.113|  -12.113|    65.32%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[13]/D  |
[12/10 13:00:06   1473s] |  -0.042|   -0.042| -10.065|  -10.065|    65.32%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[7]/D   |
[12/10 13:00:07   1473s] |  -0.037|   -0.037|  -8.775|   -8.775|    65.32%|   0:00:01.0| 2771.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[1]/D   |
[12/10 13:00:07   1474s] |  -0.035|   -0.035|  -6.505|   -6.505|    65.32%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[6]/D   |
[12/10 13:00:07   1474s] |  -0.032|   -0.032|  -6.325|   -6.325|    65.33%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[1].psum_fifo_inst/dout_reg[0]/D   |
[12/10 13:00:08   1474s] |  -0.027|   -0.027|  -5.785|   -5.785|    65.33%|   0:00:01.0| 2771.0M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[12]/D  |
[12/10 13:00:08   1474s] |  -0.025|   -0.025|  -4.702|   -4.702|    65.33%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[3]/D   |
[12/10 13:00:08   1475s] |  -0.023|   -0.023|  -4.255|   -4.255|    65.33%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[13]/D  |
[12/10 13:00:08   1475s] |  -0.023|   -0.023|  -3.673|   -3.673|    65.34%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[13]/D  |
[12/10 13:00:08   1475s] |  -0.022|   -0.022|  -3.651|   -3.651|    65.34%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[14]/D  |
[12/10 13:00:09   1475s] |  -0.018|   -0.018|  -3.113|   -3.113|    65.34%|   0:00:01.0| 2771.0M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[4]/D   |
[12/10 13:00:09   1476s] |  -0.015|   -0.015|  -1.934|   -1.934|    65.34%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[3].psum_fifo_inst_dout_reg[0]/D   |
[12/10 13:00:10   1477s] |  -0.012|   -0.012|  -1.017|   -1.017|    65.35%|   0:00:01.0| 2771.0M|        an|  default| noc_inst/genblk1[1].psum_fifo_inst/dout_reg[14]/D  |
[12/10 13:00:11   1477s] |  -0.010|   -0.010|  -0.353|   -0.353|    65.35%|   0:00:01.0| 2771.0M|        an|  default| noc_inst/genblk1[5].psum_fifo_inst_dout_reg[0]/D   |
[12/10 13:00:11   1478s] |  -0.007|   -0.007|  -0.261|   -0.261|    65.35%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[3].psum_fifo_inst_dout_reg[12]/D  |
[12/10 13:00:12   1479s] |  -0.005|   -0.005|  -0.056|   -0.056|    65.36%|   0:00:01.0| 2771.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[11]/D  |
[12/10 13:00:13   1479s] |  -0.003|   -0.003|  -0.014|   -0.014|    65.36%|   0:00:01.0| 2771.0M|        an|  default| noc_inst/genblk1[3].psum_fifo_inst_dout_reg[12]/D  |
[12/10 13:00:13   1480s] |  -0.001|   -0.001|  -0.003|   -0.003|    65.37%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[4]/D   |
[12/10 13:00:14   1480s] |  -0.001|   -0.001|  -0.001|   -0.001|    65.37%|   0:00:01.0| 2771.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[13]/D  |
[12/10 13:00:14   1480s] |   0.002|    0.002|   0.000|    0.000|    65.37%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[3].psum_fifo_inst_dout_reg[12]/D  |
[12/10 13:00:15   1481s] |   0.005|    0.005|   0.000|    0.000|    65.38%|   0:00:01.0| 2771.0M|        an|  default| noc_inst/genblk1[2].psum_fifo_inst/dout_reg[8]/D   |
[12/10 13:00:16   1482s] |   0.005|    0.005|   0.000|    0.000|    65.38%|   0:00:01.0| 2771.0M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[8]/D   |
[12/10 13:00:16   1483s] |   0.007|    0.007|   0.000|    0.000|    65.38%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[3]/D   |
[12/10 13:00:17   1484s] |   0.010|    0.008|   0.000|    0.000|    65.39%|   0:00:01.0| 2771.0M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[3]/D   |
[12/10 13:00:17   1484s] |   0.010|    0.008|   0.000|    0.000|    65.39%|   0:00:00.0| 2771.0M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[3]/D   |
[12/10 13:00:17   1484s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:00:17   1484s] 
[12/10 13:00:17   1484s] *** Finish Core Optimize Step (cpu=0:00:12.5 real=0:00:13.0 mem=2771.0M) ***
[12/10 13:00:17   1484s] 
[12/10 13:00:17   1484s] *** Finished Optimize Step Cumulative (cpu=0:03:17 real=0:03:18 mem=2771.0M) ***
[12/10 13:00:17   1484s] ** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 65.39
[12/10 13:00:17   1484s] Placement Snapshot: Density distribution:
[12/10 13:00:17   1484s] [1.00 -  +++]: 24 (0.59%)
[12/10 13:00:17   1484s] [0.95 - 1.00]: 8 (0.20%)
[12/10 13:00:17   1484s] [0.90 - 0.95]: 7 (0.17%)
[12/10 13:00:17   1484s] [0.85 - 0.90]: 16 (0.39%)
[12/10 13:00:17   1484s] [0.80 - 0.85]: 8 (0.20%)
[12/10 13:00:17   1484s] [0.75 - 0.80]: 19 (0.46%)
[12/10 13:00:17   1484s] [0.70 - 0.75]: 33 (0.81%)
[12/10 13:00:17   1484s] [0.65 - 0.70]: 35 (0.85%)
[12/10 13:00:17   1484s] [0.60 - 0.65]: 75 (1.83%)
[12/10 13:00:17   1484s] [0.55 - 0.60]: 135 (3.30%)
[12/10 13:00:17   1484s] [0.50 - 0.55]: 275 (6.71%)
[12/10 13:00:17   1484s] [0.45 - 0.50]: 397 (9.69%)
[12/10 13:00:17   1484s] [0.40 - 0.45]: 520 (12.70%)
[12/10 13:00:17   1484s] [0.35 - 0.40]: 852 (20.80%)
[12/10 13:00:17   1484s] [0.30 - 0.35]: 972 (23.73%)
[12/10 13:00:17   1484s] [0.25 - 0.30]: 562 (13.72%)
[12/10 13:00:17   1484s] [0.20 - 0.25]: 150 (3.66%)
[12/10 13:00:17   1484s] [0.15 - 0.20]: 8 (0.20%)
[12/10 13:00:17   1484s] [0.10 - 0.15]: 0 (0.00%)
[12/10 13:00:17   1484s] [0.05 - 0.10]: 0 (0.00%)
[12/10 13:00:17   1484s] [0.00 - 0.05]: 0 (0.00%)
[12/10 13:00:17   1484s] Begin: Area Reclaim Optimization
[12/10 13:00:18   1485s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.39
[12/10 13:00:18   1485s] +----------+---------+--------+--------+------------+--------+
[12/10 13:00:18   1485s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/10 13:00:18   1485s] +----------+---------+--------+--------+------------+--------+
[12/10 13:00:18   1485s] |    65.39%|        -|   0.000|   0.000|   0:00:00.0| 2771.0M|
[12/10 13:00:31   1497s] |    65.07%|     2177|  -0.001|  -0.006|   0:00:13.0| 2771.0M|
[12/10 13:00:36   1503s] |    64.92%|     1338|  -0.001|  -0.005|   0:00:05.0| 2771.0M|
[12/10 13:00:37   1503s] |    64.92%|       46|  -0.001|  -0.005|   0:00:01.0| 2771.0M|
[12/10 13:00:37   1503s] |    64.92%|        1|  -0.001|  -0.005|   0:00:00.0| 2771.0M|
[12/10 13:00:37   1503s] |    64.92%|        0|  -0.001|  -0.005|   0:00:00.0| 2771.0M|
[12/10 13:00:37   1503s] +----------+---------+--------+--------+------------+--------+
[12/10 13:00:37   1503s] Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.005 Density 64.92
[12/10 13:00:37   1503s] 
[12/10 13:00:37   1503s] ** Summary: Restruct = 0 Buffer Deletion = 1627 Declone = 1111 Resize = 1359 **
[12/10 13:00:37   1503s] --------------------------------------------------------------
[12/10 13:00:37   1503s] |                                   | Total     | Sequential |
[12/10 13:00:37   1503s] --------------------------------------------------------------
[12/10 13:00:37   1503s] | Num insts resized                 |    1316  |       0    |
[12/10 13:00:37   1503s] | Num insts undone                  |      26  |       0    |
[12/10 13:00:37   1503s] | Num insts Downsized               |    1316  |       0    |
[12/10 13:00:37   1503s] | Num insts Samesized               |       0  |       0    |
[12/10 13:00:37   1503s] | Num insts Upsized                 |       0  |       0    |
[12/10 13:00:37   1503s] | Num multiple commits+uncommits    |      43  |       -    |
[12/10 13:00:37   1503s] --------------------------------------------------------------
[12/10 13:00:37   1503s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:00:37   1503s] Layer 4 has 1306 constrained nets 
[12/10 13:00:37   1503s] Layer 7 has 57 constrained nets 
[12/10 13:00:37   1503s] **** End NDR-Layer Usage Statistics ****
[12/10 13:00:37   1503s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:19.7) (real = 0:00:20.0) **
[12/10 13:00:37   1503s] *** Finished Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=2680.43M, totSessionCpu=0:25:04).
[12/10 13:00:37   1503s] Placement Snapshot: Density distribution:
[12/10 13:00:37   1503s] [1.00 -  +++]: 24 (0.59%)
[12/10 13:00:37   1503s] [0.95 - 1.00]: 8 (0.20%)
[12/10 13:00:37   1503s] [0.90 - 0.95]: 7 (0.17%)
[12/10 13:00:37   1503s] [0.85 - 0.90]: 16 (0.39%)
[12/10 13:00:37   1503s] [0.80 - 0.85]: 8 (0.20%)
[12/10 13:00:37   1503s] [0.75 - 0.80]: 20 (0.49%)
[12/10 13:00:37   1503s] [0.70 - 0.75]: 35 (0.85%)
[12/10 13:00:37   1503s] [0.65 - 0.70]: 36 (0.88%)
[12/10 13:00:37   1503s] [0.60 - 0.65]: 78 (1.90%)
[12/10 13:00:37   1503s] [0.55 - 0.60]: 160 (3.91%)
[12/10 13:00:37   1503s] [0.50 - 0.55]: 295 (7.20%)
[12/10 13:00:37   1503s] [0.45 - 0.50]: 383 (9.35%)
[12/10 13:00:37   1503s] [0.40 - 0.45]: 522 (12.74%)
[12/10 13:00:37   1503s] [0.35 - 0.40]: 878 (21.44%)
[12/10 13:00:37   1503s] [0.30 - 0.35]: 1005 (24.54%)
[12/10 13:00:37   1503s] [0.25 - 0.30]: 520 (12.70%)
[12/10 13:00:37   1503s] [0.20 - 0.25]: 98 (2.39%)
[12/10 13:00:37   1503s] [0.15 - 0.20]: 3 (0.07%)
[12/10 13:00:37   1503s] [0.10 - 0.15]: 0 (0.00%)
[12/10 13:00:37   1503s] [0.05 - 0.10]: 0 (0.00%)
[12/10 13:00:37   1503s] [0.00 - 0.05]: 0 (0.00%)
[12/10 13:00:38   1505s] *** Starting refinePlace (0:25:05 mem=2680.4M) ***
[12/10 13:00:38   1505s] Total net bbox length = 2.422e+06 (1.238e+06 1.184e+06) (ext = 3.161e+03)
[12/10 13:00:38   1505s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:00:38   1505s] default core: bins with density >  0.75 =   15 % ( 613 / 4096 )
[12/10 13:00:38   1505s] Density distribution unevenness ratio = 6.827%
[12/10 13:00:38   1505s] RPlace IncrNP Skipped
[12/10 13:00:38   1505s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2681.7MB) @(0:25:05 - 0:25:05).
[12/10 13:00:38   1505s] Starting refinePlace ...
[12/10 13:00:38   1505s] default core: bins with density >  0.75 =   15 % ( 613 / 4096 )
[12/10 13:00:38   1505s] Density distribution unevenness ratio = 6.827%
[12/10 13:00:40   1507s]   Spread Effort: high, pre-route mode, useDDP on.
[12/10 13:00:40   1507s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:02.0, mem=2728.7MB) @(0:25:05 - 0:25:07).
[12/10 13:00:40   1507s] Move report: preRPlace moves 10338 insts, mean move: 0.64 um, max move: 4.06 um
[12/10 13:00:40   1507s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OCPC16250_FE_OFN9399_n_1550): (221.16, 608.30) --> (223.82, 606.90)
[12/10 13:00:40   1507s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X16
[12/10 13:00:40   1507s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 13:00:42   1509s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:00:42   1509s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2728.7MB) @(0:25:07 - 0:25:09).
[12/10 13:00:42   1509s] Move report: Detail placement moves 10338 insts, mean move: 0.64 um, max move: 4.06 um
[12/10 13:00:42   1509s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OCPC16250_FE_OFN9399_n_1550): (221.16, 608.30) --> (223.82, 606.90)
[12/10 13:00:42   1509s] 	Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 2728.7MB
[12/10 13:00:42   1509s] Statistics of distance of Instance movement in refine placement:
[12/10 13:00:42   1509s]   maximum (X+Y) =         4.06 um
[12/10 13:00:42   1509s]   inst (buf_array_inst_ifmap_buffer_inst/FE_OCPC16250_FE_OFN9399_n_1550) with max move: (221.16, 608.3) -> (223.82, 606.9)
[12/10 13:00:42   1509s]   mean    (X+Y) =         0.64 um
[12/10 13:00:42   1509s] Summary Report:
[12/10 13:00:42   1509s] Instances move: 10338 (out of 170652 movable)
[12/10 13:00:42   1509s] Instances flipped: 0
[12/10 13:00:42   1509s] Mean displacement: 0.64 um
[12/10 13:00:42   1509s] Max displacement: 4.06 um (Instance: buf_array_inst_ifmap_buffer_inst/FE_OCPC16250_FE_OFN9399_n_1550) (221.16, 608.3) -> (223.82, 606.9)
[12/10 13:00:42   1509s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X16
[12/10 13:00:42   1509s] Total instances moved : 10338
[12/10 13:00:42   1509s] Total net bbox length = 2.428e+06 (1.241e+06 1.186e+06) (ext = 3.160e+03)
[12/10 13:00:42   1509s] Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 2728.7MB
[12/10 13:00:42   1509s] [CPU] RefinePlace/total (cpu=0:00:04.3, real=0:00:04.0, mem=2728.7MB) @(0:25:05 - 0:25:09).
[12/10 13:00:42   1509s] *** Finished refinePlace (0:25:09 mem=2728.7M) ***
[12/10 13:00:43   1510s] *** maximum move = 4.06 um ***
[12/10 13:00:43   1510s] *** Finished re-routing un-routed nets (2728.7M) ***
[12/10 13:00:44   1510s] 
[12/10 13:00:44   1510s] *** Finish Physical Update (cpu=0:00:06.9 real=0:00:07.0 mem=2728.7M) ***
[12/10 13:00:44   1511s] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.005 Density 64.92
[12/10 13:00:44   1511s] Skipped Place ECO bump recovery (WNS opt)
[12/10 13:00:44   1511s] Optimizer WNS Pass 1
[12/10 13:00:45   1512s] Active Path Group: reg2reg  
[12/10 13:00:45   1512s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:00:45   1512s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 13:00:45   1512s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:00:45   1512s] |  -0.001|   -0.001|  -0.005|   -0.005|    64.92%|   0:00:00.0| 2728.7M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[0].internal_ro |
[12/10 13:00:45   1512s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:00:52   1519s] |   0.000|    0.000|   0.000|    0.000|    64.94%|   0:00:07.0| 3034.0M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[3].internal_ro |
[12/10 13:00:52   1519s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:00:57   1523s] |   0.003|    0.003|   0.000|    0.000|    64.95%|   0:00:05.0| 3034.0M|        an|  reg2reg| noc_inst/pe_array_inst_rows[1].cols[4].internal_ro |
[12/10 13:00:57   1523s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:01:07   1533s] |   0.006|    0.003|   0.000|    0.000|    64.99%|   0:00:10.0| 3028.8M|        an|  reg2reg| noc_inst/pe_array_inst_rows[1].cols[1].internal_ro |
[12/10 13:01:07   1533s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:01:17   1543s] |   0.006|    0.003|   0.000|    0.000|    65.02%|   0:00:10.0| 3011.8M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[4].internal_ro |
[12/10 13:01:17   1543s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:01:19   1545s] |   0.007|    0.003|   0.000|    0.000|    65.03%|   0:00:02.0| 3011.8M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[3].internal_ro |
[12/10 13:01:19   1545s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:01:22   1548s] |   0.009|    0.003|   0.000|    0.000|    65.05%|   0:00:03.0| 3011.8M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[2].internal_ro |
[12/10 13:01:22   1548s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:01:22   1548s] |   0.009|    0.003|   0.000|    0.000|    65.05%|   0:00:00.0| 3011.8M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[2].internal_ro |
[12/10 13:01:22   1548s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:01:22   1548s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:01:22   1548s] 
[12/10 13:01:22   1548s] *** Finish Core Optimize Step (cpu=0:00:36.4 real=0:00:37.0 mem=3011.8M) ***
[12/10 13:01:22   1548s] Active Path Group: default 
[12/10 13:01:22   1548s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:01:22   1548s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 13:01:22   1548s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:01:22   1548s] |   0.003|    0.003|   0.000|    0.000|    65.05%|   0:00:00.0| 3011.8M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[6]/D   |
[12/10 13:01:23   1549s] |   0.007|    0.007|   0.000|    0.000|    65.05%|   0:00:01.0| 3011.8M|        an|  default| noc_inst/genblk1[5].psum_fifo_inst_dout_reg[3]/D   |
[12/10 13:01:23   1549s] |   0.008|    0.008|   0.000|    0.000|    65.05%|   0:00:00.0| 3011.8M|        an|  default| noc_inst/genblk1[5].psum_fifo_inst_dout_reg[15]/D  |
[12/10 13:01:23   1549s] |   0.008|    0.008|   0.000|    0.000|    65.05%|   0:00:00.0| 3011.8M|        an|  default| noc_inst/genblk1[5].psum_fifo_inst_dout_reg[15]/D  |
[12/10 13:01:23   1549s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:01:23   1549s] 
[12/10 13:01:23   1549s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=3011.8M) ***
[12/10 13:01:23   1549s] 
[12/10 13:01:23   1549s] *** Finished Optimize Step Cumulative (cpu=0:00:37.4 real=0:00:38.0 mem=3011.8M) ***
[12/10 13:01:23   1549s] ** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 65.05
[12/10 13:01:24   1550s] *** Starting refinePlace (0:25:51 mem=3011.8M) ***
[12/10 13:01:24   1550s] Total net bbox length = 2.432e+06 (1.244e+06 1.188e+06) (ext = 3.160e+03)
[12/10 13:01:24   1550s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:01:24   1550s] default core: bins with density >  0.75 = 15.2 % ( 624 / 4096 )
[12/10 13:01:24   1550s] Density distribution unevenness ratio = 6.725%
[12/10 13:01:24   1550s] RPlace IncrNP Skipped
[12/10 13:01:24   1550s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=3011.8MB) @(0:25:51 - 0:25:51).
[12/10 13:01:24   1550s] Starting refinePlace ...
[12/10 13:01:24   1551s] default core: bins with density >  0.75 = 15.2 % ( 624 / 4096 )
[12/10 13:01:24   1551s] Density distribution unevenness ratio = 6.725%
[12/10 13:01:27   1553s]   Spread Effort: high, pre-route mode, useDDP on.
[12/10 13:01:27   1553s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.3, real=0:00:03.0, mem=3011.8MB) @(0:25:51 - 0:25:53).
[12/10 13:01:27   1553s] Move report: preRPlace moves 1860 insts, mean move: 0.47 um, max move: 2.92 um
[12/10 13:01:27   1553s] 	Max move on inst (noc_inst/pe_array_inst_rows[1].cols[0].internal_rows.pe_inst/FE_RC_6610_0): (437.95, 307.30) --> (439.47, 305.90)
[12/10 13:01:27   1553s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[12/10 13:01:27   1553s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 13:01:29   1555s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:01:29   1555s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:02.0, mem=3011.8MB) @(0:25:53 - 0:25:55).
[12/10 13:01:29   1555s] Move report: Detail placement moves 1860 insts, mean move: 0.47 um, max move: 2.92 um
[12/10 13:01:29   1555s] 	Max move on inst (noc_inst/pe_array_inst_rows[1].cols[0].internal_rows.pe_inst/FE_RC_6610_0): (437.95, 307.30) --> (439.47, 305.90)
[12/10 13:01:29   1555s] 	Runtime: CPU: 0:00:04.6 REAL: 0:00:05.0 MEM: 3011.8MB
[12/10 13:01:29   1555s] Statistics of distance of Instance movement in refine placement:
[12/10 13:01:29   1555s]   maximum (X+Y) =         2.92 um
[12/10 13:01:29   1555s]   inst (noc_inst/pe_array_inst_rows[1].cols[0].internal_rows.pe_inst/FE_RC_6610_0) with max move: (437.95, 307.3) -> (439.47, 305.9)
[12/10 13:01:29   1555s]   mean    (X+Y) =         0.47 um
[12/10 13:01:29   1555s] Total instances flipped for legalization: 13
[12/10 13:01:29   1555s] Summary Report:
[12/10 13:01:29   1555s] Instances move: 1860 (out of 171307 movable)
[12/10 13:01:29   1555s] Instances flipped: 13
[12/10 13:01:29   1555s] Mean displacement: 0.47 um
[12/10 13:01:29   1555s] Max displacement: 2.92 um (Instance: noc_inst/pe_array_inst_rows[1].cols[0].internal_rows.pe_inst/FE_RC_6610_0) (437.95, 307.3) -> (439.47, 305.9)
[12/10 13:01:29   1555s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[12/10 13:01:29   1555s] Total instances moved : 1860
[12/10 13:01:29   1555s] Total net bbox length = 2.433e+06 (1.244e+06 1.189e+06) (ext = 3.160e+03)
[12/10 13:01:29   1555s] Runtime: CPU: 0:00:04.8 REAL: 0:00:05.0 MEM: 3011.8MB
[12/10 13:01:29   1555s] [CPU] RefinePlace/total (cpu=0:00:04.8, real=0:00:05.0, mem=3011.8MB) @(0:25:51 - 0:25:56).
[12/10 13:01:29   1555s] *** Finished refinePlace (0:25:56 mem=3011.8M) ***
[12/10 13:01:30   1556s] *** maximum move = 2.92 um ***
[12/10 13:01:30   1556s] *** Finished re-routing un-routed nets (3011.8M) ***
[12/10 13:01:30   1557s] 
[12/10 13:01:30   1557s] *** Finish Physical Update (cpu=0:00:07.5 real=0:00:07.0 mem=3011.8M) ***
[12/10 13:01:31   1557s] ** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 65.05
[12/10 13:01:31   1557s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:01:31   1557s] Layer 4 has 1324 constrained nets 
[12/10 13:01:31   1557s] Layer 7 has 66 constrained nets 
[12/10 13:01:31   1557s] **** End NDR-Layer Usage Statistics ****
[12/10 13:01:31   1557s] 
[12/10 13:01:31   1557s] *** Finish pre-CTS Setup Fixing (cpu=0:04:39 real=0:04:40 mem=3011.8M) ***
[12/10 13:01:31   1557s] 
[12/10 13:01:31   1558s] End: GigaOpt Optimization in WNS mode
[12/10 13:01:31   1558s] *** Timing NOT met, worst failing slack is 0.008
[12/10 13:01:31   1558s] *** Check timing (0:00:00.1)
[12/10 13:01:31   1558s] **INFO: Flow update: Design timing is met.
[12/10 13:01:32   1558s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:01:32   1558s] ### Creating LA Mngr. totSessionCpu=0:25:59 mem=2501.1M
[12/10 13:01:32   1558s] ### Creating LA Mngr, finished. totSessionCpu=0:25:59 mem=2501.1M
[12/10 13:01:32   1558s] Begin: Area Reclaim Optimization
[12/10 13:01:32   1558s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:01:32   1558s] ### Creating PhyDesignMc. totSessionCpu=0:25:59 mem=2653.9M
[12/10 13:01:32   1558s] #spOpts: N=45 
[12/10 13:01:32   1559s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:59 mem=2653.9M
[12/10 13:01:33   1559s] ### Creating LA Mngr. totSessionCpu=0:26:00 mem=2653.9M
[12/10 13:01:33   1559s] ### Creating LA Mngr, finished. totSessionCpu=0:26:00 mem=2653.9M
[12/10 13:01:34   1560s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.05
[12/10 13:01:34   1560s] +----------+---------+--------+--------+------------+--------+
[12/10 13:01:34   1560s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/10 13:01:34   1560s] +----------+---------+--------+--------+------------+--------+
[12/10 13:01:34   1560s] |    65.05%|        -|   0.000|   0.000|   0:00:00.0| 2677.3M|
[12/10 13:01:42   1568s] |    64.98%|      486|  -0.008|  -0.019|   0:00:08.0| 2685.2M|
[12/10 13:02:00   1587s] |    64.45%|     5528|  -0.005|  -0.011|   0:00:18.0| 2704.3M|
[12/10 13:02:03   1589s] |    64.40%|      569|  -0.005|  -0.010|   0:00:03.0| 2704.3M|
[12/10 13:02:04   1590s] |    64.40%|       56|  -0.005|  -0.010|   0:00:01.0| 2704.3M|
[12/10 13:02:04   1591s] |    64.40%|        8|  -0.005|  -0.010|   0:00:00.0| 2704.3M|
[12/10 13:02:05   1591s] |    64.40%|        0|  -0.005|  -0.010|   0:00:01.0| 2704.3M|
[12/10 13:02:05   1591s] +----------+---------+--------+--------+------------+--------+
[12/10 13:02:05   1591s] Reclaim Optimization End WNS Slack -0.005  TNS Slack -0.010 Density 64.40
[12/10 13:02:05   1591s] 
[12/10 13:02:05   1591s] ** Summary: Restruct = 0 Buffer Deletion = 355 Declone = 177 Resize = 6135 **
[12/10 13:02:05   1591s] --------------------------------------------------------------
[12/10 13:02:05   1591s] |                                   | Total     | Sequential |
[12/10 13:02:05   1591s] --------------------------------------------------------------
[12/10 13:02:05   1591s] | Num insts resized                 |    5970  |      19    |
[12/10 13:02:05   1591s] | Num insts undone                  |      26  |       0    |
[12/10 13:02:05   1591s] | Num insts Downsized               |    5970  |      19    |
[12/10 13:02:05   1591s] | Num insts Samesized               |       0  |       0    |
[12/10 13:02:05   1591s] | Num insts Upsized                 |       0  |       0    |
[12/10 13:02:05   1591s] | Num multiple commits+uncommits    |     165  |       -    |
[12/10 13:02:05   1591s] --------------------------------------------------------------
[12/10 13:02:05   1591s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:02:05   1591s] Layer 4 has 1294 constrained nets 
[12/10 13:02:05   1591s] Layer 7 has 58 constrained nets 
[12/10 13:02:05   1591s] **** End NDR-Layer Usage Statistics ****
[12/10 13:02:05   1591s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:32.9) (real = 0:00:33.0) **
[12/10 13:02:06   1592s] *** Starting refinePlace (0:26:33 mem=2704.3M) ***
[12/10 13:02:06   1592s] Total net bbox length = 2.429e+06 (1.243e+06 1.187e+06) (ext = 3.160e+03)
[12/10 13:02:06   1592s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:02:06   1592s] Starting refinePlace ...
[12/10 13:02:08   1594s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:02:08   1594s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:02.0, mem=2704.3MB) @(0:26:33 - 0:26:35).
[12/10 13:02:08   1594s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:02:08   1594s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2704.3MB
[12/10 13:02:08   1594s] Statistics of distance of Instance movement in refine placement:
[12/10 13:02:08   1594s]   maximum (X+Y) =         0.00 um
[12/10 13:02:08   1594s]   mean    (X+Y) =         0.00 um
[12/10 13:02:08   1594s] Summary Report:
[12/10 13:02:08   1594s] Instances move: 0 (out of 170775 movable)
[12/10 13:02:08   1594s] Instances flipped: 0
[12/10 13:02:08   1594s] Mean displacement: 0.00 um
[12/10 13:02:08   1594s] Max displacement: 0.00 um 
[12/10 13:02:08   1594s] Total instances moved : 0
[12/10 13:02:08   1595s] Total net bbox length = 2.429e+06 (1.243e+06 1.187e+06) (ext = 3.160e+03)
[12/10 13:02:08   1595s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2704.3MB
[12/10 13:02:08   1595s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=2704.3MB) @(0:26:33 - 0:26:35).
[12/10 13:02:08   1595s] *** Finished refinePlace (0:26:35 mem=2704.3M) ***
[12/10 13:02:09   1595s] *** maximum move = 0.00 um ***
[12/10 13:02:09   1595s] *** Finished re-routing un-routed nets (2704.3M) ***
[12/10 13:02:09   1596s] 
[12/10 13:02:09   1596s] *** Finish Physical Update (cpu=0:00:04.9 real=0:00:04.0 mem=2704.3M) ***
[12/10 13:02:10   1596s] *** Finished Area Reclaim Optimization (cpu=0:00:38, real=0:00:38, mem=2506.91M, totSessionCpu=0:26:37).
[12/10 13:02:11   1597s] ### Creating LA Mngr. totSessionCpu=0:26:38 mem=2524.9M
[12/10 13:02:11   1597s] ### Creating LA Mngr, finished. totSessionCpu=0:26:38 mem=2524.9M
[12/10 13:02:11   1597s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[12/10 13:02:11   1597s] [PSP] Started earlyGlobalRoute kernel
[12/10 13:02:11   1597s] [PSP] Initial Peak syMemory usage = 2524.9 MB
[12/10 13:02:11   1597s] (I)       Reading DB...
[12/10 13:02:11   1598s] (I)       congestionReportName   : 
[12/10 13:02:11   1598s] (I)       layerRangeFor2DCongestion : 
[12/10 13:02:11   1598s] (I)       buildTerm2TermWires    : 1
[12/10 13:02:11   1598s] (I)       doTrackAssignment      : 1
[12/10 13:02:11   1598s] (I)       dumpBookshelfFiles     : 0
[12/10 13:02:11   1598s] (I)       numThreads             : 1
[12/10 13:02:11   1598s] (I)       bufferingAwareRouting  : false
[12/10 13:02:11   1598s] [NR-eGR] honorMsvRouteConstraint: false
[12/10 13:02:11   1598s] (I)       honorPin               : false
[12/10 13:02:11   1598s] (I)       honorPinGuide          : true
[12/10 13:02:11   1598s] (I)       honorPartition         : false
[12/10 13:02:11   1598s] (I)       allowPartitionCrossover: false
[12/10 13:02:11   1598s] (I)       honorSingleEntry       : true
[12/10 13:02:11   1598s] (I)       honorSingleEntryStrong : true
[12/10 13:02:11   1598s] (I)       handleViaSpacingRule   : false
[12/10 13:02:11   1598s] (I)       handleEolSpacingRule   : false
[12/10 13:02:11   1598s] (I)       PDConstraint           : none
[12/10 13:02:11   1598s] (I)       expBetterNDRHandling   : false
[12/10 13:02:11   1598s] [NR-eGR] honorClockSpecNDR      : 0
[12/10 13:02:11   1598s] (I)       routingEffortLevel     : 3
[12/10 13:02:11   1598s] (I)       effortLevel            : standard
[12/10 13:02:11   1598s] [NR-eGR] minRouteLayer          : 2
[12/10 13:02:11   1598s] [NR-eGR] maxRouteLayer          : 127
[12/10 13:02:11   1598s] (I)       relaxedTopLayerCeiling : 127
[12/10 13:02:11   1598s] (I)       relaxedBottomLayerFloor: 2
[12/10 13:02:11   1598s] (I)       numRowsPerGCell        : 1
[12/10 13:02:11   1598s] (I)       speedUpLargeDesign     : 0
[12/10 13:02:11   1598s] (I)       multiThreadingTA       : 1
[12/10 13:02:11   1598s] (I)       blkAwareLayerSwitching : 1
[12/10 13:02:11   1598s] (I)       optimizationMode       : false
[12/10 13:02:11   1598s] (I)       routeSecondPG          : false
[12/10 13:02:11   1598s] (I)       scenicRatioForLayerRelax: 0.00
[12/10 13:02:11   1598s] (I)       detourLimitForLayerRelax: 0.00
[12/10 13:02:11   1598s] (I)       punchThroughDistance   : 500.00
[12/10 13:02:11   1598s] (I)       scenicBound            : 1.15
[12/10 13:02:11   1598s] (I)       maxScenicToAvoidBlk    : 100.00
[12/10 13:02:11   1598s] (I)       source-to-sink ratio   : 0.00
[12/10 13:02:11   1598s] (I)       targetCongestionRatioH : 1.00
[12/10 13:02:11   1598s] (I)       targetCongestionRatioV : 1.00
[12/10 13:02:11   1598s] (I)       layerCongestionRatio   : 0.70
[12/10 13:02:11   1598s] (I)       m1CongestionRatio      : 0.10
[12/10 13:02:11   1598s] (I)       m2m3CongestionRatio    : 0.70
[12/10 13:02:11   1598s] (I)       localRouteEffort       : 1.00
[12/10 13:02:11   1598s] (I)       numSitesBlockedByOneVia: 8.00
[12/10 13:02:11   1598s] (I)       supplyScaleFactorH     : 1.00
[12/10 13:02:11   1598s] (I)       supplyScaleFactorV     : 1.00
[12/10 13:02:11   1598s] (I)       highlight3DOverflowFactor: 0.00
[12/10 13:02:11   1598s] (I)       doubleCutViaModelingRatio: 0.00
[12/10 13:02:11   1598s] (I)       routeVias              : 
[12/10 13:02:11   1598s] (I)       readTROption           : true
[12/10 13:02:11   1598s] (I)       extraSpacingFactor     : 1.00
[12/10 13:02:11   1598s] [NR-eGR] numTracksPerClockWire  : 0
[12/10 13:02:11   1598s] (I)       routeSelectedNetsOnly  : false
[12/10 13:02:11   1598s] (I)       clkNetUseMaxDemand     : false
[12/10 13:02:11   1598s] (I)       extraDemandForClocks   : 0
[12/10 13:02:11   1598s] (I)       steinerRemoveLayers    : false
[12/10 13:02:11   1598s] (I)       demoteLayerScenicScale : 1.00
[12/10 13:02:11   1598s] (I)       nonpreferLayerCostScale : 1.00
[12/10 13:02:11   1598s] (I)       spanningTreeRefinement : false
[12/10 13:02:11   1598s] (I)       spanningTreeRefinementAlpha : -1.00
[12/10 13:02:11   1598s] (I)       before initializing RouteDB syMemory usage = 2682.9 MB
[12/10 13:02:11   1598s] (I)       starting read tracks
[12/10 13:02:11   1598s] (I)       build grid graph
[12/10 13:02:11   1598s] (I)       build grid graph start
[12/10 13:02:11   1598s] [NR-eGR] Layer1 has no routable track
[12/10 13:02:11   1598s] [NR-eGR] Layer2 has single uniform track structure
[12/10 13:02:11   1598s] [NR-eGR] Layer3 has single uniform track structure
[12/10 13:02:11   1598s] [NR-eGR] Layer4 has single uniform track structure
[12/10 13:02:11   1598s] [NR-eGR] Layer5 has single uniform track structure
[12/10 13:02:11   1598s] [NR-eGR] Layer6 has single uniform track structure
[12/10 13:02:11   1598s] [NR-eGR] Layer7 has single uniform track structure
[12/10 13:02:11   1598s] [NR-eGR] Layer8 has single uniform track structure
[12/10 13:02:11   1598s] [NR-eGR] Layer9 has single uniform track structure
[12/10 13:02:11   1598s] [NR-eGR] Layer10 has single uniform track structure
[12/10 13:02:11   1598s] (I)       build grid graph end
[12/10 13:02:11   1598s] (I)       numViaLayers=9
[12/10 13:02:11   1598s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:02:11   1598s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:02:11   1598s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:02:11   1598s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:02:11   1598s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:02:11   1598s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:02:11   1598s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:02:11   1598s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:02:11   1598s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:02:11   1598s] (I)       end build via table
[12/10 13:02:11   1598s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=574404 numBumpBlks=0 numBoundaryFakeBlks=0
[12/10 13:02:11   1598s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/10 13:02:11   1598s] (I)       readDataFromPlaceDB
[12/10 13:02:11   1598s] (I)       Read net information..
[12/10 13:02:12   1598s] [NR-eGR] Read numTotalNets=173030  numIgnoredNets=0
[12/10 13:02:12   1598s] (I)       Read testcase time = 0.024 seconds
[12/10 13:02:12   1598s] 
[12/10 13:02:12   1598s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:02:12   1598s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:02:12   1598s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:02:12   1598s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:02:12   1598s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:02:12   1598s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:02:12   1598s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:02:12   1598s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:02:12   1598s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:02:12   1598s] (I)       build grid graph start
[12/10 13:02:12   1598s] (I)       build grid graph end
[12/10 13:02:12   1598s] (I)       Model blockage into capacity
[12/10 13:02:12   1598s] (I)       Read numBlocks=574404  numPreroutedWires=0  numCapScreens=0
[12/10 13:02:12   1598s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/10 13:02:12   1598s] (I)       blocked area on Layer2 : 354674794400  (11.02%)
[12/10 13:02:12   1598s] (I)       blocked area on Layer3 : 438318249600  (13.62%)
[12/10 13:02:12   1598s] (I)       blocked area on Layer4 : 2452849344800  (76.22%)
[12/10 13:02:12   1598s] (I)       blocked area on Layer5 : 27193974400  (0.85%)
[12/10 13:02:12   1598s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/10 13:02:12   1598s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/10 13:02:12   1598s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/10 13:02:12   1598s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/10 13:02:12   1598s] (I)       blocked area on Layer10 : 0  (0.00%)
[12/10 13:02:12   1598s] (I)       Modeling time = 0.106 seconds
[12/10 13:02:12   1598s] 
[12/10 13:02:12   1598s] (I)       Number of ignored nets = 0
[12/10 13:02:12   1598s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/10 13:02:12   1598s] (I)       Number of clock nets = 1.  Ignored: No
[12/10 13:02:12   1598s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/10 13:02:12   1598s] (I)       Number of special nets = 0.  Ignored: Yes
[12/10 13:02:12   1598s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/10 13:02:12   1598s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/10 13:02:12   1598s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/10 13:02:12   1598s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/10 13:02:12   1598s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 13:02:12   1598s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/10 13:02:12   1598s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2711.9 MB
[12/10 13:02:12   1598s] (I)       Ndr track 0 does not exist
[12/10 13:02:12   1598s] (I)       Layer1  viaCost=200.00
[12/10 13:02:12   1598s] (I)       Layer2  viaCost=200.00
[12/10 13:02:12   1598s] (I)       Layer3  viaCost=100.00
[12/10 13:02:12   1598s] (I)       Layer4  viaCost=100.00
[12/10 13:02:12   1598s] (I)       Layer5  viaCost=100.00
[12/10 13:02:12   1598s] (I)       Layer6  viaCost=100.00
[12/10 13:02:12   1598s] (I)       Layer7  viaCost=100.00
[12/10 13:02:12   1598s] (I)       Layer8  viaCost=100.00
[12/10 13:02:12   1598s] (I)       Layer9  viaCost=100.00
[12/10 13:02:12   1598s] (I)       ---------------------Grid Graph Info--------------------
[12/10 13:02:12   1598s] (I)       routing area        :  (0, 0) - (1795880, 1792000)
[12/10 13:02:12   1598s] (I)       core area           :  (4180, 4200) - (1791700, 1787800)
[12/10 13:02:12   1598s] (I)       Site Width          :   380  (dbu)
[12/10 13:02:12   1598s] (I)       Row Height          :  2800  (dbu)
[12/10 13:02:12   1598s] (I)       GCell Width         :  2800  (dbu)
[12/10 13:02:12   1598s] (I)       GCell Height        :  2800  (dbu)
[12/10 13:02:12   1598s] (I)       grid                :   641   640    10
[12/10 13:02:12   1598s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[12/10 13:02:12   1598s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[12/10 13:02:12   1598s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[12/10 13:02:12   1598s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[12/10 13:02:12   1598s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[12/10 13:02:12   1598s] (I)       First Track Coord   :     0   190   140   450   420   450   980  1010  4340  4370
[12/10 13:02:12   1598s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[12/10 13:02:12   1598s] (I)       Total num of tracks :     0  4726  6400  3206  3200  3206  1066  1069   559   533
[12/10 13:02:12   1598s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/10 13:02:12   1598s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/10 13:02:12   1598s] (I)       --------------------------------------------------------
[12/10 13:02:12   1598s] 
[12/10 13:02:12   1598s] [NR-eGR] ============ Routing rule table ============
[12/10 13:02:12   1598s] [NR-eGR] Rule id 0. Nets 173030 
[12/10 13:02:12   1598s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/10 13:02:12   1598s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[12/10 13:02:12   1598s] [NR-eGR] ========================================
[12/10 13:02:12   1598s] [NR-eGR] 
[12/10 13:02:12   1598s] (I)       After initializing earlyGlobalRoute syMemory usage = 2711.9 MB
[12/10 13:02:12   1598s] (I)       Loading and dumping file time : 0.88 seconds
[12/10 13:02:12   1598s] (I)       ============= Initialization =============
[12/10 13:02:12   1598s] (I)       totalPins=696475  totalGlobalPin=690248 (99.11%)
[12/10 13:02:12   1598s] (I)       total 2D Cap : 6833656 = (3078741 H, 3754915 V)
[12/10 13:02:12   1598s] [NR-eGR] Layer group 1: route 1352 net(s) in layer range [4, 10]
[12/10 13:02:12   1598s] (I)       ============  Phase 1a Route ============
[12/10 13:02:12   1598s] (I)       Phase 1a runs 0.02 seconds
[12/10 13:02:12   1598s] (I)       Usage: 123485 = (71109 H, 52376 V) = (2.31% H, 1.39% V) = (9.955e+04um H, 7.333e+04um V)
[12/10 13:02:12   1598s] (I)       
[12/10 13:02:12   1598s] (I)       ============  Phase 1b Route ============
[12/10 13:02:12   1598s] (I)       Usage: 123485 = (71109 H, 52376 V) = (2.31% H, 1.39% V) = (9.955e+04um H, 7.333e+04um V)
[12/10 13:02:12   1598s] (I)       
[12/10 13:02:12   1598s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.728790e+05um
[12/10 13:02:12   1598s] (I)       ============  Phase 1c Route ============
[12/10 13:02:12   1598s] (I)       Usage: 123485 = (71109 H, 52376 V) = (2.31% H, 1.39% V) = (9.955e+04um H, 7.333e+04um V)
[12/10 13:02:12   1598s] (I)       
[12/10 13:02:12   1598s] (I)       ============  Phase 1d Route ============
[12/10 13:02:12   1598s] (I)       Usage: 123485 = (71109 H, 52376 V) = (2.31% H, 1.39% V) = (9.955e+04um H, 7.333e+04um V)
[12/10 13:02:12   1598s] (I)       
[12/10 13:02:12   1598s] (I)       ============  Phase 1e Route ============
[12/10 13:02:12   1598s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:02:12   1598s] (I)       Usage: 123485 = (71109 H, 52376 V) = (2.31% H, 1.39% V) = (9.955e+04um H, 7.333e+04um V)
[12/10 13:02:12   1598s] (I)       
[12/10 13:02:12   1598s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.728790e+05um
[12/10 13:02:12   1598s] [NR-eGR] 
[12/10 13:02:12   1599s] (I)       Phase 1l runs 0.04 seconds
[12/10 13:02:12   1599s] (I)       total 2D Cap : 12970604 = (6805286 H, 6165318 V)
[12/10 13:02:12   1599s] [NR-eGR] Layer group 2: route 171678 net(s) in layer range [2, 10]
[12/10 13:02:12   1599s] (I)       ============  Phase 1a Route ============
[12/10 13:02:12   1599s] (I)       Phase 1a runs 0.43 seconds
[12/10 13:02:13   1599s] (I)       blkAvoiding Routing :  time=0.09  numBlkSegs=0
[12/10 13:02:13   1599s] (I)       Usage: 2167425 = (1098762 H, 1068663 V) = (16.15% H, 17.33% V) = (1.538e+06um H, 1.496e+06um V)
[12/10 13:02:13   1599s] (I)       
[12/10 13:02:13   1599s] (I)       ============  Phase 1b Route ============
[12/10 13:02:13   1599s] (I)       Phase 1b runs 0.13 seconds
[12/10 13:02:13   1599s] (I)       Usage: 2167620 = (1098867 H, 1068753 V) = (16.15% H, 17.33% V) = (1.538e+06um H, 1.496e+06um V)
[12/10 13:02:13   1599s] (I)       
[12/10 13:02:13   1599s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 2.861789e+06um
[12/10 13:02:13   1599s] (I)       ============  Phase 1c Route ============
[12/10 13:02:13   1599s] (I)       Level2 Grid: 129 x 128
[12/10 13:02:13   1600s] (I)       Phase 1c runs 0.07 seconds
[12/10 13:02:13   1600s] (I)       Usage: 2167620 = (1098867 H, 1068753 V) = (16.15% H, 17.33% V) = (1.538e+06um H, 1.496e+06um V)
[12/10 13:02:13   1600s] (I)       
[12/10 13:02:13   1600s] (I)       ============  Phase 1d Route ============
[12/10 13:02:14   1600s] (I)       Phase 1d runs 0.81 seconds
[12/10 13:02:14   1600s] (I)       Usage: 2167814 = (1099023 H, 1068791 V) = (16.15% H, 17.34% V) = (1.539e+06um H, 1.496e+06um V)
[12/10 13:02:14   1600s] (I)       
[12/10 13:02:14   1600s] (I)       ============  Phase 1e Route ============
[12/10 13:02:14   1600s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:02:14   1600s] (I)       Usage: 2167814 = (1099023 H, 1068791 V) = (16.15% H, 17.34% V) = (1.539e+06um H, 1.496e+06um V)
[12/10 13:02:14   1600s] (I)       
[12/10 13:02:14   1600s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.862061e+06um
[12/10 13:02:14   1600s] [NR-eGR] 
[12/10 13:02:15   1602s] (I)       Phase 1l runs 0.82 seconds
[12/10 13:02:15   1602s] (I)       ============  Phase 1l Route ============
[12/10 13:02:15   1602s] (I)       
[12/10 13:02:15   1602s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/10 13:02:15   1602s] (I)                      OverCon         OverCon         OverCon            
[12/10 13:02:15   1602s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[12/10 13:02:15   1602s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[12/10 13:02:15   1602s] (I)       ------------------------------------------------------------------
[12/10 13:02:15   1602s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:02:15   1602s] (I)       Layer2    4003( 0.98%)     344( 0.08%)      14( 0.00%)   ( 1.06%) 
[12/10 13:02:15   1602s] (I)       Layer3       9( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:02:15   1602s] (I)       Layer4    9808( 3.16%)      86( 0.03%)       0( 0.00%)   ( 3.18%) 
[12/10 13:02:15   1602s] (I)       Layer5      23( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 13:02:15   1602s] (I)       Layer6      18( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:02:15   1602s] (I)       Layer7      15( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:02:15   1602s] (I)       Layer8       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:02:15   1602s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:02:15   1602s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:02:15   1602s] (I)       ------------------------------------------------------------------
[12/10 13:02:15   1602s] (I)       Total    13878( 0.40%)     430( 0.01%)      14( 0.00%)   ( 0.41%) 
[12/10 13:02:15   1602s] (I)       
[12/10 13:02:15   1602s] (I)       Total Global Routing Runtime: 3.38 seconds
[12/10 13:02:15   1602s] (I)       total 2D Cap : 13226782 = (6871098 H, 6355684 V)
[12/10 13:02:15   1602s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/10 13:02:15   1602s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/10 13:02:15   1602s] (I)       ============= track Assignment ============
[12/10 13:02:15   1602s] (I)       extract Global 3D Wires
[12/10 13:02:15   1602s] (I)       Extract Global WL : time=0.05
[12/10 13:02:15   1602s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[12/10 13:02:15   1602s] (I)       Initialization real time=0.00 seconds
[12/10 13:02:17   1604s] (I)       Kernel real time=1.83 seconds
[12/10 13:02:17   1604s] (I)       End Greedy Track Assignment
[12/10 13:02:18   1605s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 696417
[12/10 13:02:18   1605s] [NR-eGR] Layer2(metal2)(V) length: 9.927589e+05um, number of vias: 1082082
[12/10 13:02:18   1605s] [NR-eGR] Layer3(metal3)(H) length: 1.290970e+06um, number of vias: 216212
[12/10 13:02:18   1605s] [NR-eGR] Layer4(metal4)(V) length: 1.969736e+05um, number of vias: 102095
[12/10 13:02:18   1605s] [NR-eGR] Layer5(metal5)(H) length: 3.034135e+05um, number of vias: 95570
[12/10 13:02:18   1605s] [NR-eGR] Layer6(metal6)(V) length: 3.986185e+05um, number of vias: 4409
[12/10 13:02:18   1605s] [NR-eGR] Layer7(metal7)(H) length: 3.711179e+04um, number of vias: 2133
[12/10 13:02:18   1605s] [NR-eGR] Layer8(metal8)(V) length: 3.561001e+04um, number of vias: 38
[12/10 13:02:18   1605s] [NR-eGR] Layer9(metal9)(H) length: 2.798700e+02um, number of vias: 6
[12/10 13:02:18   1605s] [NR-eGR] Layer10(metal10)(V) length: 4.654450e+01um, number of vias: 0
[12/10 13:02:18   1605s] [NR-eGR] Total length: 3.255782e+06um, number of vias: 2198962
[12/10 13:02:19   1605s] [NR-eGR] End Peak syMemory usage = 2655.6 MB
[12/10 13:02:19   1605s] [NR-eGR] Early Global Router Kernel+IO runtime : 7.87 seconds
[12/10 13:02:19   1605s] Extraction called for design 'eyeriss_top' of instances=170775 and nets=234596 using extraction engine 'preRoute' .
[12/10 13:02:19   1605s] PreRoute RC Extraction called for design eyeriss_top.
[12/10 13:02:19   1605s] RC Extraction called in multi-corner(1) mode.
[12/10 13:02:19   1605s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 13:02:19   1605s] Type 'man IMPEXT-6197' for more detail.
[12/10 13:02:19   1605s] RCMode: PreRoute
[12/10 13:02:19   1605s]       RC Corner Indexes            0   
[12/10 13:02:19   1605s] Capacitance Scaling Factor   : 1.00000 
[12/10 13:02:19   1605s] Resistance Scaling Factor    : 1.00000 
[12/10 13:02:19   1605s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 13:02:19   1605s] Clock Res. Scaling Factor    : 1.00000 
[12/10 13:02:19   1605s] Shrink Factor                : 1.00000
[12/10 13:02:19   1605s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 13:02:19   1606s] Updating RC grid for preRoute extraction ...
[12/10 13:02:19   1606s] Initializing multi-corner resistance tables ...
[12/10 13:02:20   1606s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2655.574M)
[12/10 13:02:24   1611s] Compute RC Scale Done ...
[12/10 13:02:24   1611s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/10 13:02:24   1611s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[12/10 13:02:24   1611s] 
[12/10 13:02:24   1611s] ** np local hotspot detection info verbose **
[12/10 13:02:24   1611s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/10 13:02:24   1611s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/10 13:02:24   1611s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[12/10 13:02:24   1611s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[12/10 13:02:24   1611s] 
[12/10 13:02:24   1611s] #################################################################################
[12/10 13:02:24   1611s] # Design Stage: PreRoute
[12/10 13:02:24   1611s] # Design Name: eyeriss_top
[12/10 13:02:24   1611s] # Design Mode: 45nm
[12/10 13:02:24   1611s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:02:24   1611s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:02:24   1611s] # Signoff Settings: SI Off 
[12/10 13:02:24   1611s] #################################################################################
[12/10 13:02:28   1614s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:02:28   1614s] Calculate delays in Single mode...
[12/10 13:02:28   1615s] Topological Sorting (REAL = 0:00:00.0, MEM = 2653.6M, InitMEM = 2653.6M)
[12/10 13:02:28   1615s] End AAE Lib Interpolated Model. (MEM=2672.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:02:47   1634s] Total number of fetched objects 233130
[12/10 13:02:48   1635s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:01.0)
[12/10 13:02:48   1635s] End delay calculation. (MEM=2806.38 CPU=0:00:19.4 REAL=0:00:20.0)
[12/10 13:02:48   1635s] *** CDM Built up (cpu=0:00:23.9  real=0:00:24.0  mem= 2806.4M) ***
[12/10 13:02:51   1637s] Begin: GigaOpt postEco DRV Optimization
[12/10 13:02:51   1638s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:02:51   1638s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:02:51   1638s] ### Creating PhyDesignMc. totSessionCpu=0:27:18 mem=2806.4M
[12/10 13:02:51   1638s] #spOpts: N=45 
[12/10 13:02:51   1638s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 13:02:51   1638s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 13:02:52   1638s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:19 mem=2806.4M
[12/10 13:02:52   1639s] ### Creating LA Mngr. totSessionCpu=0:27:19 mem=2806.4M
[12/10 13:02:52   1639s] ### Creating LA Mngr, finished. totSessionCpu=0:27:19 mem=2806.4M
[12/10 13:02:56   1643s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:02:56   1643s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[12/10 13:02:56   1643s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:02:56   1643s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[12/10 13:02:56   1643s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:02:57   1644s] Info: violation cost 28357.082031 (cap = 28127.251953, tran = 229.833801, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:02:57   1644s] |   190   |  1018   |    -0.04   |    57   |     57  |    -0.05   |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  64.40  |            |           |
[12/10 13:03:00   1646s] Info: violation cost 27496.150391 (cap = 27312.380859, tran = 183.771393, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:03:00   1647s] |    76   |   211   |    -0.04   |    57   |     57  |    -0.05   |     0   |     0   |     0   |     0   | -0.02 |         38|          0|         97|  64.43  |   0:00:03.0|    2825.5M|
[12/10 13:03:00   1647s] Info: violation cost 27494.681641 (cap = 27312.380859, tran = 182.303528, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:03:00   1647s] |    74   |   192   |    -0.04   |    57   |     57  |    -0.05   |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          2|  64.43  |   0:00:00.0|    2825.5M|
[12/10 13:03:01   1647s] Info: violation cost 27494.681641 (cap = 27312.380859, tran = 182.303528, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:03:01   1648s] |    74   |   192   |    -0.04   |    57   |     57  |    -0.05   |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  64.43  |   0:00:01.0|    2825.5M|
[12/10 13:03:01   1648s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:03:01   1648s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:03:01   1648s] Layer 4 has 871 constrained nets 
[12/10 13:03:01   1648s] Layer 7 has 55 constrained nets 
[12/10 13:03:01   1648s] **** End NDR-Layer Usage Statistics ****
[12/10 13:03:01   1648s] 
[12/10 13:03:01   1648s] 
[12/10 13:03:01   1648s] =======================================================================
[12/10 13:03:01   1648s]                 Reasons for remaining drv violations
[12/10 13:03:01   1648s] =======================================================================
[12/10 13:03:01   1648s] *info: Total 74 net(s) still have violations after Drv fixing.
[12/10 13:03:01   1648s] 
[12/10 13:03:01   1648s] MultiBuffering failure reasons
[12/10 13:03:01   1648s] ------------------------------------------------
[12/10 13:03:01   1648s] *info:    74 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
[12/10 13:03:01   1648s] 
[12/10 13:03:01   1648s] SingleBuffering failure reasons
[12/10 13:03:01   1648s] ------------------------------------------------
[12/10 13:03:01   1648s] *info:    32 net(s): Could not be fixed because buffering engine can't find a solution.
[12/10 13:03:01   1648s] *info:    42 net(s): Could not be fixed because no move is found.
[12/10 13:03:01   1648s] 
[12/10 13:03:01   1648s] Resizing failure reasons
[12/10 13:03:01   1648s] ------------------------------------------------
[12/10 13:03:01   1648s] *info:    57 net(s): Could not be fixed because of internal reason: FTermNode.
[12/10 13:03:01   1648s] *info:    17 net(s): Could not be fixed because no move is found.
[12/10 13:03:01   1648s] 
[12/10 13:03:01   1648s] 
[12/10 13:03:01   1648s] *** Finish DRV Fixing (cpu=0:00:08.7 real=0:00:09.0 mem=2825.5M) ***
[12/10 13:03:01   1648s] 
[12/10 13:03:02   1649s] *** Starting refinePlace (0:27:29 mem=2857.5M) ***
[12/10 13:03:02   1649s] Total net bbox length = 2.429e+06 (1.243e+06 1.187e+06) (ext = 3.160e+03)
[12/10 13:03:02   1649s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:03:02   1649s] Starting refinePlace ...
[12/10 13:03:04   1651s] Move report: legalization moves 225 insts, mean move: 1.32 um, max move: 6.74 um
[12/10 13:03:04   1651s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OFC13634_n_1668): (209.57, 718.90) --> (210.71, 724.50)
[12/10 13:03:04   1651s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2857.5MB) @(0:27:29 - 0:27:31).
[12/10 13:03:04   1651s] Move report: Detail placement moves 225 insts, mean move: 1.32 um, max move: 6.74 um
[12/10 13:03:04   1651s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OFC13634_n_1668): (209.57, 718.90) --> (210.71, 724.50)
[12/10 13:03:04   1651s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2857.5MB
[12/10 13:03:04   1651s] Statistics of distance of Instance movement in refine placement:
[12/10 13:03:04   1651s]   maximum (X+Y) =         6.74 um
[12/10 13:03:04   1651s]   inst (buf_array_inst_ifmap_buffer_inst/FE_OFC13634_n_1668) with max move: (209.57, 718.9) -> (210.71, 724.5)
[12/10 13:03:04   1651s]   mean    (X+Y) =         1.32 um
[12/10 13:03:04   1651s] Summary Report:
[12/10 13:03:04   1651s] Instances move: 225 (out of 170813 movable)
[12/10 13:03:04   1651s] Instances flipped: 0
[12/10 13:03:04   1651s] Mean displacement: 1.32 um
[12/10 13:03:04   1651s] Max displacement: 6.74 um (Instance: buf_array_inst_ifmap_buffer_inst/FE_OFC13634_n_1668) (209.57, 718.9) -> (210.71, 724.5)
[12/10 13:03:04   1651s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X3
[12/10 13:03:04   1651s] Total instances moved : 225
[12/10 13:03:04   1651s] Total net bbox length = 2.430e+06 (1.243e+06 1.187e+06) (ext = 3.174e+03)
[12/10 13:03:04   1651s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2857.5MB
[12/10 13:03:04   1651s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=2857.5MB) @(0:27:29 - 0:27:31).
[12/10 13:03:04   1651s] *** Finished refinePlace (0:27:31 mem=2857.5M) ***
[12/10 13:03:05   1652s] *** maximum move = 6.74 um ***
[12/10 13:03:05   1652s] *** Finished re-routing un-routed nets (2857.5M) ***
[12/10 13:03:05   1652s] 
[12/10 13:03:05   1652s] *** Finish Physical Update (cpu=0:00:04.7 real=0:00:04.0 mem=2857.5M) ***
[12/10 13:03:05   1653s] End: GigaOpt postEco DRV Optimization
[12/10 13:03:06   1654s] GigaOpt: WNS changes after routing: -0.005 -> -0.019 (bump = 0.014)
[12/10 13:03:06   1654s] Begin: GigaOpt postEco optimization
[12/10 13:03:07   1654s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:03:07   1654s] PhyDesignGrid: maxLocalDensity 1.00
[12/10 13:03:07   1654s] ### Creating PhyDesignMc. totSessionCpu=0:27:35 mem=2806.4M
[12/10 13:03:07   1654s] #spOpts: N=45 
[12/10 13:03:07   1654s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:35 mem=2806.4M
[12/10 13:03:08   1655s] ### Creating LA Mngr. totSessionCpu=0:27:36 mem=2806.4M
[12/10 13:03:08   1655s] ### Creating LA Mngr, finished. totSessionCpu=0:27:36 mem=2806.4M
[12/10 13:03:09   1656s] *info: 1 clock net excluded
[12/10 13:03:09   1656s] *info: 2 special nets excluded.
[12/10 13:03:09   1656s] *info: 1464 no-driver nets excluded.
[12/10 13:03:12   1659s] ** GigaOpt Optimizer WNS Slack -0.019 TNS Slack -1.154 Density 64.43
[12/10 13:03:12   1659s] Optimizer WNS Pass 0
[12/10 13:03:12   1660s] Active Path Group: reg2reg  
[12/10 13:03:13   1660s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:03:13   1660s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 13:03:13   1660s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:03:13   1660s] |  -0.019|   -0.019|  -1.116|   -1.154|    64.43%|   0:00:01.0| 2840.7M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[0].internal_ro |
[12/10 13:03:13   1660s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:03:15   1662s] |  -0.013|   -0.013|  -0.749|   -0.787|    64.44%|   0:00:02.0| 2840.7M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[4].internal_ro |
[12/10 13:03:15   1662s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:03:16   1663s] |  -0.010|   -0.010|  -0.644|   -0.682|    64.45%|   0:00:01.0| 2840.7M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[3].internal_ro |
[12/10 13:03:16   1663s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[13]/D                        |
[12/10 13:03:18   1665s] |  -0.006|   -0.006|  -0.392|   -0.430|    64.45%|   0:00:02.0| 2840.7M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[6]/D   |
[12/10 13:03:23   1670s] |  -0.006|   -0.006|  -0.128|   -0.165|    64.47%|   0:00:05.0| 2840.7M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[1].top_row.pe_ |
[12/10 13:03:23   1670s] |        |         |        |         |          |            |        |          |         | inst/psum_r_reg[14]/D                              |
[12/10 13:03:24   1671s] |  -0.004|   -0.006|  -0.088|   -0.125|    64.47%|   0:00:01.0| 2840.7M|        an|  reg2reg| noc_inst/pe_array_inst_rows[1].cols[0].internal_ro |
[12/10 13:03:24   1671s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:03:27   1674s] |  -0.002|   -0.006|  -0.013|   -0.050|    64.48%|   0:00:03.0| 2828.7M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[5].internal_ro |
[12/10 13:03:27   1674s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:03:27   1674s] |   0.000|   -0.006|   0.000|   -0.038|    64.48%|   0:00:00.0| 2828.7M|        NA|       NA| NA                                                 |
[12/10 13:03:27   1674s] |   0.000|   -0.006|   0.000|   -0.038|    64.48%|   0:00:00.0| 2828.7M|        an|       NA| NA                                                 |
[12/10 13:03:27   1674s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:03:27   1674s] 
[12/10 13:03:27   1674s] *** Finish Core Optimize Step (cpu=0:00:14.9 real=0:00:15.0 mem=2828.7M) ***
[12/10 13:03:27   1675s] Active Path Group: default 
[12/10 13:03:28   1675s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:03:28   1675s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 13:03:28   1675s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:03:28   1675s] |  -0.006|   -0.006|  -0.038|   -0.038|    64.48%|   0:00:01.0| 2828.7M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[1]/D   |
[12/10 13:03:28   1675s] |   0.000|    0.000|   0.000|    0.000|    64.48%|   0:00:00.0| 2828.7M|        an|       NA| NA                                                 |
[12/10 13:03:28   1675s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:03:28   1675s] 
[12/10 13:03:28   1675s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2828.7M) ***
[12/10 13:03:28   1675s] 
[12/10 13:03:28   1675s] *** Finished Optimize Step Cumulative (cpu=0:00:15.7 real=0:00:16.0 mem=2828.7M) ***
[12/10 13:03:28   1675s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 64.48
[12/10 13:03:29   1676s] *** Starting refinePlace (0:27:57 mem=2828.7M) ***
[12/10 13:03:29   1676s] Total net bbox length = 2.433e+06 (1.245e+06 1.188e+06) (ext = 4.043e+03)
[12/10 13:03:29   1677s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:03:29   1677s] Starting refinePlace ...
[12/10 13:03:31   1678s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:03:31   1678s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:02.0, mem=2828.7MB) @(0:27:57 - 0:27:59).
[12/10 13:03:31   1679s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:03:31   1679s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2828.7MB
[12/10 13:03:31   1679s] Statistics of distance of Instance movement in refine placement:
[12/10 13:03:31   1679s]   maximum (X+Y) =         0.00 um
[12/10 13:03:31   1679s]   mean    (X+Y) =         0.00 um
[12/10 13:03:31   1679s] Summary Report:
[12/10 13:03:31   1679s] Instances move: 0 (out of 170998 movable)
[12/10 13:03:31   1679s] Instances flipped: 0
[12/10 13:03:31   1679s] Mean displacement: 0.00 um
[12/10 13:03:31   1679s] Max displacement: 0.00 um 
[12/10 13:03:31   1679s] Total instances moved : 0
[12/10 13:03:31   1679s] Total net bbox length = 2.433e+06 (1.245e+06 1.188e+06) (ext = 4.043e+03)
[12/10 13:03:31   1679s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2828.7MB
[12/10 13:03:31   1679s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=2828.7MB) @(0:27:57 - 0:27:59).
[12/10 13:03:31   1679s] *** Finished refinePlace (0:27:59 mem=2828.7M) ***
[12/10 13:03:32   1679s] *** maximum move = 0.00 um ***
[12/10 13:03:32   1679s] *** Finished re-routing un-routed nets (2828.7M) ***
[12/10 13:03:33   1680s] 
[12/10 13:03:33   1680s] *** Finish Physical Update (cpu=0:00:04.9 real=0:00:05.0 mem=2828.7M) ***
[12/10 13:03:33   1681s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 64.48
[12/10 13:03:34   1681s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:03:34   1681s] Layer 4 has 886 constrained nets 
[12/10 13:03:34   1681s] Layer 7 has 55 constrained nets 
[12/10 13:03:34   1681s] **** End NDR-Layer Usage Statistics ****
[12/10 13:03:34   1681s] 
[12/10 13:03:34   1681s] *** Finish pre-CTS Setup Fixing (cpu=0:00:22.8 real=0:00:23.0 mem=2828.7M) ***
[12/10 13:03:34   1681s] 
[12/10 13:03:34   1681s] End: GigaOpt postEco optimization
[12/10 13:03:35   1682s] GigaOpt: WNS changes after postEco optimization: -0.005 -> 0.000 (bump = -0.005)
[12/10 13:03:35   1682s] GigaOpt: Skipping nonLegal postEco optimization
[12/10 13:03:37   1684s] *** Steiner Routed Nets: 0.215%; Threshold: 100; Threshold for Hold: 100
[12/10 13:03:37   1684s] Start to check current routing status for nets...
[12/10 13:03:37   1684s] Using hname+ instead name for net compare
[12/10 13:03:37   1685s] All nets are already routed correctly.
[12/10 13:03:37   1685s] End to check current routing status for nets (mem=2794.4M)
[12/10 13:03:37   1685s] doiPBLastSyncSlave
[12/10 13:03:38   1685s] Extraction called for design 'eyeriss_top' of instances=170998 and nets=234819 using extraction engine 'preRoute' .
[12/10 13:03:38   1685s] PreRoute RC Extraction called for design eyeriss_top.
[12/10 13:03:38   1685s] RC Extraction called in multi-corner(1) mode.
[12/10 13:03:38   1685s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 13:03:38   1685s] Type 'man IMPEXT-6197' for more detail.
[12/10 13:03:38   1685s] RCMode: PreRoute
[12/10 13:03:38   1685s]       RC Corner Indexes            0   
[12/10 13:03:38   1685s] Capacitance Scaling Factor   : 1.00000 
[12/10 13:03:38   1685s] Resistance Scaling Factor    : 1.00000 
[12/10 13:03:38   1685s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 13:03:38   1685s] Clock Res. Scaling Factor    : 1.00000 
[12/10 13:03:38   1685s] Shrink Factor                : 1.00000
[12/10 13:03:38   1685s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 13:03:38   1686s] Initializing multi-corner resistance tables ...
[12/10 13:03:39   1686s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2777.121M)
[12/10 13:03:39   1686s] Skewing Data Summary (End_of_FINAL)
[12/10 13:03:44   1692s] --------------------------------------------------
[12/10 13:03:44   1692s]  Total skewed count:0
[12/10 13:03:44   1692s] --------------------------------------------------
[12/10 13:03:44   1692s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[12/10 13:03:44   1692s] [PSP] Started earlyGlobalRoute kernel
[12/10 13:03:44   1692s] [PSP] Initial Peak syMemory usage = 2777.1 MB
[12/10 13:03:44   1692s] (I)       Reading DB...
[12/10 13:03:45   1693s] (I)       congestionReportName   : 
[12/10 13:03:45   1693s] (I)       layerRangeFor2DCongestion : 
[12/10 13:03:45   1693s] (I)       buildTerm2TermWires    : 0
[12/10 13:03:45   1693s] (I)       doTrackAssignment      : 1
[12/10 13:03:45   1693s] (I)       dumpBookshelfFiles     : 0
[12/10 13:03:45   1693s] (I)       numThreads             : 1
[12/10 13:03:45   1693s] (I)       bufferingAwareRouting  : false
[12/10 13:03:45   1693s] [NR-eGR] honorMsvRouteConstraint: false
[12/10 13:03:45   1693s] (I)       honorPin               : false
[12/10 13:03:45   1693s] (I)       honorPinGuide          : true
[12/10 13:03:45   1693s] (I)       honorPartition         : false
[12/10 13:03:45   1693s] (I)       allowPartitionCrossover: false
[12/10 13:03:45   1693s] (I)       honorSingleEntry       : true
[12/10 13:03:45   1693s] (I)       honorSingleEntryStrong : true
[12/10 13:03:45   1693s] (I)       handleViaSpacingRule   : false
[12/10 13:03:45   1693s] (I)       handleEolSpacingRule   : false
[12/10 13:03:45   1693s] (I)       PDConstraint           : none
[12/10 13:03:45   1693s] (I)       expBetterNDRHandling   : false
[12/10 13:03:45   1693s] [NR-eGR] honorClockSpecNDR      : 0
[12/10 13:03:45   1693s] (I)       routingEffortLevel     : 3
[12/10 13:03:45   1693s] (I)       effortLevel            : standard
[12/10 13:03:45   1693s] [NR-eGR] minRouteLayer          : 2
[12/10 13:03:45   1693s] [NR-eGR] maxRouteLayer          : 127
[12/10 13:03:45   1693s] (I)       relaxedTopLayerCeiling : 127
[12/10 13:03:45   1693s] (I)       relaxedBottomLayerFloor: 2
[12/10 13:03:45   1693s] (I)       numRowsPerGCell        : 1
[12/10 13:03:45   1693s] (I)       speedUpLargeDesign     : 0
[12/10 13:03:45   1693s] (I)       multiThreadingTA       : 1
[12/10 13:03:45   1693s] (I)       blkAwareLayerSwitching : 1
[12/10 13:03:45   1693s] (I)       optimizationMode       : false
[12/10 13:03:45   1693s] (I)       routeSecondPG          : false
[12/10 13:03:45   1693s] (I)       scenicRatioForLayerRelax: 0.00
[12/10 13:03:45   1693s] (I)       detourLimitForLayerRelax: 0.00
[12/10 13:03:45   1693s] (I)       punchThroughDistance   : 500.00
[12/10 13:03:45   1693s] (I)       scenicBound            : 1.15
[12/10 13:03:45   1693s] (I)       maxScenicToAvoidBlk    : 100.00
[12/10 13:03:45   1693s] (I)       source-to-sink ratio   : 0.00
[12/10 13:03:45   1693s] (I)       targetCongestionRatioH : 1.00
[12/10 13:03:45   1693s] (I)       targetCongestionRatioV : 1.00
[12/10 13:03:45   1693s] (I)       layerCongestionRatio   : 0.70
[12/10 13:03:45   1693s] (I)       m1CongestionRatio      : 0.10
[12/10 13:03:45   1693s] (I)       m2m3CongestionRatio    : 0.70
[12/10 13:03:45   1693s] (I)       localRouteEffort       : 1.00
[12/10 13:03:45   1693s] (I)       numSitesBlockedByOneVia: 8.00
[12/10 13:03:45   1693s] (I)       supplyScaleFactorH     : 1.00
[12/10 13:03:45   1693s] (I)       supplyScaleFactorV     : 1.00
[12/10 13:03:45   1693s] (I)       highlight3DOverflowFactor: 0.00
[12/10 13:03:45   1693s] (I)       doubleCutViaModelingRatio: 0.00
[12/10 13:03:45   1693s] (I)       routeVias              : 
[12/10 13:03:45   1693s] (I)       readTROption           : true
[12/10 13:03:45   1693s] (I)       extraSpacingFactor     : 1.00
[12/10 13:03:45   1693s] [NR-eGR] numTracksPerClockWire  : 0
[12/10 13:03:45   1693s] (I)       routeSelectedNetsOnly  : false
[12/10 13:03:45   1693s] (I)       clkNetUseMaxDemand     : false
[12/10 13:03:45   1693s] (I)       extraDemandForClocks   : 0
[12/10 13:03:45   1693s] (I)       steinerRemoveLayers    : false
[12/10 13:03:45   1693s] (I)       demoteLayerScenicScale : 1.00
[12/10 13:03:45   1693s] (I)       nonpreferLayerCostScale : 1.00
[12/10 13:03:45   1693s] (I)       spanningTreeRefinement : false
[12/10 13:03:45   1693s] (I)       spanningTreeRefinementAlpha : -1.00
[12/10 13:03:45   1693s] (I)       before initializing RouteDB syMemory usage = 2777.1 MB
[12/10 13:03:45   1693s] (I)       starting read tracks
[12/10 13:03:45   1693s] (I)       build grid graph
[12/10 13:03:45   1693s] (I)       build grid graph start
[12/10 13:03:45   1693s] [NR-eGR] Layer1 has no routable track
[12/10 13:03:45   1693s] [NR-eGR] Layer2 has single uniform track structure
[12/10 13:03:45   1693s] [NR-eGR] Layer3 has single uniform track structure
[12/10 13:03:45   1693s] [NR-eGR] Layer4 has single uniform track structure
[12/10 13:03:45   1693s] [NR-eGR] Layer5 has single uniform track structure
[12/10 13:03:45   1693s] [NR-eGR] Layer6 has single uniform track structure
[12/10 13:03:45   1693s] [NR-eGR] Layer7 has single uniform track structure
[12/10 13:03:45   1693s] [NR-eGR] Layer8 has single uniform track structure
[12/10 13:03:45   1693s] [NR-eGR] Layer9 has single uniform track structure
[12/10 13:03:45   1693s] [NR-eGR] Layer10 has single uniform track structure
[12/10 13:03:45   1693s] (I)       build grid graph end
[12/10 13:03:45   1693s] (I)       numViaLayers=9
[12/10 13:03:45   1693s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:03:45   1693s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:03:45   1693s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:03:45   1693s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:03:45   1693s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:03:45   1693s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:03:45   1693s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:03:45   1693s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:03:45   1693s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:03:45   1693s] (I)       end build via table
[12/10 13:03:45   1693s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=574404 numBumpBlks=0 numBoundaryFakeBlks=0
[12/10 13:03:45   1693s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/10 13:03:45   1693s] (I)       readDataFromPlaceDB
[12/10 13:03:45   1693s] (I)       Read net information..
[12/10 13:03:45   1693s] [NR-eGR] Read numTotalNets=173253  numIgnoredNets=0
[12/10 13:03:45   1693s] (I)       Read testcase time = 0.027 seconds
[12/10 13:03:45   1693s] 
[12/10 13:03:45   1693s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:03:45   1693s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:03:45   1693s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:03:45   1693s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:03:45   1693s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:03:45   1693s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:03:45   1693s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:03:45   1693s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:03:45   1693s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:03:45   1693s] (I)       build grid graph start
[12/10 13:03:45   1693s] (I)       build grid graph end
[12/10 13:03:45   1693s] (I)       Model blockage into capacity
[12/10 13:03:45   1693s] (I)       Read numBlocks=574404  numPreroutedWires=0  numCapScreens=0
[12/10 13:03:45   1693s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/10 13:03:45   1693s] (I)       blocked area on Layer2 : 354674794400  (11.02%)
[12/10 13:03:45   1693s] (I)       blocked area on Layer3 : 438318249600  (13.62%)
[12/10 13:03:45   1693s] (I)       blocked area on Layer4 : 2452849344800  (76.22%)
[12/10 13:03:45   1693s] (I)       blocked area on Layer5 : 27193974400  (0.85%)
[12/10 13:03:45   1693s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/10 13:03:45   1693s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/10 13:03:45   1693s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/10 13:03:45   1693s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/10 13:03:45   1693s] (I)       blocked area on Layer10 : 0  (0.00%)
[12/10 13:03:45   1693s] (I)       Modeling time = 0.113 seconds
[12/10 13:03:45   1693s] 
[12/10 13:03:45   1693s] (I)       Number of ignored nets = 0
[12/10 13:03:45   1693s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/10 13:03:45   1693s] (I)       Number of clock nets = 1.  Ignored: No
[12/10 13:03:45   1693s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/10 13:03:45   1693s] (I)       Number of special nets = 0.  Ignored: Yes
[12/10 13:03:45   1693s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/10 13:03:45   1693s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/10 13:03:45   1693s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/10 13:03:45   1693s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/10 13:03:45   1693s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 13:03:45   1693s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/10 13:03:45   1693s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2777.1 MB
[12/10 13:03:45   1693s] (I)       Ndr track 0 does not exist
[12/10 13:03:45   1693s] (I)       Layer1  viaCost=200.00
[12/10 13:03:45   1693s] (I)       Layer2  viaCost=200.00
[12/10 13:03:45   1693s] (I)       Layer3  viaCost=100.00
[12/10 13:03:45   1693s] (I)       Layer4  viaCost=100.00
[12/10 13:03:45   1693s] (I)       Layer5  viaCost=100.00
[12/10 13:03:45   1693s] (I)       Layer6  viaCost=100.00
[12/10 13:03:45   1693s] (I)       Layer7  viaCost=100.00
[12/10 13:03:45   1693s] (I)       Layer8  viaCost=100.00
[12/10 13:03:45   1693s] (I)       Layer9  viaCost=100.00
[12/10 13:03:45   1693s] (I)       ---------------------Grid Graph Info--------------------
[12/10 13:03:45   1693s] (I)       routing area        :  (0, 0) - (1795880, 1792000)
[12/10 13:03:45   1693s] (I)       core area           :  (4180, 4200) - (1791700, 1787800)
[12/10 13:03:45   1693s] (I)       Site Width          :   380  (dbu)
[12/10 13:03:45   1693s] (I)       Row Height          :  2800  (dbu)
[12/10 13:03:45   1693s] (I)       GCell Width         :  2800  (dbu)
[12/10 13:03:45   1693s] (I)       GCell Height        :  2800  (dbu)
[12/10 13:03:45   1693s] (I)       grid                :   641   640    10
[12/10 13:03:45   1693s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[12/10 13:03:45   1693s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[12/10 13:03:45   1693s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[12/10 13:03:45   1693s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[12/10 13:03:45   1693s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[12/10 13:03:45   1693s] (I)       First Track Coord   :     0   190   140   450   420   450   980  1010  4340  4370
[12/10 13:03:45   1693s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[12/10 13:03:45   1693s] (I)       Total num of tracks :     0  4726  6400  3206  3200  3206  1066  1069   559   533
[12/10 13:03:45   1693s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/10 13:03:45   1693s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/10 13:03:45   1693s] (I)       --------------------------------------------------------
[12/10 13:03:45   1693s] 
[12/10 13:03:45   1693s] [NR-eGR] ============ Routing rule table ============
[12/10 13:03:45   1693s] [NR-eGR] Rule id 0. Nets 173253 
[12/10 13:03:45   1693s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/10 13:03:45   1693s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[12/10 13:03:45   1693s] [NR-eGR] ========================================
[12/10 13:03:45   1693s] [NR-eGR] 
[12/10 13:03:45   1693s] (I)       After initializing earlyGlobalRoute syMemory usage = 2777.1 MB
[12/10 13:03:45   1693s] (I)       Loading and dumping file time : 1.04 seconds
[12/10 13:03:45   1693s] (I)       ============= Initialization =============
[12/10 13:03:45   1693s] (I)       totalPins=696921  totalGlobalPin=690548 (99.09%)
[12/10 13:03:45   1693s] (I)       total 2D Cap : 6833656 = (3078741 H, 3754915 V)
[12/10 13:03:45   1693s] [NR-eGR] Layer group 1: route 941 net(s) in layer range [4, 10]
[12/10 13:03:45   1693s] (I)       ============  Phase 1a Route ============
[12/10 13:03:45   1693s] (I)       Phase 1a runs 0.02 seconds
[12/10 13:03:45   1693s] (I)       Usage: 114764 = (64880 H, 49884 V) = (2.11% H, 1.33% V) = (9.083e+04um H, 6.984e+04um V)
[12/10 13:03:45   1693s] (I)       
[12/10 13:03:45   1693s] (I)       ============  Phase 1b Route ============
[12/10 13:03:45   1693s] (I)       Usage: 114764 = (64880 H, 49884 V) = (2.11% H, 1.33% V) = (9.083e+04um H, 6.984e+04um V)
[12/10 13:03:45   1693s] (I)       
[12/10 13:03:45   1693s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.606696e+05um
[12/10 13:03:45   1693s] (I)       ============  Phase 1c Route ============
[12/10 13:03:45   1693s] (I)       Usage: 114764 = (64880 H, 49884 V) = (2.11% H, 1.33% V) = (9.083e+04um H, 6.984e+04um V)
[12/10 13:03:45   1693s] (I)       
[12/10 13:03:45   1693s] (I)       ============  Phase 1d Route ============
[12/10 13:03:45   1693s] (I)       Usage: 114764 = (64880 H, 49884 V) = (2.11% H, 1.33% V) = (9.083e+04um H, 6.984e+04um V)
[12/10 13:03:45   1693s] (I)       
[12/10 13:03:45   1693s] (I)       ============  Phase 1e Route ============
[12/10 13:03:45   1693s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:03:45   1693s] (I)       Usage: 114764 = (64880 H, 49884 V) = (2.11% H, 1.33% V) = (9.083e+04um H, 6.984e+04um V)
[12/10 13:03:45   1693s] (I)       
[12/10 13:03:45   1693s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.606696e+05um
[12/10 13:03:45   1693s] [NR-eGR] 
[12/10 13:03:45   1693s] (I)       Phase 1l runs 0.04 seconds
[12/10 13:03:45   1693s] (I)       total 2D Cap : 12970604 = (6805286 H, 6165318 V)
[12/10 13:03:45   1693s] [NR-eGR] Layer group 2: route 172312 net(s) in layer range [2, 10]
[12/10 13:03:45   1693s] (I)       ============  Phase 1a Route ============
[12/10 13:03:46   1694s] (I)       Phase 1a runs 0.45 seconds
[12/10 13:03:46   1694s] (I)       blkAvoiding Routing :  time=0.10  numBlkSegs=0
[12/10 13:03:46   1694s] (I)       Usage: 2169812 = (1099994 H, 1069818 V) = (16.16% H, 17.35% V) = (1.540e+06um H, 1.498e+06um V)
[12/10 13:03:46   1694s] (I)       
[12/10 13:03:46   1694s] (I)       ============  Phase 1b Route ============
[12/10 13:03:46   1694s] (I)       Phase 1b runs 0.11 seconds
[12/10 13:03:46   1694s] (I)       Usage: 2169968 = (1100077 H, 1069891 V) = (16.17% H, 17.35% V) = (1.540e+06um H, 1.498e+06um V)
[12/10 13:03:46   1694s] (I)       
[12/10 13:03:46   1694s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 2.877286e+06um
[12/10 13:03:46   1694s] (I)       ============  Phase 1c Route ============
[12/10 13:03:46   1694s] (I)       Level2 Grid: 129 x 128
[12/10 13:03:46   1694s] (I)       Phase 1c runs 0.05 seconds
[12/10 13:03:46   1694s] (I)       Usage: 2169968 = (1100077 H, 1069891 V) = (16.17% H, 17.35% V) = (1.540e+06um H, 1.498e+06um V)
[12/10 13:03:46   1694s] (I)       
[12/10 13:03:46   1694s] (I)       ============  Phase 1d Route ============
[12/10 13:03:47   1695s] (I)       Phase 1d runs 0.72 seconds
[12/10 13:03:47   1695s] (I)       Usage: 2170182 = (1100262 H, 1069920 V) = (16.17% H, 17.35% V) = (1.540e+06um H, 1.498e+06um V)
[12/10 13:03:47   1695s] (I)       
[12/10 13:03:47   1695s] (I)       ============  Phase 1e Route ============
[12/10 13:03:47   1695s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:03:47   1695s] (I)       Usage: 2170182 = (1100262 H, 1069920 V) = (16.17% H, 17.35% V) = (1.540e+06um H, 1.498e+06um V)
[12/10 13:03:47   1695s] (I)       
[12/10 13:03:47   1695s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.877585e+06um
[12/10 13:03:47   1695s] [NR-eGR] 
[12/10 13:03:48   1696s] (I)       Phase 1l runs 0.78 seconds
[12/10 13:03:48   1696s] (I)       ============  Phase 1l Route ============
[12/10 13:03:48   1696s] (I)       
[12/10 13:03:48   1696s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/10 13:03:48   1696s] (I)                      OverCon         OverCon         OverCon            
[12/10 13:03:48   1696s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[12/10 13:03:48   1696s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[12/10 13:03:48   1696s] (I)       ------------------------------------------------------------------
[12/10 13:03:48   1696s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:03:48   1696s] (I)       Layer2    4157( 1.01%)     372( 0.09%)      13( 0.00%)   ( 1.11%) 
[12/10 13:03:48   1696s] (I)       Layer3      12( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:03:48   1696s] (I)       Layer4    9758( 3.14%)      93( 0.03%)       0( 0.00%)   ( 3.17%) 
[12/10 13:03:48   1696s] (I)       Layer5      15( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:03:48   1696s] (I)       Layer6      18( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:03:48   1696s] (I)       Layer7      13( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:03:48   1696s] (I)       Layer8       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:03:48   1696s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:03:48   1696s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:03:48   1696s] (I)       ------------------------------------------------------------------
[12/10 13:03:48   1696s] (I)       Total    13975( 0.40%)     465( 0.01%)      13( 0.00%)   ( 0.42%) 
[12/10 13:03:48   1696s] (I)       
[12/10 13:03:48   1696s] (I)       Total Global Routing Runtime: 3.23 seconds
[12/10 13:03:48   1696s] (I)       total 2D Cap : 13226782 = (6871098 H, 6355684 V)
[12/10 13:03:48   1696s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/10 13:03:48   1696s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/10 13:03:48   1696s] [NR-eGR] End Peak syMemory usage = 2777.1 MB
[12/10 13:03:48   1696s] [NR-eGR] Early Global Router Kernel+IO runtime : 4.36 seconds
[12/10 13:03:48   1696s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/10 13:03:48   1696s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[12/10 13:03:48   1696s] 
[12/10 13:03:48   1696s] ** np local hotspot detection info verbose **
[12/10 13:03:48   1696s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/10 13:03:48   1696s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/10 13:03:48   1696s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[12/10 13:03:48   1696s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[12/10 13:03:48   1696s] 
[12/10 13:03:49   1696s] #################################################################################
[12/10 13:03:49   1696s] # Design Stage: PreRoute
[12/10 13:03:49   1696s] # Design Name: eyeriss_top
[12/10 13:03:49   1696s] # Design Mode: 45nm
[12/10 13:03:49   1696s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:03:49   1696s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:03:49   1696s] # Signoff Settings: SI Off 
[12/10 13:03:49   1696s] #################################################################################
[12/10 13:03:49   1697s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:03:49   1697s] Calculate delays in Single mode...
[12/10 13:03:49   1697s] Topological Sorting (REAL = 0:00:00.0, MEM = 2775.1M, InitMEM = 2775.1M)
[12/10 13:03:50   1698s] End AAE Lib Interpolated Model. (MEM=2794.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:04:09   1717s] Total number of fetched objects 233353
[12/10 13:04:10   1718s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/10 13:04:10   1718s] End delay calculation. (MEM=2813.45 CPU=0:00:20.0 REAL=0:00:20.0)
[12/10 13:04:10   1718s] *** CDM Built up (cpu=0:00:21.3  real=0:00:21.0  mem= 2813.5M) ***
[12/10 13:04:12   1720s] *** Done Building Timing Graph (cpu=0:00:24.0 real=0:00:24.0 totSessionCpu=0:28:41 mem=2813.5M)
[12/10 13:04:13   1720s] Reported timing to dir ./timingReports
[12/10 13:04:13   1720s] **optDesign ... cpu = 0:20:23, real = 0:20:26, mem = 2547.4M, totSessionCpu=0:28:41 **
[12/10 13:04:21   1729s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.000  |
|           TNS (ns):| -0.003  | -0.003  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.053   |     58 (58)      |
|   max_tran     |     57 (82)      |   -0.030   |     57 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.483%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:20:32, real = 0:20:34, mem = 2547.4M, totSessionCpu=0:28:49 **
[12/10 13:04:21   1729s] *** Finished optDesign ***
[12/10 13:04:21   1729s] 
[12/10 13:04:21   1729s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:20:44 real=  0:20:46)
[12/10 13:04:21   1729s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.8 real=0:00:04.7)
[12/10 13:04:21   1729s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:05:03 real=  0:05:04)
[12/10 13:04:21   1729s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:13 real=  0:01:13)
[12/10 13:04:21   1729s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:04:06 real=  0:04:07)
[12/10 13:04:21   1729s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:04:43 real=  0:04:44)
[12/10 13:04:21   1729s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=  0:01:14 real=  0:01:13)
[12/10 13:04:21   1729s] Info: pop threads available for lower-level modules during optimization.
[12/10 13:04:21   1729s] <CMD> setDrawView place
[12/10 13:04:21   1729s] <CMD> saveDesign eyeriss_top_pl.enc
[12/10 13:04:21   1729s] #- Begin Save netlist data ... (date=12/10 13:04:21, mem=2547.4M)
[12/10 13:04:21   1729s] Writing Binary DB to eyeriss_top_pl.enc.dat/eyeriss_top.v.bin ...
[12/10 13:04:22   1729s] #- End Save netlist data ... (date=12/10 13:04:22, total cpu=0:00:00.2, real=0:00:01.0, peak res=1591.0M, current mem=3061.4M)
[12/10 13:04:22   1729s] #- Begin Save AAE data ... (date=12/10 13:04:22, mem=3061.4M)
[12/10 13:04:22   1729s] Saving AAE Data ...
[12/10 13:04:22   1729s] #- End Save AAE data ... (date=12/10 13:04:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1591.0M, current mem=3061.4M)
[12/10 13:04:22   1729s] #- Begin Save clock tree data ... (date=12/10 13:04:22, mem=3061.4M)
[12/10 13:04:22   1729s] #- End Save clock tree data ... (date=12/10 13:04:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1591.0M, current mem=3061.4M)
[12/10 13:04:22   1729s] Saving preference file eyeriss_top_pl.enc.dat/gui.pref.tcl ...
[12/10 13:04:22   1730s] Saving mode setting ...
[12/10 13:04:22   1730s] Saving global file ...
[12/10 13:04:22   1730s] #- Begin Save floorplan data ... (date=12/10 13:04:22, mem=3061.4M)
[12/10 13:04:22   1730s] Saving floorplan file ...
[12/10 13:04:23   1730s] #- End Save floorplan data ... (date=12/10 13:04:23, total cpu=0:00:00.9, real=0:00:01.0, peak res=1595.4M, current mem=3061.4M)
[12/10 13:04:23   1730s] Saving Drc markers ...
[12/10 13:04:23   1730s] ... No Drc file written since there is no markers found.
[12/10 13:04:23   1730s] #- Begin Save placement data ... (date=12/10 13:04:23, mem=3061.4M)
[12/10 13:04:23   1731s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/10 13:04:23   1731s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3061.4M) ***
[12/10 13:04:23   1731s] #- End Save placement data ... (date=12/10 13:04:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1599.2M, current mem=3061.4M)
[12/10 13:04:23   1731s] #- Begin Save routing data ... (date=12/10 13:04:23, mem=3061.4M)
[12/10 13:04:23   1731s] Saving route file ...
[12/10 13:04:29   1732s] *** Completed saveRoute (cpu=0:00:01.8 real=0:00:06.0 mem=3061.4M) ***
[12/10 13:04:29   1732s] #- End Save routing data ... (date=12/10 13:04:29, total cpu=0:00:01.9, real=0:00:06.0, peak res=1599.2M, current mem=3061.4M)
[12/10 13:04:29   1732s] Saving property file eyeriss_top_pl.enc.dat/eyeriss_top.prop
[12/10 13:04:29   1733s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3061.4M) ***
[12/10 13:04:29   1733s] #- Begin Save power constraints data ... (date=12/10 13:04:29, mem=3061.4M)
[12/10 13:04:29   1733s] #- End Save power constraints data ... (date=12/10 13:04:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1599.2M, current mem=3061.4M)
[12/10 13:04:29   1733s] Saving rc congestion map eyeriss_top_pl.enc.dat/eyeriss_top.congmap.gz ...
[12/10 13:04:29   1733s] No integration constraint in the design.
[12/10 13:04:30   1733s] Generated self-contained design eyeriss_top_pl.enc.dat
[12/10 13:04:30   1733s] *** Message Summary: 0 warning(s), 0 error(s)
[12/10 13:04:30   1733s] 
[12/10 13:06:38   1738s] <CMD> timeDesign -preCTS -numPaths 200
[12/10 13:06:39   1739s] Start to check current routing status for nets...
[12/10 13:06:39   1739s] Using hname+ instead name for net compare
[12/10 13:06:39   1740s] All nets are already routed correctly.
[12/10 13:06:39   1740s] End to check current routing status for nets (mem=2467.3M)
[12/10 13:06:39   1740s] Effort level <high> specified for reg2reg path_group
[12/10 13:06:52   1752s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.000  |
|           TNS (ns):| -0.003  | -0.003  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.053   |     58 (58)      |
|   max_tran     |     57 (82)      |   -0.030   |     57 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.483%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[12/10 13:06:52   1753s] Total CPU time: 14.39 sec
[12/10 13:06:52   1753s] Total Real time: 14.0 sec
[12/10 13:06:52   1753s] Total Memory Usage: 2467.289062 Mbytes
[12/10 13:06:52   1753s] <CMD> optDesign -preCTS -numPaths 200
[12/10 13:06:52   1753s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/10 13:06:52   1753s] #spOpts: N=45 mergeVia=F 
[12/10 13:06:52   1753s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 13:06:52   1753s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 13:06:53   1753s] #spOpts: N=45 mergeVia=F 
[12/10 13:06:53   1753s] GigaOpt running with 1 threads.
[12/10 13:06:53   1753s] Info: 1 threads available for lower-level modules during optimization.
[12/10 13:06:53   1753s] #spOpts: N=45 mergeVia=F 
[12/10 13:06:53   1754s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2471.3M, totSessionCpu=0:29:15 **
[12/10 13:06:53   1754s] *** optDesign -preCTS ***
[12/10 13:06:53   1754s] DRC Margin: user margin 0.0; extra margin 0.2
[12/10 13:06:53   1754s] Setup Target Slack: user slack 0; extra slack 0.1
[12/10 13:06:53   1754s] Hold Target Slack: user slack 0
[12/10 13:06:54   1754s] Multi-VT timing optimization disabled based on library information.
[12/10 13:06:54   1754s] Summary for sequential cells identification: 
[12/10 13:06:54   1754s] Identified SBFF number: 16
[12/10 13:06:54   1754s] Identified MBFF number: 0
[12/10 13:06:54   1754s] Identified SB Latch number: 0
[12/10 13:06:54   1754s] Identified MB Latch number: 0
[12/10 13:06:54   1754s] Not identified SBFF number: 0
[12/10 13:06:54   1754s] Not identified MBFF number: 0
[12/10 13:06:54   1754s] Not identified SB Latch number: 0
[12/10 13:06:54   1754s] Not identified MB Latch number: 0
[12/10 13:06:54   1754s] Number of sequential cells which are not FFs: 13
[12/10 13:06:54   1754s] 
[12/10 13:06:54   1754s] Start to check current routing status for nets...
[12/10 13:06:54   1754s] Using hname+ instead name for net compare
[12/10 13:06:54   1755s] All nets are already routed correctly.
[12/10 13:06:54   1755s] End to check current routing status for nets (mem=2469.3M)
[12/10 13:07:01   1762s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.001  |
|           TNS (ns):| -0.003  |
|    Violating Paths:|    9    |
|          All Paths:|1.71e+05 |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.053   |     58 (58)      |
|   max_tran     |     57 (82)      |   -0.030   |     57 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.483%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2465.3M, totSessionCpu=0:29:22 **
[12/10 13:07:01   1762s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/10 13:07:01   1762s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:07:01   1762s] ### Creating PhyDesignMc. totSessionCpu=0:29:22 mem=2465.3M
[12/10 13:07:01   1762s] #spOpts: N=45 mergeVia=F 
[12/10 13:07:02   1762s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:23 mem=2465.3M
[12/10 13:07:02   1762s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:07:02   1762s] ### Creating PhyDesignMc. totSessionCpu=0:29:23 mem=2465.3M
[12/10 13:07:02   1762s] #spOpts: N=45 mergeVia=F 
[12/10 13:07:02   1763s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:23 mem=2465.3M
[12/10 13:07:02   1763s] *** Starting optimizing excluded clock nets MEM= 2465.3M) ***
[12/10 13:07:02   1763s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2465.3M) ***
[12/10 13:07:02   1763s] Summary for sequential cells identification: 
[12/10 13:07:02   1763s] Identified SBFF number: 16
[12/10 13:07:02   1763s] Identified MBFF number: 0
[12/10 13:07:02   1763s] Identified SB Latch number: 0
[12/10 13:07:02   1763s] Identified MB Latch number: 0
[12/10 13:07:02   1763s] Not identified SBFF number: 0
[12/10 13:07:02   1763s] Not identified MBFF number: 0
[12/10 13:07:02   1763s] Not identified SB Latch number: 0
[12/10 13:07:02   1763s] Not identified MB Latch number: 0
[12/10 13:07:02   1763s] Number of sequential cells which are not FFs: 13
[12/10 13:07:02   1763s] 
[12/10 13:07:02   1763s] The useful skew maximum allowed delay is: 0.2
[12/10 13:07:06   1767s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:07:06   1767s] ### Creating LA Mngr. totSessionCpu=0:29:27 mem=2467.3M
[12/10 13:07:06   1767s] ### Creating LA Mngr, finished. totSessionCpu=0:29:27 mem=2471.3M
[12/10 13:07:06   1767s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:07:06   1767s] ### Creating PhyDesignMc. totSessionCpu=0:29:28 mem=2471.3M
[12/10 13:07:06   1767s] #spOpts: N=45 
[12/10 13:07:07   1768s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:28 mem=2471.3M
[12/10 13:07:07   1768s] ### Creating LA Mngr. totSessionCpu=0:29:28 mem=2471.3M
[12/10 13:07:07   1768s] ### Creating LA Mngr, finished. totSessionCpu=0:29:28 mem=2471.3M
[12/10 13:07:07   1768s] ### Creating LA Mngr. totSessionCpu=0:29:29 mem=2632.2M
[12/10 13:07:07   1768s] ### Creating LA Mngr, finished. totSessionCpu=0:29:29 mem=2632.2M
[12/10 13:07:08   1769s] 
[12/10 13:07:08   1769s] Netlist preparation processing... 
[12/10 13:07:08   1769s] Removed 0 instance
[12/10 13:07:08   1769s] *info: Marking 0 isolation instances dont touch
[12/10 13:07:08   1769s] *info: Marking 0 level shifter instances dont touch
[12/10 13:07:14   1775s] Begin: GigaOpt high fanout net optimization
[12/10 13:07:15   1776s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:07:15   1776s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:07:15   1776s] ### Creating PhyDesignMc. totSessionCpu=0:29:36 mem=2571.9M
[12/10 13:07:15   1776s] #spOpts: N=45 mergeVia=F 
[12/10 13:07:15   1776s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:37 mem=2571.9M
[12/10 13:07:16   1777s] ### Creating LA Mngr. totSessionCpu=0:29:37 mem=2571.9M
[12/10 13:07:16   1777s] ### Creating LA Mngr, finished. totSessionCpu=0:29:37 mem=2571.9M
[12/10 13:07:17   1778s] +----------+---------+--------+--------+------------+--------+
[12/10 13:07:17   1778s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/10 13:07:17   1778s] +----------+---------+--------+--------+------------+--------+
[12/10 13:07:17   1778s] |    64.48%|        -|  -0.001|  -0.003|   0:00:00.0| 2705.4M|
[12/10 13:07:17   1778s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:07:17   1778s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:07:17   1778s] |    64.48%|        -|  -0.001|  -0.003|   0:00:00.0| 2705.4M|
[12/10 13:07:17   1778s] +----------+---------+--------+--------+------------+--------+
[12/10 13:07:17   1778s] 
[12/10 13:07:17   1778s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2705.4M) ***
[12/10 13:07:17   1778s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:07:17   1778s] Layer 4 has 886 constrained nets 
[12/10 13:07:17   1778s] Layer 7 has 55 constrained nets 
[12/10 13:07:17   1778s] **** End NDR-Layer Usage Statistics ****
[12/10 13:07:17   1778s] End: GigaOpt high fanout net optimization
[12/10 13:07:17   1778s] Begin: GigaOpt DRV Optimization
[12/10 13:07:18   1779s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:07:18   1779s] PhyDesignGrid: maxLocalDensity 3.00
[12/10 13:07:18   1779s] ### Creating PhyDesignMc. totSessionCpu=0:29:39 mem=2686.4M
[12/10 13:07:18   1779s] #spOpts: N=45 mergeVia=F 
[12/10 13:07:18   1779s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:40 mem=2686.4M
[12/10 13:07:19   1780s] ### Creating LA Mngr. totSessionCpu=0:29:40 mem=2686.4M
[12/10 13:07:19   1780s] ### Creating LA Mngr, finished. totSessionCpu=0:29:40 mem=2686.4M
[12/10 13:07:20   1781s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:07:20   1781s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[12/10 13:07:20   1781s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:07:20   1781s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[12/10 13:07:20   1781s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:07:21   1782s] Info: violation cost 27494.728516 (cap = 27312.380859, tran = 182.349960, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:07:21   1783s] |    75   |   196   |    -0.04   |    57   |     57  |    -0.05   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  64.48  |            |           |
[12/10 13:07:22   1783s] Info: violation cost 9121.009766 (cap = 8941.800781, tran = 179.212494, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:07:22   1783s] |    58   |   117   |    -0.04   |    57   |     57  |    -0.01   |     0   |     0   |     0   |     0   | -0.09 |         61|          0|          4|  64.49  |   0:00:01.0|    2720.7M|
[12/10 13:07:22   1784s] Info: violation cost 8244.831055 (cap = 8065.690430, tran = 179.142838, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:07:23   1784s] |    57   |   114   |    -0.04   |    57   |     57  |    -0.00   |     0   |     0   |     0   |     0   | -0.11 |         43|          0|          1|  64.49  |   0:00:00.0|    2720.7M|
[12/10 13:07:23   1784s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:07:23   1784s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:07:23   1784s] Layer 4 has 888 constrained nets 
[12/10 13:07:23   1784s] Layer 7 has 55 constrained nets 
[12/10 13:07:23   1784s] **** End NDR-Layer Usage Statistics ****
[12/10 13:07:23   1784s] 
[12/10 13:07:23   1784s] 
[12/10 13:07:23   1784s] =======================================================================
[12/10 13:07:23   1784s]                 Reasons for remaining drv violations
[12/10 13:07:23   1784s] =======================================================================
[12/10 13:07:23   1784s] *info: Total 14 net(s) still have violations after Drv fixing.
[12/10 13:07:23   1784s] 
[12/10 13:07:23   1784s] MultiBuffering failure reasons
[12/10 13:07:23   1784s] ------------------------------------------------
[12/10 13:07:23   1784s] *info:    14 net(s): Could not be fixed because buffering engine can't find a solution.
[12/10 13:07:23   1784s] 
[12/10 13:07:23   1784s] *info: Total 43 net(s) have violations which never been worked on.
[12/10 13:07:23   1784s] 
[12/10 13:07:23   1784s] 
[12/10 13:07:23   1784s] *** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=2720.7M) ***
[12/10 13:07:23   1784s] 
[12/10 13:07:23   1784s] End: GigaOpt DRV Optimization
[12/10 13:07:23   1784s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/10 13:07:23   1784s] **optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 2550.3M, totSessionCpu=0:29:45 **
[12/10 13:07:23   1784s] Begin: GigaOpt Global Optimization
[12/10 13:07:23   1784s] *info: use new DP (enabled)
[12/10 13:07:23   1785s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:07:23   1785s] PhyDesignGrid: maxLocalDensity 1.20
[12/10 13:07:23   1785s] ### Creating PhyDesignMc. totSessionCpu=0:29:45 mem=2550.3M
[12/10 13:07:23   1785s] #spOpts: N=45 mergeVia=F 
[12/10 13:07:24   1785s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:46 mem=2550.3M
[12/10 13:07:24   1786s] ### Creating LA Mngr. totSessionCpu=0:29:46 mem=2550.3M
[12/10 13:07:24   1786s] ### Creating LA Mngr, finished. totSessionCpu=0:29:46 mem=2550.3M
[12/10 13:07:26   1787s] *info: 1 clock net excluded
[12/10 13:07:26   1787s] *info: 2 special nets excluded.
[12/10 13:07:26   1787s] *info: 1464 no-driver nets excluded.
[12/10 13:07:54   1815s] ** GigaOpt Global Opt WNS Slack -0.114  TNS Slack -50.957 
[12/10 13:07:54   1816s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:07:54   1816s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 13:07:54   1816s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:07:54   1816s] |  -0.114| -50.957|    64.49%|   0:00:00.0| 2723.2M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[13]/D  |
[12/10 13:08:00   1821s] |  -0.093|  -4.821|    64.48%|   0:00:06.0| 2734.8M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[12]/D  |
[12/10 13:08:05   1826s] |  -0.093|  -4.543|    64.49%|   0:00:05.0| 2730.6M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[12]/D  |
[12/10 13:08:06   1827s] |  -0.093|  -4.533|    64.49%|   0:00:01.0| 2730.6M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[12]/D  |
[12/10 13:08:13   1834s] |  -0.083|  -3.040|    64.49%|   0:00:07.0| 2730.6M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[13]/D  |
[12/10 13:08:16   1837s] |  -0.079|  -2.401|    64.49%|   0:00:03.0| 2730.6M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[14]/D  |
[12/10 13:08:16   1837s] |  -0.079|  -2.346|    64.49%|   0:00:00.0| 2730.6M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[14]/D  |
[12/10 13:08:16   1837s] |  -0.079|  -2.342|    64.49%|   0:00:00.0| 2730.6M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[14]/D  |
[12/10 13:08:17   1838s] |  -0.071|  -1.790|    64.50%|   0:00:01.0| 2730.6M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[6]/D   |
[12/10 13:08:19   1840s] |  -0.071|  -1.616|    64.50%|   0:00:02.0| 2730.6M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[6]/D   |
[12/10 13:08:19   1840s] |  -0.071|  -1.539|    64.51%|   0:00:00.0| 2730.6M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[6]/D   |
[12/10 13:08:19   1841s] |  -0.071|  -1.503|    64.51%|   0:00:00.0| 2730.6M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[6]/D   |
[12/10 13:08:20   1841s] |  -0.062|  -1.213|    64.52%|   0:00:01.0| 2730.6M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[5]/D   |
[12/10 13:08:21   1842s] |  -0.018|  -0.105|    64.52%|   0:00:01.0| 2730.6M|        an|  default| noc_inst/genblk1[5].psum_fifo_inst_dout_reg[1]/D   |
[12/10 13:08:21   1842s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:08:21   1842s] 
[12/10 13:08:21   1842s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:26.5 real=0:00:27.0 mem=2730.6M) ***
[12/10 13:08:21   1842s] 
[12/10 13:08:21   1842s] *** Finish pre-CTS Setup Fixing (cpu=0:00:26.5 real=0:00:27.0 mem=2730.6M) ***
[12/10 13:08:21   1842s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:08:21   1842s] Layer 4 has 885 constrained nets 
[12/10 13:08:21   1842s] Layer 7 has 53 constrained nets 
[12/10 13:08:21   1842s] **** End NDR-Layer Usage Statistics ****
[12/10 13:08:21   1842s] ** GigaOpt Global Opt End WNS Slack -0.018  TNS Slack -0.105 
[12/10 13:08:21   1842s] End: GigaOpt Global Optimization
[12/10 13:08:21   1842s] 
[12/10 13:08:21   1842s] Active setup views:
[12/10 13:08:21   1842s]  an
[12/10 13:08:21   1842s]   Dominating endpoints: 0
[12/10 13:08:21   1842s]   Dominating TNS: -0.000
[12/10 13:08:21   1842s] 
[12/10 13:08:21   1843s] *** Timing NOT met, worst failing slack is -0.018
[12/10 13:08:21   1843s] *** Check timing (0:00:00.2)
[12/10 13:08:22   1843s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:08:22   1843s] ### Creating LA Mngr. totSessionCpu=0:30:44 mem=2554.5M
[12/10 13:08:22   1843s] ### Creating LA Mngr, finished. totSessionCpu=0:30:44 mem=2554.5M
[12/10 13:08:23   1845s] **INFO: Flow update: Design is easy to close.
[12/10 13:08:23   1845s] setup target slack: 0.1
[12/10 13:08:23   1845s] extra slack: 0.1
[12/10 13:08:23   1845s] std delay: 0.0078
[12/10 13:08:23   1845s] real setup target slack: 0.0078
[12/10 13:08:23   1845s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:08:23   1845s] ### Creating PhyDesignMc. totSessionCpu=0:30:45 mem=2570.5M
[12/10 13:08:23   1845s] #spOpts: N=45 
[12/10 13:08:24   1845s] ### Creating PhyDesignMc, finished. totSessionCpu=0:30:46 mem=2570.5M
[12/10 13:08:24   1845s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[12/10 13:08:24   1846s] [NR-eGR] Started earlyGlobalRoute kernel
[12/10 13:08:24   1846s] [NR-eGR] Initial Peak syMemory usage = 2570.5 MB
[12/10 13:08:24   1846s] (I)       Reading DB...
[12/10 13:08:25   1846s] (I)       congestionReportName   : 
[12/10 13:08:25   1846s] (I)       layerRangeFor2DCongestion : 
[12/10 13:08:25   1846s] (I)       buildTerm2TermWires    : 0
[12/10 13:08:25   1846s] (I)       doTrackAssignment      : 1
[12/10 13:08:25   1846s] (I)       dumpBookshelfFiles     : 0
[12/10 13:08:25   1846s] (I)       numThreads             : 1
[12/10 13:08:25   1846s] (I)       bufferingAwareRouting  : false
[12/10 13:08:25   1846s] [NR-eGR] honorMsvRouteConstraint: false
[12/10 13:08:25   1846s] (I)       honorPin               : false
[12/10 13:08:25   1846s] (I)       honorPinGuide          : true
[12/10 13:08:25   1846s] (I)       honorPartition         : false
[12/10 13:08:25   1846s] (I)       allowPartitionCrossover: false
[12/10 13:08:25   1846s] (I)       honorSingleEntry       : true
[12/10 13:08:25   1846s] (I)       honorSingleEntryStrong : true
[12/10 13:08:25   1846s] (I)       handleViaSpacingRule   : false
[12/10 13:08:25   1846s] (I)       handleEolSpacingRule   : false
[12/10 13:08:25   1846s] (I)       PDConstraint           : none
[12/10 13:08:25   1846s] (I)       expBetterNDRHandling   : false
[12/10 13:08:25   1846s] [NR-eGR] honorClockSpecNDR      : 0
[12/10 13:08:25   1846s] (I)       routingEffortLevel     : 3
[12/10 13:08:25   1846s] (I)       effortLevel            : standard
[12/10 13:08:25   1846s] [NR-eGR] minRouteLayer          : 2
[12/10 13:08:25   1846s] [NR-eGR] maxRouteLayer          : 127
[12/10 13:08:25   1846s] (I)       relaxedTopLayerCeiling : 127
[12/10 13:08:25   1846s] (I)       relaxedBottomLayerFloor: 2
[12/10 13:08:25   1846s] (I)       numRowsPerGCell        : 1
[12/10 13:08:25   1846s] (I)       speedUpLargeDesign     : 0
[12/10 13:08:25   1846s] (I)       multiThreadingTA       : 1
[12/10 13:08:25   1846s] (I)       blkAwareLayerSwitching : 1
[12/10 13:08:25   1846s] (I)       optimizationMode       : false
[12/10 13:08:25   1846s] (I)       routeSecondPG          : false
[12/10 13:08:25   1846s] (I)       scenicRatioForLayerRelax: 0.00
[12/10 13:08:25   1846s] (I)       detourLimitForLayerRelax: 0.00
[12/10 13:08:25   1846s] (I)       punchThroughDistance   : 500.00
[12/10 13:08:25   1846s] (I)       scenicBound            : 1.15
[12/10 13:08:25   1846s] (I)       maxScenicToAvoidBlk    : 100.00
[12/10 13:08:25   1846s] (I)       source-to-sink ratio   : 0.00
[12/10 13:08:25   1846s] (I)       targetCongestionRatioH : 1.00
[12/10 13:08:25   1846s] (I)       targetCongestionRatioV : 1.00
[12/10 13:08:25   1846s] (I)       layerCongestionRatio   : 0.70
[12/10 13:08:25   1846s] (I)       m1CongestionRatio      : 0.10
[12/10 13:08:25   1846s] (I)       m2m3CongestionRatio    : 0.70
[12/10 13:08:25   1846s] (I)       localRouteEffort       : 1.00
[12/10 13:08:25   1846s] (I)       numSitesBlockedByOneVia: 8.00
[12/10 13:08:25   1846s] (I)       supplyScaleFactorH     : 1.00
[12/10 13:08:25   1846s] (I)       supplyScaleFactorV     : 1.00
[12/10 13:08:25   1846s] (I)       highlight3DOverflowFactor: 0.00
[12/10 13:08:25   1846s] (I)       doubleCutViaModelingRatio: 0.00
[12/10 13:08:25   1846s] (I)       routeVias              : 
[12/10 13:08:25   1846s] (I)       readTROption           : true
[12/10 13:08:25   1846s] (I)       extraSpacingFactor     : 1.00
[12/10 13:08:25   1846s] [NR-eGR] numTracksPerClockWire  : 0
[12/10 13:08:25   1846s] (I)       routeSelectedNetsOnly  : false
[12/10 13:08:25   1846s] (I)       clkNetUseMaxDemand     : false
[12/10 13:08:25   1846s] (I)       extraDemandForClocks   : 0
[12/10 13:08:25   1846s] (I)       steinerRemoveLayers    : false
[12/10 13:08:25   1846s] (I)       demoteLayerScenicScale : 1.00
[12/10 13:08:25   1846s] (I)       nonpreferLayerCostScale : 1.00
[12/10 13:08:25   1846s] (I)       spanningTreeRefinement : false
[12/10 13:08:25   1846s] (I)       spanningTreeRefinementAlpha : -1.00
[12/10 13:08:25   1846s] (I)       before initializing RouteDB syMemory usage = 2728.5 MB
[12/10 13:08:25   1846s] (I)       starting read tracks
[12/10 13:08:25   1846s] (I)       build grid graph
[12/10 13:08:25   1846s] (I)       build grid graph start
[12/10 13:08:25   1846s] [NR-eGR] Layer1 has no routable track
[12/10 13:08:25   1846s] [NR-eGR] Layer2 has single uniform track structure
[12/10 13:08:25   1846s] [NR-eGR] Layer3 has single uniform track structure
[12/10 13:08:25   1846s] [NR-eGR] Layer4 has single uniform track structure
[12/10 13:08:25   1846s] [NR-eGR] Layer5 has single uniform track structure
[12/10 13:08:25   1846s] [NR-eGR] Layer6 has single uniform track structure
[12/10 13:08:25   1846s] [NR-eGR] Layer7 has single uniform track structure
[12/10 13:08:25   1846s] [NR-eGR] Layer8 has single uniform track structure
[12/10 13:08:25   1846s] [NR-eGR] Layer9 has single uniform track structure
[12/10 13:08:25   1846s] [NR-eGR] Layer10 has single uniform track structure
[12/10 13:08:25   1846s] (I)       build grid graph end
[12/10 13:08:25   1846s] (I)       numViaLayers=9
[12/10 13:08:25   1846s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:08:25   1846s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:08:25   1846s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:08:25   1846s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:08:25   1846s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:08:25   1846s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:08:25   1846s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:08:25   1846s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:08:25   1846s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:08:25   1846s] (I)       end build via table
[12/10 13:08:25   1846s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=574404 numBumpBlks=0 numBoundaryFakeBlks=0
[12/10 13:08:25   1847s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/10 13:08:25   1847s] (I)       readDataFromPlaceDB
[12/10 13:08:25   1847s] (I)       Read net information..
[12/10 13:08:25   1847s] [NR-eGR] Read numTotalNets=173331  numIgnoredNets=0
[12/10 13:08:25   1847s] (I)       Read testcase time = 0.026 seconds
[12/10 13:08:25   1847s] 
[12/10 13:08:25   1847s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:08:25   1847s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:08:25   1847s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:08:25   1847s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:08:25   1847s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:08:25   1847s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:08:25   1847s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:08:25   1847s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:08:25   1847s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:08:25   1847s] (I)       build grid graph start
[12/10 13:08:25   1847s] (I)       build grid graph end
[12/10 13:08:25   1847s] (I)       Model blockage into capacity
[12/10 13:08:25   1847s] (I)       Read numBlocks=574404  numPreroutedWires=0  numCapScreens=0
[12/10 13:08:25   1847s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/10 13:08:25   1847s] (I)       blocked area on Layer2 : 354674794400  (11.02%)
[12/10 13:08:25   1847s] (I)       blocked area on Layer3 : 438318249600  (13.62%)
[12/10 13:08:25   1847s] (I)       blocked area on Layer4 : 2452849344800  (76.22%)
[12/10 13:08:25   1847s] (I)       blocked area on Layer5 : 27193974400  (0.85%)
[12/10 13:08:25   1847s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/10 13:08:25   1847s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/10 13:08:25   1847s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/10 13:08:25   1847s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/10 13:08:25   1847s] (I)       blocked area on Layer10 : 0  (0.00%)
[12/10 13:08:25   1847s] (I)       Modeling time = 0.104 seconds
[12/10 13:08:25   1847s] 
[12/10 13:08:25   1847s] (I)       Number of ignored nets = 0
[12/10 13:08:25   1847s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/10 13:08:25   1847s] (I)       Number of clock nets = 1.  Ignored: No
[12/10 13:08:25   1847s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/10 13:08:25   1847s] (I)       Number of special nets = 0.  Ignored: Yes
[12/10 13:08:25   1847s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/10 13:08:25   1847s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/10 13:08:25   1847s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/10 13:08:25   1847s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/10 13:08:25   1847s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 13:08:25   1847s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/10 13:08:25   1847s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2757.6 MB
[12/10 13:08:25   1847s] (I)       Ndr track 0 does not exist
[12/10 13:08:25   1847s] (I)       Layer1  viaCost=200.00
[12/10 13:08:25   1847s] (I)       Layer2  viaCost=200.00
[12/10 13:08:25   1847s] (I)       Layer3  viaCost=100.00
[12/10 13:08:25   1847s] (I)       Layer4  viaCost=100.00
[12/10 13:08:25   1847s] (I)       Layer5  viaCost=100.00
[12/10 13:08:25   1847s] (I)       Layer6  viaCost=100.00
[12/10 13:08:25   1847s] (I)       Layer7  viaCost=100.00
[12/10 13:08:25   1847s] (I)       Layer8  viaCost=100.00
[12/10 13:08:25   1847s] (I)       Layer9  viaCost=100.00
[12/10 13:08:25   1847s] (I)       ---------------------Grid Graph Info--------------------
[12/10 13:08:25   1847s] (I)       routing area        :  (0, 0) - (1795880, 1792000)
[12/10 13:08:25   1847s] (I)       core area           :  (4180, 4200) - (1791700, 1787800)
[12/10 13:08:25   1847s] (I)       Site Width          :   380  (dbu)
[12/10 13:08:25   1847s] (I)       Row Height          :  2800  (dbu)
[12/10 13:08:25   1847s] (I)       GCell Width         :  2800  (dbu)
[12/10 13:08:25   1847s] (I)       GCell Height        :  2800  (dbu)
[12/10 13:08:25   1847s] (I)       grid                :   641   640    10
[12/10 13:08:25   1847s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[12/10 13:08:25   1847s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[12/10 13:08:25   1847s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[12/10 13:08:25   1847s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[12/10 13:08:25   1847s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[12/10 13:08:25   1847s] (I)       First Track Coord   :     0   190   140   450   420   450   980  1010  4340  4370
[12/10 13:08:25   1847s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[12/10 13:08:25   1847s] (I)       Total num of tracks :     0  4726  6400  3206  3200  3206  1066  1069   559   533
[12/10 13:08:25   1847s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/10 13:08:25   1847s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/10 13:08:25   1847s] (I)       --------------------------------------------------------
[12/10 13:08:25   1847s] 
[12/10 13:08:25   1847s] [NR-eGR] ============ Routing rule table ============
[12/10 13:08:25   1847s] [NR-eGR] Rule id 0. Nets 173331 
[12/10 13:08:25   1847s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/10 13:08:25   1847s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[12/10 13:08:25   1847s] [NR-eGR] ========================================
[12/10 13:08:25   1847s] [NR-eGR] 
[12/10 13:08:25   1847s] (I)       After initializing earlyGlobalRoute syMemory usage = 2757.6 MB
[12/10 13:08:25   1847s] (I)       Loading and dumping file time : 0.99 seconds
[12/10 13:08:25   1847s] (I)       ============= Initialization =============
[12/10 13:08:25   1847s] (I)       totalPins=697077  totalGlobalPin=690276 (99.02%)
[12/10 13:08:25   1847s] (I)       total 2D Cap : 6833656 = (3078741 H, 3754915 V)
[12/10 13:08:25   1847s] [NR-eGR] Layer group 1: route 938 net(s) in layer range [4, 10]
[12/10 13:08:25   1847s] (I)       ============  Phase 1a Route ============
[12/10 13:08:25   1847s] (I)       Phase 1a runs 0.02 seconds
[12/10 13:08:25   1847s] (I)       Usage: 115225 = (65137 H, 50088 V) = (2.12% H, 1.33% V) = (9.119e+04um H, 7.012e+04um V)
[12/10 13:08:25   1847s] (I)       
[12/10 13:08:25   1847s] (I)       ============  Phase 1b Route ============
[12/10 13:08:25   1847s] (I)       Usage: 115225 = (65137 H, 50088 V) = (2.12% H, 1.33% V) = (9.119e+04um H, 7.012e+04um V)
[12/10 13:08:25   1847s] (I)       
[12/10 13:08:25   1847s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.613150e+05um
[12/10 13:08:25   1847s] (I)       ============  Phase 1c Route ============
[12/10 13:08:25   1847s] (I)       Usage: 115225 = (65137 H, 50088 V) = (2.12% H, 1.33% V) = (9.119e+04um H, 7.012e+04um V)
[12/10 13:08:25   1847s] (I)       
[12/10 13:08:25   1847s] (I)       ============  Phase 1d Route ============
[12/10 13:08:25   1847s] (I)       Usage: 115225 = (65137 H, 50088 V) = (2.12% H, 1.33% V) = (9.119e+04um H, 7.012e+04um V)
[12/10 13:08:25   1847s] (I)       
[12/10 13:08:25   1847s] (I)       ============  Phase 1e Route ============
[12/10 13:08:25   1847s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:08:25   1847s] (I)       Usage: 115225 = (65137 H, 50088 V) = (2.12% H, 1.33% V) = (9.119e+04um H, 7.012e+04um V)
[12/10 13:08:25   1847s] (I)       
[12/10 13:08:25   1847s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.613150e+05um
[12/10 13:08:25   1847s] [NR-eGR] 
[12/10 13:08:25   1847s] (I)       Phase 1l runs 0.03 seconds
[12/10 13:08:25   1847s] (I)       total 2D Cap : 12970604 = (6805286 H, 6165318 V)
[12/10 13:08:25   1847s] [NR-eGR] Layer group 2: route 172393 net(s) in layer range [2, 10]
[12/10 13:08:25   1847s] (I)       ============  Phase 1a Route ============
[12/10 13:08:26   1847s] (I)       Phase 1a runs 0.39 seconds
[12/10 13:08:26   1848s] (I)       blkAvoiding Routing :  time=0.08  numBlkSegs=0
[12/10 13:08:26   1848s] (I)       Usage: 2171006 = (1100648 H, 1070358 V) = (16.17% H, 17.36% V) = (1.541e+06um H, 1.499e+06um V)
[12/10 13:08:26   1848s] (I)       
[12/10 13:08:26   1848s] (I)       ============  Phase 1b Route ============
[12/10 13:08:26   1848s] (I)       Phase 1b runs 0.11 seconds
[12/10 13:08:26   1848s] (I)       Usage: 2171203 = (1100769 H, 1070434 V) = (16.18% H, 17.36% V) = (1.541e+06um H, 1.499e+06um V)
[12/10 13:08:26   1848s] (I)       
[12/10 13:08:26   1848s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 2.878369e+06um
[12/10 13:08:26   1848s] (I)       ============  Phase 1c Route ============
[12/10 13:08:26   1848s] (I)       Level2 Grid: 129 x 128
[12/10 13:08:26   1848s] (I)       Phase 1c runs 0.05 seconds
[12/10 13:08:26   1848s] (I)       Usage: 2171203 = (1100769 H, 1070434 V) = (16.18% H, 17.36% V) = (1.541e+06um H, 1.499e+06um V)
[12/10 13:08:26   1848s] (I)       
[12/10 13:08:26   1848s] (I)       ============  Phase 1d Route ============
[12/10 13:08:27   1848s] (I)       Phase 1d runs 0.63 seconds
[12/10 13:08:27   1848s] (I)       Usage: 2171385 = (1100913 H, 1070472 V) = (16.18% H, 17.36% V) = (1.541e+06um H, 1.499e+06um V)
[12/10 13:08:27   1848s] (I)       
[12/10 13:08:27   1848s] (I)       ============  Phase 1e Route ============
[12/10 13:08:27   1848s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:08:27   1848s] (I)       Usage: 2171385 = (1100913 H, 1070472 V) = (16.18% H, 17.36% V) = (1.541e+06um H, 1.499e+06um V)
[12/10 13:08:27   1848s] (I)       
[12/10 13:08:27   1848s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.878624e+06um
[12/10 13:08:27   1848s] [NR-eGR] 
[12/10 13:08:28   1850s] (I)       Phase 1l runs 0.68 seconds
[12/10 13:08:28   1850s] (I)       ============  Phase 1l Route ============
[12/10 13:08:28   1850s] (I)       
[12/10 13:08:28   1850s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/10 13:08:28   1850s] (I)                      OverCon         OverCon         OverCon            
[12/10 13:08:28   1850s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[12/10 13:08:28   1850s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[12/10 13:08:28   1850s] (I)       ------------------------------------------------------------------
[12/10 13:08:28   1850s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:08:28   1850s] (I)       Layer2    4154( 1.01%)     380( 0.09%)      11( 0.00%)   ( 1.11%) 
[12/10 13:08:28   1850s] (I)       Layer3       9( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:08:28   1850s] (I)       Layer4    9754( 3.14%)      94( 0.03%)       0( 0.00%)   ( 3.17%) 
[12/10 13:08:28   1850s] (I)       Layer5      16( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:08:28   1850s] (I)       Layer6      14( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:08:28   1850s] (I)       Layer7      15( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:08:28   1850s] (I)       Layer8       3( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:08:28   1850s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:08:28   1850s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:08:28   1850s] (I)       ------------------------------------------------------------------
[12/10 13:08:28   1850s] (I)       Total    13965( 0.40%)     474( 0.01%)      11( 0.00%)   ( 0.42%) 
[12/10 13:08:28   1850s] (I)       
[12/10 13:08:28   1850s] (I)       Total Global Routing Runtime: 2.88 seconds
[12/10 13:08:28   1850s] (I)       total 2D Cap : 13226782 = (6871098 H, 6355684 V)
[12/10 13:08:28   1850s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/10 13:08:28   1850s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/10 13:08:28   1850s] [NR-eGR] End Peak syMemory usage = 2679.0 MB
[12/10 13:08:28   1850s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.95 seconds
[12/10 13:08:28   1850s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/10 13:08:28   1850s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[12/10 13:08:28   1850s] 
[12/10 13:08:28   1850s] ** np local hotspot detection info verbose **
[12/10 13:08:28   1850s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/10 13:08:28   1850s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/10 13:08:28   1850s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[12/10 13:08:28   1850s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[12/10 13:08:28   1850s] 
[12/10 13:08:28   1850s] #spOpts: N=45 
[12/10 13:08:28   1850s] Apply auto density screen in post-place stage.
[12/10 13:08:29   1850s] Auto density screen increases utilization from 0.645 to 0.645
[12/10 13:08:29   1850s] Auto density screen runtime: cpu = 0:00:00.3 real = 0:00:01.0 mem = 2679.0M
[12/10 13:08:29   1850s] *** Starting refinePlace (0:30:51 mem=2679.0M) ***
[12/10 13:08:29   1850s] Total net bbox length = 2.436e+06 (1.246e+06 1.189e+06) (ext = 4.038e+03)
[12/10 13:08:29   1851s] default core: bins with density >  0.75 = 14.5 % ( 595 / 4096 )
[12/10 13:08:29   1851s] Density distribution unevenness ratio = 7.103%
[12/10 13:08:29   1851s] RPlace IncrNP: Rollback Lev = -5
[12/10 13:08:29   1851s] RPlace: Density =0.895946, incremental np is triggered.
[12/10 13:08:29   1851s] incr SKP is on..., with optDC mode
[12/10 13:08:38   1860s] Persistent padding is off here.
[12/10 13:08:38   1860s] Congestion driven padding in post-place stage.
[12/10 13:08:39   1861s] Congestion driven padding increases utilization from 0.844 to 0.848
[12/10 13:08:39   1861s] Congestion driven padding runtime: cpu = 0:00:01.3 real = 0:00:01.0 mem = 2959.1M
[12/10 13:08:40   1862s] limitMaxMove 0, priorityInstMaxMove -1
[12/10 13:08:40   1862s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[12/10 13:08:40   1862s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/10 13:08:40   1862s] No instances found in the vector
[12/10 13:08:40   1862s] 0 (out of 0) MH cells were successfully legalized.
[12/10 13:09:08   1890s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/10 13:09:08   1890s] No instances found in the vector
[12/10 13:09:08   1890s] 0 (out of 0) MH cells were successfully legalized.
[12/10 13:09:59   1939s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/10 13:09:59   1939s] No instances found in the vector
[12/10 13:09:59   1939s] 0 (out of 0) MH cells were successfully legalized.
[12/10 13:10:34   1973s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/10 13:10:34   1973s] No instances found in the vector
[12/10 13:10:34   1973s] 0 (out of 0) MH cells were successfully legalized.
[12/10 13:11:03   2003s] Legalizing MH Cells... 0 / 0 / 0 (level 11)
[12/10 13:11:03   2003s] No instances found in the vector
[12/10 13:11:03   2003s] 0 (out of 0) MH cells were successfully legalized.
[12/10 13:11:35   2034s] default core: bins with density >  0.75 = 19.8 % ( 812 / 4096 )
[12/10 13:11:35   2034s] Density distribution unevenness ratio = 7.874%
[12/10 13:11:35   2034s] RPlace postIncrNP: Density = 0.895946 -> 0.883784.
[12/10 13:11:35   2034s] RPlace postIncrNP Info: Density distribution changes:
[12/10 13:11:35   2034s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/10 13:11:35   2034s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[12/10 13:11:35   2034s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[12/10 13:11:35   2034s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[12/10 13:11:35   2034s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[12/10 13:11:35   2034s] [0.85 - 0.90] :	 6 (0.15%) -> 13 (0.32%)
[12/10 13:11:35   2034s] [0.80 - 0.85] :	 83 (2.03%) -> 174 (4.25%)
[12/10 13:11:35   2034s] [CPU] RefinePlace/IncrNP (cpu=0:03:03, real=0:03:06, mem=3414.6MB) @(0:30:51 - 0:33:54).
[12/10 13:11:35   2034s] Move report: incrNP moves 169112 insts, mean move: 3.75 um, max move: 284.97 um
[12/10 13:11:35   2034s] 	Max move on inst (FE_OFC16716_rst_i): (118.37, 364.70) --> (396.34, 371.70)
[12/10 13:11:35   2034s] Move report: Timing Driven Placement moves 169112 insts, mean move: 3.75 um, max move: 284.97 um
[12/10 13:11:35   2034s] 	Max move on inst (FE_OFC16716_rst_i): (118.37, 364.70) --> (396.34, 371.70)
[12/10 13:11:35   2034s] 	Runtime: CPU: 0:03:03 REAL: 0:03:06 MEM: 3414.6MB
[12/10 13:11:35   2034s] Starting refinePlace ...
[12/10 13:11:35   2034s] default core: bins with density >  0.75 = 19.8 % ( 812 / 4096 )
[12/10 13:11:35   2034s] Density distribution unevenness ratio = 7.874%
[12/10 13:11:37   2036s]   Spread Effort: high, pre-route mode, useDDP on.
[12/10 13:11:37   2036s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:02.0, mem=3414.6MB) @(0:33:54 - 0:33:57).
[12/10 13:11:37   2036s] Move report: preRPlace moves 9323 insts, mean move: 0.49 um, max move: 3.37 um
[12/10 13:11:37   2036s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/g1373845): (75.62, 664.30) --> (75.05, 667.10)
[12/10 13:11:37   2036s] 	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
[12/10 13:11:37   2036s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 13:11:37   2036s] Placement tweakage begins.
[12/10 13:11:38   2037s] wire length = 3.205e+06
[12/10 13:11:47   2047s] wire length = 3.123e+06
[12/10 13:11:48   2047s] Placement tweakage ends.
[12/10 13:11:48   2047s] Move report: tweak moves 16344 insts, mean move: 2.35 um, max move: 34.20 um
[12/10 13:11:48   2047s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OFC14168_FE_DBTN11_n_1558): (238.07, 727.30) --> (203.87, 727.30)
[12/10 13:11:48   2047s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:10.9, real=0:00:11.0, mem=3414.6MB) @(0:33:57 - 0:34:08).
[12/10 13:11:51   2050s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:11:51   2050s] [CPU] RefinePlace/Legalization (cpu=0:00:03.0, real=0:00:03.0, mem=3414.6MB) @(0:34:08 - 0:34:11).
[12/10 13:11:51   2050s] Move report: Detail placement moves 23887 insts, mean move: 1.76 um, max move: 34.20 um
[12/10 13:11:51   2050s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OFC14168_FE_DBTN11_n_1558): (238.07, 727.30) --> (203.87, 727.30)
[12/10 13:11:51   2050s] 	Runtime: CPU: 0:00:16.2 REAL: 0:00:16.0 MEM: 3414.6MB
[12/10 13:11:51   2050s] Statistics of distance of Instance movement in refine placement:
[12/10 13:11:51   2050s]   maximum (X+Y) =       284.97 um
[12/10 13:11:51   2050s]   inst (FE_OFC16716_rst_i) with max move: (118.37, 364.7) -> (396.34, 371.7)
[12/10 13:11:51   2050s]   mean    (X+Y) =         3.80 um
[12/10 13:11:51   2050s] Total instances flipped for WireLenOpt: 13140
[12/10 13:11:51   2050s] Total instances flipped, including legalization: 496
[12/10 13:11:51   2050s] Summary Report:
[12/10 13:11:51   2050s] Instances move: 169179 (out of 171076 movable)
[12/10 13:11:51   2050s] Instances flipped: 496
[12/10 13:11:51   2050s] Mean displacement: 3.80 um
[12/10 13:11:51   2050s] Max displacement: 284.97 um (Instance: FE_OFC16716_rst_i) (118.37, 364.7) -> (396.34, 371.7)
[12/10 13:11:51   2050s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X4
[12/10 13:11:51   2050s] Total instances moved : 169179
[12/10 13:11:51   2050s] Total net bbox length = 2.390e+06 (1.220e+06 1.169e+06) (ext = 4.221e+03)
[12/10 13:11:51   2050s] Runtime: CPU: 0:03:20 REAL: 0:03:22 MEM: 3414.6MB
[12/10 13:11:51   2050s] [CPU] RefinePlace/total (cpu=0:03:20, real=0:03:22, mem=3414.6MB) @(0:30:51 - 0:34:11).
[12/10 13:11:51   2050s] *** Finished refinePlace (0:34:11 mem=3414.6M) ***
[12/10 13:11:51   2050s] #spOpts: N=45 
[12/10 13:11:51   2051s] default core: bins with density >  0.75 = 20.1 % ( 822 / 4096 )
[12/10 13:11:51   2051s] Density distribution unevenness ratio = 7.871%
[12/10 13:11:51   2051s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/10 13:11:51   2051s] Type 'man IMPSP-9025' for more detail.
[12/10 13:11:51   2051s] Trial Route Overflow 0(H) 0(V)
[12/10 13:11:51   2051s] Starting congestion repair ...
[12/10 13:11:51   2051s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/10 13:11:51   2051s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[12/10 13:11:51   2051s] Starting Early Global Route congestion estimation: mem = 3414.6M
[12/10 13:11:51   2051s] (I)       Reading DB...
[12/10 13:11:52   2051s] (I)       congestionReportName   : 
[12/10 13:11:52   2051s] (I)       layerRangeFor2DCongestion : 
[12/10 13:11:52   2051s] (I)       buildTerm2TermWires    : 1
[12/10 13:11:52   2051s] (I)       doTrackAssignment      : 1
[12/10 13:11:52   2051s] (I)       dumpBookshelfFiles     : 0
[12/10 13:11:52   2051s] (I)       numThreads             : 1
[12/10 13:11:52   2051s] (I)       bufferingAwareRouting  : false
[12/10 13:11:52   2051s] [NR-eGR] honorMsvRouteConstraint: false
[12/10 13:11:52   2051s] (I)       honorPin               : false
[12/10 13:11:52   2051s] (I)       honorPinGuide          : true
[12/10 13:11:52   2051s] (I)       honorPartition         : false
[12/10 13:11:52   2051s] (I)       allowPartitionCrossover: false
[12/10 13:11:52   2051s] (I)       honorSingleEntry       : true
[12/10 13:11:52   2051s] (I)       honorSingleEntryStrong : true
[12/10 13:11:52   2051s] (I)       handleViaSpacingRule   : false
[12/10 13:11:52   2051s] (I)       handleEolSpacingRule   : false
[12/10 13:11:52   2051s] (I)       PDConstraint           : none
[12/10 13:11:52   2051s] (I)       expBetterNDRHandling   : false
[12/10 13:11:52   2051s] [NR-eGR] honorClockSpecNDR      : 0
[12/10 13:11:52   2051s] (I)       routingEffortLevel     : 3
[12/10 13:11:52   2051s] (I)       effortLevel            : standard
[12/10 13:11:52   2051s] [NR-eGR] minRouteLayer          : 2
[12/10 13:11:52   2051s] [NR-eGR] maxRouteLayer          : 127
[12/10 13:11:52   2051s] (I)       relaxedTopLayerCeiling : 127
[12/10 13:11:52   2051s] (I)       relaxedBottomLayerFloor: 2
[12/10 13:11:52   2051s] (I)       numRowsPerGCell        : 1
[12/10 13:11:52   2051s] (I)       speedUpLargeDesign     : 0
[12/10 13:11:52   2051s] (I)       multiThreadingTA       : 1
[12/10 13:11:52   2051s] (I)       blkAwareLayerSwitching : 1
[12/10 13:11:52   2051s] (I)       optimizationMode       : false
[12/10 13:11:52   2051s] (I)       routeSecondPG          : false
[12/10 13:11:52   2051s] (I)       scenicRatioForLayerRelax: 0.00
[12/10 13:11:52   2051s] (I)       detourLimitForLayerRelax: 0.00
[12/10 13:11:52   2051s] (I)       punchThroughDistance   : 500.00
[12/10 13:11:52   2051s] (I)       scenicBound            : 1.15
[12/10 13:11:52   2051s] (I)       maxScenicToAvoidBlk    : 100.00
[12/10 13:11:52   2051s] (I)       source-to-sink ratio   : 0.00
[12/10 13:11:52   2051s] (I)       targetCongestionRatioH : 1.00
[12/10 13:11:52   2051s] (I)       targetCongestionRatioV : 1.00
[12/10 13:11:52   2051s] (I)       layerCongestionRatio   : 0.70
[12/10 13:11:52   2051s] (I)       m1CongestionRatio      : 0.10
[12/10 13:11:52   2051s] (I)       m2m3CongestionRatio    : 0.70
[12/10 13:11:52   2051s] (I)       localRouteEffort       : 1.00
[12/10 13:11:52   2051s] (I)       numSitesBlockedByOneVia: 8.00
[12/10 13:11:52   2051s] (I)       supplyScaleFactorH     : 1.00
[12/10 13:11:52   2051s] (I)       supplyScaleFactorV     : 1.00
[12/10 13:11:52   2051s] (I)       highlight3DOverflowFactor: 0.00
[12/10 13:11:52   2051s] (I)       doubleCutViaModelingRatio: 0.00
[12/10 13:11:52   2051s] (I)       routeVias              : 
[12/10 13:11:52   2051s] (I)       readTROption           : true
[12/10 13:11:52   2051s] (I)       extraSpacingFactor     : 1.00
[12/10 13:11:52   2051s] [NR-eGR] numTracksPerClockWire  : 0
[12/10 13:11:52   2051s] (I)       routeSelectedNetsOnly  : false
[12/10 13:11:52   2051s] (I)       clkNetUseMaxDemand     : false
[12/10 13:11:52   2051s] (I)       extraDemandForClocks   : 0
[12/10 13:11:52   2051s] (I)       steinerRemoveLayers    : false
[12/10 13:11:52   2051s] (I)       demoteLayerScenicScale : 1.00
[12/10 13:11:52   2051s] (I)       nonpreferLayerCostScale : 1.00
[12/10 13:11:52   2051s] (I)       spanningTreeRefinement : false
[12/10 13:11:52   2051s] (I)       spanningTreeRefinementAlpha : -1.00
[12/10 13:11:52   2051s] (I)       before initializing RouteDB syMemory usage = 3414.6 MB
[12/10 13:11:52   2051s] (I)       starting read tracks
[12/10 13:11:52   2051s] (I)       build grid graph
[12/10 13:11:52   2051s] (I)       build grid graph start
[12/10 13:11:52   2051s] [NR-eGR] Layer1 has no routable track
[12/10 13:11:52   2051s] [NR-eGR] Layer2 has single uniform track structure
[12/10 13:11:52   2051s] [NR-eGR] Layer3 has single uniform track structure
[12/10 13:11:52   2051s] [NR-eGR] Layer4 has single uniform track structure
[12/10 13:11:52   2051s] [NR-eGR] Layer5 has single uniform track structure
[12/10 13:11:52   2051s] [NR-eGR] Layer6 has single uniform track structure
[12/10 13:11:52   2051s] [NR-eGR] Layer7 has single uniform track structure
[12/10 13:11:52   2051s] [NR-eGR] Layer8 has single uniform track structure
[12/10 13:11:52   2051s] [NR-eGR] Layer9 has single uniform track structure
[12/10 13:11:52   2051s] [NR-eGR] Layer10 has single uniform track structure
[12/10 13:11:52   2051s] (I)       build grid graph end
[12/10 13:11:52   2051s] (I)       numViaLayers=9
[12/10 13:11:52   2051s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:11:52   2051s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:11:52   2051s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:11:52   2051s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:11:52   2051s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:11:52   2051s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:11:52   2051s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:11:52   2051s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:11:52   2051s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:11:52   2051s] (I)       end build via table
[12/10 13:11:52   2051s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=574404 numBumpBlks=0 numBoundaryFakeBlks=0
[12/10 13:11:52   2051s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/10 13:11:52   2051s] (I)       readDataFromPlaceDB
[12/10 13:11:52   2051s] (I)       Read net information..
[12/10 13:11:52   2052s] [NR-eGR] Read numTotalNets=173331  numIgnoredNets=0
[12/10 13:11:52   2052s] (I)       Read testcase time = 0.023 seconds
[12/10 13:11:52   2052s] 
[12/10 13:11:52   2052s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:11:52   2052s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:11:52   2052s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:11:52   2052s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:11:52   2052s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:11:52   2052s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:11:52   2052s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:11:52   2052s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:11:52   2052s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:11:52   2052s] (I)       build grid graph start
[12/10 13:11:52   2052s] (I)       build grid graph end
[12/10 13:11:52   2052s] (I)       Model blockage into capacity
[12/10 13:11:52   2052s] (I)       Read numBlocks=574404  numPreroutedWires=0  numCapScreens=0
[12/10 13:11:52   2052s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/10 13:11:52   2052s] (I)       blocked area on Layer2 : 354674794400  (11.02%)
[12/10 13:11:52   2052s] (I)       blocked area on Layer3 : 438318249600  (13.62%)
[12/10 13:11:52   2052s] (I)       blocked area on Layer4 : 2452849344800  (76.22%)
[12/10 13:11:52   2052s] (I)       blocked area on Layer5 : 27193974400  (0.85%)
[12/10 13:11:52   2052s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/10 13:11:52   2052s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/10 13:11:52   2052s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/10 13:11:52   2052s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/10 13:11:52   2052s] (I)       blocked area on Layer10 : 0  (0.00%)
[12/10 13:11:52   2052s] (I)       Modeling time = 0.091 seconds
[12/10 13:11:52   2052s] 
[12/10 13:11:52   2052s] (I)       Number of ignored nets = 0
[12/10 13:11:52   2052s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/10 13:11:52   2052s] (I)       Number of clock nets = 1.  Ignored: No
[12/10 13:11:52   2052s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/10 13:11:52   2052s] (I)       Number of special nets = 0.  Ignored: Yes
[12/10 13:11:52   2052s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/10 13:11:52   2052s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/10 13:11:52   2052s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/10 13:11:52   2052s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/10 13:11:52   2052s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 13:11:52   2052s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/10 13:11:52   2052s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3414.6 MB
[12/10 13:11:52   2052s] (I)       Ndr track 0 does not exist
[12/10 13:11:52   2052s] (I)       Layer1  viaCost=200.00
[12/10 13:11:52   2052s] (I)       Layer2  viaCost=200.00
[12/10 13:11:52   2052s] (I)       Layer3  viaCost=100.00
[12/10 13:11:52   2052s] (I)       Layer4  viaCost=100.00
[12/10 13:11:52   2052s] (I)       Layer5  viaCost=100.00
[12/10 13:11:52   2052s] (I)       Layer6  viaCost=100.00
[12/10 13:11:52   2052s] (I)       Layer7  viaCost=100.00
[12/10 13:11:52   2052s] (I)       Layer8  viaCost=100.00
[12/10 13:11:52   2052s] (I)       Layer9  viaCost=100.00
[12/10 13:11:52   2052s] (I)       ---------------------Grid Graph Info--------------------
[12/10 13:11:52   2052s] (I)       routing area        :  (0, 0) - (1795880, 1792000)
[12/10 13:11:52   2052s] (I)       core area           :  (4180, 4200) - (1791700, 1787800)
[12/10 13:11:52   2052s] (I)       Site Width          :   380  (dbu)
[12/10 13:11:52   2052s] (I)       Row Height          :  2800  (dbu)
[12/10 13:11:52   2052s] (I)       GCell Width         :  2800  (dbu)
[12/10 13:11:52   2052s] (I)       GCell Height        :  2800  (dbu)
[12/10 13:11:52   2052s] (I)       grid                :   641   640    10
[12/10 13:11:52   2052s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[12/10 13:11:52   2052s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[12/10 13:11:52   2052s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[12/10 13:11:52   2052s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[12/10 13:11:52   2052s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[12/10 13:11:52   2052s] (I)       First Track Coord   :     0   190   140   450   420   450   980  1010  4340  4370
[12/10 13:11:52   2052s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[12/10 13:11:52   2052s] (I)       Total num of tracks :     0  4726  6400  3206  3200  3206  1066  1069   559   533
[12/10 13:11:52   2052s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/10 13:11:52   2052s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/10 13:11:52   2052s] (I)       --------------------------------------------------------
[12/10 13:11:52   2052s] 
[12/10 13:11:52   2052s] [NR-eGR] ============ Routing rule table ============
[12/10 13:11:52   2052s] [NR-eGR] Rule id 0. Nets 173331 
[12/10 13:11:52   2052s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/10 13:11:52   2052s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[12/10 13:11:52   2052s] [NR-eGR] ========================================
[12/10 13:11:52   2052s] [NR-eGR] 
[12/10 13:11:52   2052s] (I)       After initializing earlyGlobalRoute syMemory usage = 3414.6 MB
[12/10 13:11:52   2052s] (I)       Loading and dumping file time : 0.81 seconds
[12/10 13:11:52   2052s] (I)       ============= Initialization =============
[12/10 13:11:52   2052s] (I)       totalPins=697077  totalGlobalPin=692230 (99.30%)
[12/10 13:11:52   2052s] (I)       total 2D Cap : 6833656 = (3078741 H, 3754915 V)
[12/10 13:11:52   2052s] [NR-eGR] Layer group 1: route 938 net(s) in layer range [4, 10]
[12/10 13:11:52   2052s] (I)       ============  Phase 1a Route ============
[12/10 13:11:52   2052s] (I)       Phase 1a runs 0.02 seconds
[12/10 13:11:52   2052s] (I)       Usage: 111482 = (62853 H, 48629 V) = (2.04% H, 1.30% V) = (8.799e+04um H, 6.808e+04um V)
[12/10 13:11:52   2052s] (I)       
[12/10 13:11:52   2052s] (I)       ============  Phase 1b Route ============
[12/10 13:11:52   2052s] (I)       Usage: 111482 = (62853 H, 48629 V) = (2.04% H, 1.30% V) = (8.799e+04um H, 6.808e+04um V)
[12/10 13:11:52   2052s] (I)       
[12/10 13:11:52   2052s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.560748e+05um
[12/10 13:11:52   2052s] (I)       ============  Phase 1c Route ============
[12/10 13:11:52   2052s] (I)       Usage: 111482 = (62853 H, 48629 V) = (2.04% H, 1.30% V) = (8.799e+04um H, 6.808e+04um V)
[12/10 13:11:52   2052s] (I)       
[12/10 13:11:52   2052s] (I)       ============  Phase 1d Route ============
[12/10 13:11:52   2052s] (I)       Usage: 111482 = (62853 H, 48629 V) = (2.04% H, 1.30% V) = (8.799e+04um H, 6.808e+04um V)
[12/10 13:11:52   2052s] (I)       
[12/10 13:11:52   2052s] (I)       ============  Phase 1e Route ============
[12/10 13:11:52   2052s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:11:52   2052s] (I)       Usage: 111482 = (62853 H, 48629 V) = (2.04% H, 1.30% V) = (8.799e+04um H, 6.808e+04um V)
[12/10 13:11:52   2052s] (I)       
[12/10 13:11:52   2052s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.560748e+05um
[12/10 13:11:52   2052s] [NR-eGR] 
[12/10 13:11:52   2052s] (I)       Phase 1l runs 0.03 seconds
[12/10 13:11:52   2052s] (I)       total 2D Cap : 12970604 = (6805286 H, 6165318 V)
[12/10 13:11:52   2052s] [NR-eGR] Layer group 2: route 172393 net(s) in layer range [2, 10]
[12/10 13:11:52   2052s] (I)       ============  Phase 1a Route ============
[12/10 13:11:53   2052s] (I)       Phase 1a runs 0.41 seconds
[12/10 13:11:53   2052s] (I)       blkAvoiding Routing :  time=0.09  numBlkSegs=0
[12/10 13:11:53   2052s] (I)       Usage: 2139732 = (1083268 H, 1056464 V) = (15.92% H, 17.14% V) = (1.517e+06um H, 1.479e+06um V)
[12/10 13:11:53   2052s] (I)       
[12/10 13:11:53   2053s] (I)       ============  Phase 1b Route ============
[12/10 13:11:53   2053s] (I)       Phase 1b runs 0.11 seconds
[12/10 13:11:53   2053s] (I)       Usage: 2139894 = (1083367 H, 1056527 V) = (15.92% H, 17.14% V) = (1.517e+06um H, 1.479e+06um V)
[12/10 13:11:53   2053s] (I)       
[12/10 13:11:53   2053s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 2.839777e+06um
[12/10 13:11:53   2053s] (I)       ============  Phase 1c Route ============
[12/10 13:11:53   2053s] (I)       Level2 Grid: 129 x 128
[12/10 13:11:53   2053s] (I)       Phase 1c runs 0.05 seconds
[12/10 13:11:53   2053s] (I)       Usage: 2139894 = (1083367 H, 1056527 V) = (15.92% H, 17.14% V) = (1.517e+06um H, 1.479e+06um V)
[12/10 13:11:53   2053s] (I)       
[12/10 13:11:53   2053s] (I)       ============  Phase 1d Route ============
[12/10 13:11:54   2053s] (I)       Phase 1d runs 0.53 seconds
[12/10 13:11:54   2053s] (I)       Usage: 2140060 = (1083490 H, 1056570 V) = (15.92% H, 17.14% V) = (1.517e+06um H, 1.479e+06um V)
[12/10 13:11:54   2053s] (I)       
[12/10 13:11:54   2053s] (I)       ============  Phase 1e Route ============
[12/10 13:11:54   2053s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:11:54   2053s] (I)       Usage: 2140060 = (1083490 H, 1056570 V) = (15.92% H, 17.14% V) = (1.517e+06um H, 1.479e+06um V)
[12/10 13:11:54   2053s] (I)       
[12/10 13:11:54   2053s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.840009e+06um
[12/10 13:11:54   2053s] [NR-eGR] 
[12/10 13:11:55   2054s] (I)       Phase 1l runs 0.69 seconds
[12/10 13:11:55   2054s] (I)       ============  Phase 1l Route ============
[12/10 13:11:55   2054s] (I)       
[12/10 13:11:55   2054s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/10 13:11:55   2054s] (I)                      OverCon         OverCon         OverCon            
[12/10 13:11:55   2054s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[12/10 13:11:55   2054s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[12/10 13:11:55   2054s] (I)       ------------------------------------------------------------------
[12/10 13:11:55   2054s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:11:55   2054s] (I)       Layer2    4135( 1.01%)     305( 0.07%)      11( 0.00%)   ( 1.09%) 
[12/10 13:11:55   2054s] (I)       Layer3      16( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:11:55   2054s] (I)       Layer4    9257( 2.98%)      72( 0.02%)       0( 0.00%)   ( 3.00%) 
[12/10 13:11:55   2054s] (I)       Layer5       8( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:11:55   2054s] (I)       Layer6       6( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:11:55   2054s] (I)       Layer7      16( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:11:55   2054s] (I)       Layer8       6( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:11:55   2054s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:11:55   2054s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:11:55   2054s] (I)       ------------------------------------------------------------------
[12/10 13:11:55   2054s] (I)       Total    13444( 0.39%)     377( 0.01%)      11( 0.00%)   ( 0.40%) 
[12/10 13:11:55   2054s] (I)       
[12/10 13:11:55   2054s] (I)       Total Global Routing Runtime: 2.77 seconds
[12/10 13:11:55   2054s] (I)       total 2D Cap : 13226782 = (6871098 H, 6355684 V)
[12/10 13:11:55   2054s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/10 13:11:55   2054s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/10 13:11:55   2054s] Early Global Route congestion estimation runtime: 3.65 seconds, mem = 3414.6M
[12/10 13:11:55   2054s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/10 13:11:55   2054s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[12/10 13:11:55   2054s] 
[12/10 13:11:55   2054s] ** np local hotspot detection info verbose **
[12/10 13:11:55   2054s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/10 13:11:55   2054s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/10 13:11:55   2054s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[12/10 13:11:55   2054s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[12/10 13:11:55   2054s] 
[12/10 13:11:55   2054s] Skipped repairing congestion.
[12/10 13:11:55   2054s] Starting Early Global Route wiring: mem = 3414.6M
[12/10 13:11:55   2055s] (I)       ============= track Assignment ============
[12/10 13:11:55   2055s] (I)       extract Global 3D Wires
[12/10 13:11:55   2055s] (I)       Extract Global WL : time=0.04
[12/10 13:11:55   2055s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[12/10 13:11:55   2055s] (I)       Initialization real time=0.00 seconds
[12/10 13:11:57   2056s] (I)       Kernel real time=1.80 seconds
[12/10 13:11:57   2056s] (I)       End Greedy Track Assignment
[12/10 13:11:58   2057s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 697019
[12/10 13:11:58   2057s] [NR-eGR] Layer2(metal2)(V) length: 9.970805e+05um, number of vias: 1083852
[12/10 13:11:58   2057s] [NR-eGR] Layer3(metal3)(H) length: 1.286000e+06um, number of vias: 211188
[12/10 13:11:58   2057s] [NR-eGR] Layer4(metal4)(V) length: 1.954356e+05um, number of vias: 98050
[12/10 13:11:58   2057s] [NR-eGR] Layer5(metal5)(H) length: 2.891047e+05um, number of vias: 91816
[12/10 13:11:58   2057s] [NR-eGR] Layer6(metal6)(V) length: 3.812278e+05um, number of vias: 4242
[12/10 13:11:58   2057s] [NR-eGR] Layer7(metal7)(H) length: 3.355509e+04um, number of vias: 2102
[12/10 13:11:58   2057s] [NR-eGR] Layer8(metal8)(V) length: 3.185372e+04um, number of vias: 16
[12/10 13:11:58   2057s] [NR-eGR] Layer9(metal9)(H) length: 8.122800e+02um, number of vias: 2
[12/10 13:11:58   2057s] [NR-eGR] Layer10(metal10)(V) length: 7.047000e+01um, number of vias: 0
[12/10 13:11:58   2057s] [NR-eGR] Total length: 3.215140e+06um, number of vias: 2188287
[12/10 13:11:58   2058s] Early Global Route wiring runtime: 3.46 seconds, mem = 3397.3M
[12/10 13:11:58   2058s] End of congRepair (cpu=0:00:07.2, real=0:00:07.0)
[12/10 13:11:58   2058s] Start to check current routing status for nets...
[12/10 13:11:58   2058s] Using hname+ instead name for net compare
[12/10 13:11:59   2058s] All nets are already routed correctly.
[12/10 13:11:59   2058s] End to check current routing status for nets (mem=3397.3M)
[12/10 13:11:59   2058s] Extraction called for design 'eyeriss_top' of instances=171076 and nets=234897 using extraction engine 'preRoute' .
[12/10 13:11:59   2058s] PreRoute RC Extraction called for design eyeriss_top.
[12/10 13:11:59   2058s] RC Extraction called in multi-corner(1) mode.
[12/10 13:11:59   2058s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 13:11:59   2058s] Type 'man IMPEXT-6197' for more detail.
[12/10 13:11:59   2058s] RCMode: PreRoute
[12/10 13:11:59   2058s]       RC Corner Indexes            0   
[12/10 13:11:59   2058s] Capacitance Scaling Factor   : 1.00000 
[12/10 13:11:59   2058s] Resistance Scaling Factor    : 1.00000 
[12/10 13:11:59   2058s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 13:11:59   2058s] Clock Res. Scaling Factor    : 1.00000 
[12/10 13:11:59   2058s] Shrink Factor                : 1.00000
[12/10 13:11:59   2058s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 13:11:59   2059s] Updating RC grid for preRoute extraction ...
[12/10 13:11:59   2059s] Initializing multi-corner resistance tables ...
[12/10 13:12:00   2059s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 3397.309M)
[12/10 13:12:04   2063s] Compute RC Scale Done ...
[12/10 13:12:04   2063s] **optDesign ... cpu = 0:05:09, real = 0:05:11, mem = 2572.5M, totSessionCpu=0:34:24 **
[12/10 13:12:04   2064s] #################################################################################
[12/10 13:12:04   2064s] # Design Stage: PreRoute
[12/10 13:12:04   2064s] # Design Name: eyeriss_top
[12/10 13:12:04   2064s] # Design Mode: 45nm
[12/10 13:12:04   2064s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:12:04   2064s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:12:04   2064s] # Signoff Settings: SI Off 
[12/10 13:12:04   2064s] #################################################################################
[12/10 13:12:07   2067s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:12:07   2067s] Calculate delays in Single mode...
[12/10 13:12:07   2067s] Topological Sorting (REAL = 0:00:00.0, MEM = 2593.4M, InitMEM = 2578.6M)
[12/10 13:12:07   2067s] End AAE Lib Interpolated Model. (MEM=2612.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:12:25   2085s] Total number of fetched objects 233431
[12/10 13:12:26   2086s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:01.0)
[12/10 13:12:26   2086s] End delay calculation. (MEM=2822.5 CPU=0:00:18.6 REAL=0:00:18.0)
[12/10 13:12:26   2086s] *** CDM Built up (cpu=0:00:22.5  real=0:00:22.0  mem= 2822.5M) ***
[12/10 13:12:33   2093s] Begin: GigaOpt DRV Optimization
[12/10 13:12:34   2093s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:12:34   2093s] PhyDesignGrid: maxLocalDensity 3.00
[12/10 13:12:34   2093s] ### Creating PhyDesignMc. totSessionCpu=0:34:54 mem=2822.5M
[12/10 13:12:34   2093s] #spOpts: N=45 
[12/10 13:12:34   2094s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 13:12:34   2094s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 13:12:34   2094s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:55 mem=2822.5M
[12/10 13:12:35   2095s] ### Creating LA Mngr. totSessionCpu=0:34:55 mem=2822.5M
[12/10 13:12:35   2095s] ### Creating LA Mngr, finished. totSessionCpu=0:34:55 mem=2822.5M
[12/10 13:12:36   2096s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:12:36   2096s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[12/10 13:12:36   2096s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:12:36   2096s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[12/10 13:12:36   2096s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:12:38   2097s] Info: violation cost 28475.931641 (cap = 28182.214844, tran = 293.713867, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:12:38   2098s] |   459   |  3928   |    -0.05   |    57   |     57  |    -0.02   |     0   |     0   |     0   |     0   | -0.09 |          0|          0|          0|  64.52  |            |           |
[12/10 13:12:44   2103s] Info: violation cost 9966.499023 (cap = 9787.148438, tran = 179.351761, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:12:44   2103s] |    58   |   117   |    -0.04   |    57   |     57  |    -0.00   |     0   |     0   |     0   |     0   | -0.09 |        277|          7|        355|  64.61  |   0:00:06.0|    2841.6M|
[12/10 13:12:44   2104s] Info: violation cost 9293.686523 (cap = 9114.545898, tran = 179.142838, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:12:44   2104s] |    57   |   114   |    -0.04   |    57   |     57  |    -0.00   |     0   |     0   |     0   |     0   | -0.09 |          6|          0|          1|  64.61  |   0:00:00.0|    2841.6M|
[12/10 13:12:44   2104s] Info: violation cost 9293.686523 (cap = 9114.545898, tran = 179.142838, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:12:44   2104s] |    57   |   114   |    -0.04   |    57   |     57  |    -0.00   |     0   |     0   |     0   |     0   | -0.09 |          0|          0|          0|  64.61  |   0:00:00.0|    2841.6M|
[12/10 13:12:44   2104s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:12:44   2104s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:12:44   2104s] Layer 4 has 953 constrained nets 
[12/10 13:12:44   2104s] Layer 7 has 53 constrained nets 
[12/10 13:12:44   2104s] **** End NDR-Layer Usage Statistics ****
[12/10 13:12:44   2104s] 
[12/10 13:12:44   2104s] 
[12/10 13:12:44   2104s] =======================================================================
[12/10 13:12:44   2104s]                 Reasons for remaining drv violations
[12/10 13:12:44   2104s] =======================================================================
[12/10 13:12:44   2104s] *info: Total 57 net(s) still have violations after Drv fixing.
[12/10 13:12:44   2104s] 
[12/10 13:12:44   2104s] MultiBuffering failure reasons
[12/10 13:12:44   2104s] ------------------------------------------------
[12/10 13:12:44   2104s] *info:    57 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
[12/10 13:12:44   2104s] 
[12/10 13:12:44   2104s] SingleBuffering failure reasons
[12/10 13:12:44   2104s] ------------------------------------------------
[12/10 13:12:44   2104s] *info:    57 net(s): Could not be fixed because buffering engine can't find a solution.
[12/10 13:12:44   2104s] 
[12/10 13:12:44   2104s] Resizing failure reasons
[12/10 13:12:44   2104s] ------------------------------------------------
[12/10 13:12:44   2104s] *info:    57 net(s): Could not be fixed because of internal reason: FTermNode.
[12/10 13:12:44   2104s] 
[12/10 13:12:44   2104s] 
[12/10 13:12:44   2104s] *** Finish DRV Fixing (cpu=0:00:09.2 real=0:00:09.0 mem=2841.6M) ***
[12/10 13:12:44   2104s] 
[12/10 13:12:45   2105s] *** Starting refinePlace (0:35:06 mem=2873.6M) ***
[12/10 13:12:45   2105s] Total net bbox length = 2.392e+06 (1.222e+06 1.170e+06) (ext = 3.737e+03)
[12/10 13:12:46   2105s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:12:46   2105s] default core: bins with density >  0.75 = 20.6 % ( 843 / 4096 )
[12/10 13:12:46   2105s] Density distribution unevenness ratio = 7.887%
[12/10 13:12:46   2105s] RPlace IncrNP Skipped
[12/10 13:12:46   2105s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2873.6MB) @(0:35:06 - 0:35:06).
[12/10 13:12:46   2105s] Starting refinePlace ...
[12/10 13:12:46   2106s] default core: bins with density >  0.75 = 20.6 % ( 843 / 4096 )
[12/10 13:12:46   2106s] Density distribution unevenness ratio = 7.887%
[12/10 13:12:48   2108s]   Spread Effort: high, pre-route mode, useDDP on.
[12/10 13:12:48   2108s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:02.0, mem=2873.6MB) @(0:35:06 - 0:35:08).
[12/10 13:12:48   2108s] Move report: preRPlace moves 880 insts, mean move: 0.50 um, max move: 2.54 um
[12/10 13:12:48   2108s] 	Max move on inst (noc_inst/genblk1[4].psum_fifo_inst_g48306): (776.15, 675.50) --> (775.01, 674.10)
[12/10 13:12:48   2108s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND4_X1
[12/10 13:12:48   2108s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 13:12:50   2110s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:12:50   2110s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:02.0, mem=2873.6MB) @(0:35:08 - 0:35:10).
[12/10 13:12:50   2110s] Move report: Detail placement moves 880 insts, mean move: 0.50 um, max move: 2.54 um
[12/10 13:12:50   2110s] 	Max move on inst (noc_inst/genblk1[4].psum_fifo_inst_g48306): (776.15, 675.50) --> (775.01, 674.10)
[12/10 13:12:50   2110s] 	Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 2873.6MB
[12/10 13:12:50   2110s] Statistics of distance of Instance movement in refine placement:
[12/10 13:12:50   2110s]   maximum (X+Y) =         2.54 um
[12/10 13:12:50   2110s]   inst (noc_inst/genblk1[4].psum_fifo_inst_g48306) with max move: (776.15, 675.5) -> (775.01, 674.1)
[12/10 13:12:50   2110s]   mean    (X+Y) =         0.50 um
[12/10 13:12:50   2110s] Summary Report:
[12/10 13:12:50   2110s] Instances move: 880 (out of 171366 movable)
[12/10 13:12:50   2110s] Instances flipped: 0
[12/10 13:12:50   2110s] Mean displacement: 0.50 um
[12/10 13:12:50   2110s] Max displacement: 2.54 um (Instance: noc_inst/genblk1[4].psum_fifo_inst_g48306) (776.15, 675.5) -> (775.01, 674.1)
[12/10 13:12:50   2110s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND4_X1
[12/10 13:12:50   2110s] Total instances moved : 880
[12/10 13:12:50   2110s] Total net bbox length = 2.392e+06 (1.222e+06 1.171e+06) (ext = 3.737e+03)
[12/10 13:12:50   2110s] Runtime: CPU: 0:00:04.4 REAL: 0:00:05.0 MEM: 2873.6MB
[12/10 13:12:50   2110s] [CPU] RefinePlace/total (cpu=0:00:04.4, real=0:00:05.0, mem=2873.6MB) @(0:35:06 - 0:35:10).
[12/10 13:12:50   2110s] *** Finished refinePlace (0:35:10 mem=2873.6M) ***
[12/10 13:12:50   2110s] *** maximum move = 2.54 um ***
[12/10 13:12:50   2110s] *** Finished re-routing un-routed nets (2873.6M) ***
[12/10 13:12:51   2111s] 
[12/10 13:12:51   2111s] *** Finish Physical Update (cpu=0:00:07.1 real=0:00:07.0 mem=2873.6M) ***
[12/10 13:12:51   2111s] End: GigaOpt DRV Optimization
[12/10 13:12:51   2111s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/10 13:12:55   2115s] 
------------------------------------------------------------
     Summary (cpu=0.31min real=0.30min mem=2601.5M)                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.091  |
|           TNS (ns):| -7.438  |
|    Violating Paths:|   463   |
|          All Paths:|1.71e+05 |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.004   |     58 (58)      |
|   max_tran     |     57 (65)      |   -0.030   |     57 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.610%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:01, real = 0:06:02, mem = 2601.5M, totSessionCpu=0:35:15 **
[12/10 13:12:55   2115s] *** Timing NOT met, worst failing slack is -0.091
[12/10 13:12:55   2115s] *** Check timing (0:00:00.0)
[12/10 13:12:55   2115s] Begin: GigaOpt Optimization in WNS mode
[12/10 13:12:55   2115s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:12:55   2115s] PhyDesignGrid: maxLocalDensity 1.00
[12/10 13:12:55   2115s] ### Creating PhyDesignMc. totSessionCpu=0:35:16 mem=2601.5M
[12/10 13:12:55   2115s] #spOpts: N=45 
[12/10 13:12:55   2116s] ### Creating PhyDesignMc, finished. totSessionCpu=0:35:16 mem=2601.5M
[12/10 13:12:56   2116s] ### Creating LA Mngr. totSessionCpu=0:35:17 mem=2601.5M
[12/10 13:12:56   2116s] ### Creating LA Mngr, finished. totSessionCpu=0:35:17 mem=2601.5M
[12/10 13:12:57   2117s] *info: 1 clock net excluded
[12/10 13:12:57   2117s] *info: 2 special nets excluded.
[12/10 13:12:57   2118s] *info: 1464 no-driver nets excluded.
[12/10 13:12:59   2119s] Effort level <high> specified for reg2reg path_group
[12/10 13:13:07   2127s] ** GigaOpt Optimizer WNS Slack -0.091 TNS Slack -7.438 Density 64.61
[12/10 13:13:07   2127s] Optimizer WNS Pass 0
[12/10 13:13:07   2127s] Active Path Group: reg2reg  
[12/10 13:13:07   2128s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:13:07   2128s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 13:13:07   2128s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:13:07   2128s] |  -0.091|   -0.091|  -2.050|   -7.438|    64.61%|   0:00:00.0| 2774.6M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[1]/D   |
[12/10 13:13:08   2128s] |  -0.078|   -0.082|  -1.834|   -7.222|    64.61%|   0:00:01.0| 2776.4M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[1]/D   |
[12/10 13:13:08   2128s] |  -0.070|   -0.082|  -1.802|   -7.190|    64.61%|   0:00:00.0| 2776.4M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[1]/D   |
[12/10 13:13:09   2129s] |  -0.064|   -0.082|  -1.747|   -7.135|    64.61%|   0:00:01.0| 2967.1M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[1]/D   |
[12/10 13:13:09   2129s] |  -0.059|   -0.082|  -1.757|   -7.144|    64.61%|   0:00:00.0| 2967.1M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[1]/D   |
[12/10 13:13:09   2129s] |  -0.053|   -0.082|  -1.742|   -7.129|    64.61%|   0:00:00.0| 2967.1M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[1]/D   |
[12/10 13:13:09   2130s] |  -0.048|   -0.082|  -1.709|   -7.096|    64.61%|   0:00:00.0| 2967.1M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[1]/D   |
[12/10 13:13:10   2130s] |  -0.045|   -0.082|  -1.458|   -6.846|    64.62%|   0:00:01.0| 2949.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[2]/D   |
[12/10 13:13:10   2130s] |  -0.043|   -0.082|  -1.426|   -6.814|    64.62%|   0:00:00.0| 2949.9M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[1]/D   |
[12/10 13:13:11   2131s] |  -0.038|   -0.082|  -1.351|   -6.739|    64.62%|   0:00:01.0| 2988.0M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[7]/D   |
[12/10 13:13:11   2131s] |  -0.033|   -0.082|  -1.306|   -6.694|    64.62%|   0:00:00.0| 3045.2M|        an|  reg2reg| buf_array_inst_genblk1[4].ifmap_fifo_inst/dout_reg |
[12/10 13:13:11   2131s] |        |         |        |         |          |            |        |          |         | [12]/D                                             |
[12/10 13:13:12   2132s] |  -0.029|   -0.082|  -1.121|   -6.508|    64.62%|   0:00:01.0| 3045.2M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[1]/D   |
[12/10 13:13:12   2132s] |  -0.025|   -0.082|  -1.064|   -6.452|    64.62%|   0:00:00.0| 3045.2M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[10]/D  |
[12/10 13:13:13   2133s] |  -0.021|   -0.082|  -0.932|   -6.320|    64.62%|   0:00:01.0| 3045.2M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[10]/D  |
[12/10 13:13:13   2134s] |  -0.022|   -0.082|  -0.877|   -6.264|    64.63%|   0:00:00.0| 3045.2M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[9]/D   |
[12/10 13:13:14   2134s] |  -0.020|   -0.082|  -0.860|   -6.248|    64.63%|   0:00:01.0| 3045.2M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[2]/D   |
[12/10 13:13:14   2134s] |  -0.016|   -0.082|  -0.807|   -6.194|    64.63%|   0:00:00.0| 3045.2M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[15]/D  |
[12/10 13:13:15   2135s] |  -0.012|   -0.082|  -0.581|   -5.969|    64.64%|   0:00:01.0| 3045.2M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[5].internal_ro |
[12/10 13:13:15   2135s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:13:16   2136s] |  -0.010|   -0.082|  -0.384|   -5.772|    64.65%|   0:00:01.0| 3045.2M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[0]/D   |
[12/10 13:13:17   2137s] |  -0.008|   -0.082|  -0.274|   -5.662|    64.65%|   0:00:01.0| 3045.2M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[2]/D   |
[12/10 13:13:19   2139s] |  -0.008|   -0.082|  -0.128|   -5.515|    64.66%|   0:00:02.0| 3045.2M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[0].internal_ro |
[12/10 13:13:19   2139s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:13:19   2139s] |  -0.007|   -0.082|  -0.122|   -5.510|    64.66%|   0:00:00.0| 3045.2M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[1]/D   |
[12/10 13:13:19   2139s] |  -0.004|   -0.082|  -0.115|   -5.503|    64.66%|   0:00:00.0| 3045.2M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[3].internal_ro |
[12/10 13:13:19   2139s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:13:22   2142s] |  -0.005|   -0.082|  -0.020|   -5.408|    64.69%|   0:00:03.0| 2892.6M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[3].internal_ro |
[12/10 13:13:22   2142s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:13:22   2143s] |  -0.002|   -0.082|  -0.004|   -5.392|    64.69%|   0:00:00.0| 2892.6M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[5].internal_ro |
[12/10 13:13:22   2143s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:13:25   2145s] |  -0.002|   -0.082|  -0.002|   -5.390|    64.71%|   0:00:03.0| 2892.6M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[1].internal_ro |
[12/10 13:13:25   2145s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:13:26   2146s] |  -0.000|   -0.082|  -0.000|   -5.388|    64.71%|   0:00:01.0| 2892.6M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[1].internal_ro |
[12/10 13:13:26   2146s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:13:29   2149s] |   0.003|   -0.082|   0.000|   -5.388|    64.73%|   0:00:03.0| 2892.6M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[2].internal_ro |
[12/10 13:13:29   2149s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:13:34   2155s] |   0.004|   -0.082|   0.000|   -5.388|    64.77%|   0:00:05.0| 2797.2M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[4]/D   |
[12/10 13:13:38   2158s] |   0.004|   -0.082|   0.000|   -5.388|    64.78%|   0:00:04.0| 2854.5M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[10]/D  |
[12/10 13:13:42   2162s] |   0.005|   -0.082|   0.000|   -5.388|    64.79%|   0:00:04.0| 3197.9M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[2].internal_ro |
[12/10 13:13:42   2162s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[14]/D                        |
[12/10 13:13:46   2166s] |   0.008|   -0.082|   0.000|   -5.388|    64.81%|   0:00:04.0| 3197.9M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[2].internal_ro |
[12/10 13:13:46   2166s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[13]/D                        |
[12/10 13:13:46   2166s] |   0.008|   -0.082|   0.000|   -5.388|    64.81%|   0:00:00.0| 3197.9M|        an|  reg2reg| noc_inst/pe_array_inst_rows[2].cols[2].internal_ro |
[12/10 13:13:46   2166s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[13]/D                        |
[12/10 13:13:46   2166s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:13:46   2166s] 
[12/10 13:13:46   2166s] *** Finish Core Optimize Step (cpu=0:00:38.8 real=0:00:39.0 mem=3197.9M) ***
[12/10 13:13:46   2166s] Active Path Group: default 
[12/10 13:13:46   2166s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:13:46   2166s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 13:13:46   2166s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:13:46   2166s] |  -0.082|   -0.082|  -5.388|   -5.388|    64.81%|   0:00:00.0| 3197.9M|        an|  default| noc_inst/genblk1[2].psum_fifo_inst/dout_reg[14]/D  |
[12/10 13:13:47   2167s] |  -0.069|   -0.069|  -4.929|   -4.929|    64.81%|   0:00:01.0| 3197.9M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[1]/D   |
[12/10 13:13:47   2167s] |  -0.065|   -0.065|  -4.050|   -4.050|    64.81%|   0:00:00.0| 3197.9M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[1]/D   |
[12/10 13:13:47   2167s] |  -0.047|   -0.047|  -3.315|   -3.315|    64.81%|   0:00:00.0| 3197.9M|        an|  default| noc_inst/genblk1[5].psum_fifo_inst_dout_reg[1]/D   |
[12/10 13:13:47   2167s] |  -0.038|   -0.038|  -2.853|   -2.853|    64.81%|   0:00:00.0| 3197.9M|        an|  default| noc_inst/genblk1[5].psum_fifo_inst_dout_reg[1]/D   |
[12/10 13:13:47   2167s] |  -0.026|   -0.026|  -2.169|   -2.169|    64.81%|   0:00:00.0| 3197.9M|        an|  default| noc_inst/genblk1[1].psum_fifo_inst/dout_reg[2]/D   |
[12/10 13:13:47   2167s] |  -0.022|   -0.022|  -0.983|   -0.983|    64.81%|   0:00:00.0| 3197.9M|        an|  default| buf_array_inst_ifmap_buffer_inst/mem_reg[33][2]/SE |
[12/10 13:13:47   2167s] |  -0.017|   -0.017|  -0.371|   -0.371|    64.81%|   0:00:00.0| 3197.9M|        an|  default| noc_inst/genblk1[3].psum_fifo_inst_dout_reg[3]/D   |
[12/10 13:13:47   2167s] |  -0.011|   -0.011|  -0.239|   -0.239|    64.81%|   0:00:00.0| 3197.9M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[1]/D   |
[12/10 13:13:48   2168s] |  -0.006|   -0.006|  -0.109|   -0.109|    64.81%|   0:00:01.0| 3197.9M|        an|  default| buf_array_inst_ifmap_buffer_inst/mem_reg[207][0]/S |
[12/10 13:13:48   2168s] |        |         |        |         |          |            |        |          |         | E                                                  |
[12/10 13:13:48   2168s] |   0.001|    0.001|   0.000|    0.000|    64.82%|   0:00:00.0| 3197.9M|        an|  default| buf_array_inst_ifmap_buffer_inst/mem_reg[282][1]/S |
[12/10 13:13:48   2168s] |        |         |        |         |          |            |        |          |         | E                                                  |
[12/10 13:13:48   2168s] |   0.005|    0.005|   0.000|    0.000|    64.82%|   0:00:00.0| 3197.9M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[1]/D   |
[12/10 13:13:48   2168s] |   0.010|    0.008|   0.000|    0.000|    64.82%|   0:00:00.0| 3197.9M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[5]/D   |
[12/10 13:13:48   2168s] |   0.010|    0.008|   0.000|    0.000|    64.82%|   0:00:00.0| 3197.9M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[5]/D   |
[12/10 13:13:48   2168s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:13:48   2168s] 
[12/10 13:13:48   2168s] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=3197.9M) ***
[12/10 13:13:48   2168s] 
[12/10 13:13:48   2168s] *** Finished Optimize Step Cumulative (cpu=0:00:40.9 real=0:00:41.0 mem=3197.9M) ***
[12/10 13:13:48   2168s] ** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 64.82
[12/10 13:13:49   2169s] *** Starting refinePlace (0:36:10 mem=3197.9M) ***
[12/10 13:13:49   2169s] Total net bbox length = 2.395e+06 (1.223e+06 1.172e+06) (ext = 3.782e+03)
[12/10 13:13:49   2169s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:13:49   2169s] default core: bins with density >  0.75 = 21.1 % ( 865 / 4096 )
[12/10 13:13:49   2169s] Density distribution unevenness ratio = 7.792%
[12/10 13:13:49   2169s] RPlace IncrNP Skipped
[12/10 13:13:49   2169s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3197.9MB) @(0:36:10 - 0:36:10).
[12/10 13:13:49   2169s] Starting refinePlace ...
[12/10 13:13:49   2170s] default core: bins with density >  0.75 = 21.1 % ( 865 / 4096 )
[12/10 13:13:49   2170s] Density distribution unevenness ratio = 7.792%
[12/10 13:13:51   2172s]   Spread Effort: high, pre-route mode, useDDP on.
[12/10 13:13:51   2172s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.2, real=0:00:02.0, mem=3197.9MB) @(0:36:10 - 0:36:12).
[12/10 13:13:51   2172s] Move report: preRPlace moves 1817 insts, mean move: 0.38 um, max move: 2.73 um
[12/10 13:13:51   2172s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/g1367159): (366.89, 842.10) --> (368.22, 843.50)
[12/10 13:13:51   2172s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[12/10 13:13:52   2172s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 13:13:53   2174s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:13:53   2174s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:01.0, mem=3197.9MB) @(0:36:12 - 0:36:14).
[12/10 13:13:53   2174s] Move report: Detail placement moves 1817 insts, mean move: 0.38 um, max move: 2.73 um
[12/10 13:13:53   2174s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/g1367159): (366.89, 842.10) --> (368.22, 843.50)
[12/10 13:13:53   2174s] 	Runtime: CPU: 0:00:04.2 REAL: 0:00:04.0 MEM: 3197.9MB
[12/10 13:13:53   2174s] Statistics of distance of Instance movement in refine placement:
[12/10 13:13:53   2174s]   maximum (X+Y) =         2.73 um
[12/10 13:13:53   2174s]   inst (buf_array_inst_ifmap_buffer_inst/g1367159) with max move: (366.89, 842.1) -> (368.22, 843.5)
[12/10 13:13:53   2174s]   mean    (X+Y) =         0.38 um
[12/10 13:13:53   2174s] Summary Report:
[12/10 13:13:53   2174s] Instances move: 1817 (out of 171926 movable)
[12/10 13:13:53   2174s] Instances flipped: 0
[12/10 13:13:53   2174s] Mean displacement: 0.38 um
[12/10 13:13:53   2174s] Max displacement: 2.73 um (Instance: buf_array_inst_ifmap_buffer_inst/g1367159) (366.89, 842.1) -> (368.22, 843.5)
[12/10 13:13:53   2174s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[12/10 13:13:53   2174s] Total instances moved : 1817
[12/10 13:13:54   2174s] Total net bbox length = 2.395e+06 (1.223e+06 1.172e+06) (ext = 3.781e+03)
[12/10 13:13:54   2174s] Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 3197.9MB
[12/10 13:13:54   2174s] [CPU] RefinePlace/total (cpu=0:00:04.4, real=0:00:04.0, mem=3197.9MB) @(0:36:10 - 0:36:14).
[12/10 13:13:54   2174s] *** Finished refinePlace (0:36:14 mem=3197.9M) ***
[12/10 13:13:54   2174s] *** maximum move = 2.73 um ***
[12/10 13:13:54   2174s] *** Finished re-routing un-routed nets (3197.9M) ***
[12/10 13:13:55   2175s] 
[12/10 13:13:55   2175s] *** Finish Physical Update (cpu=0:00:07.0 real=0:00:07.0 mem=3197.9M) ***
[12/10 13:13:55   2176s] ** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 64.82
[12/10 13:13:56   2176s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:13:56   2176s] Layer 4 has 1030 constrained nets 
[12/10 13:13:56   2176s] Layer 7 has 72 constrained nets 
[12/10 13:13:56   2176s] Layer 9 has 1 constrained nets 
[12/10 13:13:56   2176s] **** End NDR-Layer Usage Statistics ****
[12/10 13:13:56   2176s] 
[12/10 13:13:56   2176s] *** Finish pre-CTS Setup Fixing (cpu=0:00:57.0 real=0:00:57.0 mem=3197.9M) ***
[12/10 13:13:56   2176s] 
[12/10 13:13:56   2176s] End: GigaOpt Optimization in WNS mode
[12/10 13:13:56   2176s] *** Timing NOT met, worst failing slack is 0.008
[12/10 13:13:56   2176s] *** Check timing (0:00:00.1)
[12/10 13:13:56   2176s] **INFO: Flow update: Design timing is met.
[12/10 13:13:56   2177s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:13:56   2177s] ### Creating LA Mngr. totSessionCpu=0:36:17 mem=2601.2M
[12/10 13:13:56   2177s] ### Creating LA Mngr, finished. totSessionCpu=0:36:17 mem=2601.2M
[12/10 13:13:56   2177s] Begin: Area Reclaim Optimization
[12/10 13:13:56   2177s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:13:56   2177s] ### Creating PhyDesignMc. totSessionCpu=0:36:17 mem=2754.0M
[12/10 13:13:56   2177s] #spOpts: N=45 
[12/10 13:13:57   2177s] ### Creating PhyDesignMc, finished. totSessionCpu=0:36:18 mem=2754.0M
[12/10 13:13:57   2178s] ### Creating LA Mngr. totSessionCpu=0:36:18 mem=2754.0M
[12/10 13:13:57   2178s] ### Creating LA Mngr, finished. totSessionCpu=0:36:18 mem=2754.0M
[12/10 13:13:58   2179s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 64.82
[12/10 13:13:58   2179s] +----------+---------+--------+--------+------------+--------+
[12/10 13:13:58   2179s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/10 13:13:58   2179s] +----------+---------+--------+--------+------------+--------+
[12/10 13:13:59   2179s] |    64.82%|        -|   0.000|   0.000|   0:00:00.0| 2775.6M|
[12/10 13:14:09   2189s] |    64.69%|      957|  -0.001|  -0.005|   0:00:11.0| 2783.7M|
[12/10 13:14:22   2202s] |    64.43%|     2428|  -0.001|  -0.003|   0:00:13.0| 2802.8M|
[12/10 13:14:23   2204s] |    64.41%|      164|  -0.001|  -0.005|   0:00:01.0| 2802.8M|
[12/10 13:14:24   2204s] |    64.41%|       12|  -0.001|  -0.005|   0:00:01.0| 2802.8M|
[12/10 13:14:24   2204s] |    64.41%|        0|  -0.001|  -0.005|   0:00:00.0| 2802.8M|
[12/10 13:14:24   2204s] +----------+---------+--------+--------+------------+--------+
[12/10 13:14:24   2204s] Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.005 Density 64.41
[12/10 13:14:24   2205s] 
[12/10 13:14:24   2205s] ** Summary: Restruct = 0 Buffer Deletion = 968 Declone = 117 Resize = 2593 **
[12/10 13:14:24   2205s] --------------------------------------------------------------
[12/10 13:14:24   2205s] |                                   | Total     | Sequential |
[12/10 13:14:24   2205s] --------------------------------------------------------------
[12/10 13:14:24   2205s] | Num insts resized                 |    2548  |       2    |
[12/10 13:14:24   2205s] | Num insts undone                  |      11  |       0    |
[12/10 13:14:24   2205s] | Num insts Downsized               |    2548  |       2    |
[12/10 13:14:24   2205s] | Num insts Samesized               |       0  |       0    |
[12/10 13:14:24   2205s] | Num insts Upsized                 |       0  |       0    |
[12/10 13:14:24   2205s] | Num multiple commits+uncommits    |      45  |       -    |
[12/10 13:14:24   2205s] --------------------------------------------------------------
[12/10 13:14:24   2205s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:14:24   2205s] Layer 4 has 979 constrained nets 
[12/10 13:14:24   2205s] Layer 7 has 64 constrained nets 
[12/10 13:14:24   2205s] Layer 9 has 1 constrained nets 
[12/10 13:14:24   2205s] **** End NDR-Layer Usage Statistics ****
[12/10 13:14:24   2205s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:27.9) (real = 0:00:28.0) **
[12/10 13:14:25   2206s] *** Starting refinePlace (0:36:46 mem=2802.8M) ***
[12/10 13:14:25   2206s] Total net bbox length = 2.394e+06 (1.223e+06 1.171e+06) (ext = 3.781e+03)
[12/10 13:14:25   2206s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:14:25   2206s] Starting refinePlace ...
[12/10 13:14:27   2208s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:14:27   2208s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:02.0, mem=2802.8MB) @(0:36:46 - 0:36:48).
[12/10 13:14:27   2208s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:14:27   2208s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2802.8MB
[12/10 13:14:27   2208s] Statistics of distance of Instance movement in refine placement:
[12/10 13:14:27   2208s]   maximum (X+Y) =         0.00 um
[12/10 13:14:27   2208s]   mean    (X+Y) =         0.00 um
[12/10 13:14:27   2208s] Summary Report:
[12/10 13:14:27   2208s] Instances move: 0 (out of 170842 movable)
[12/10 13:14:27   2208s] Instances flipped: 0
[12/10 13:14:27   2208s] Mean displacement: 0.00 um
[12/10 13:14:27   2208s] Max displacement: 0.00 um 
[12/10 13:14:27   2208s] Total instances moved : 0
[12/10 13:14:28   2208s] Total net bbox length = 2.394e+06 (1.223e+06 1.171e+06) (ext = 3.781e+03)
[12/10 13:14:28   2208s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2802.8MB
[12/10 13:14:28   2208s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=2802.8MB) @(0:36:46 - 0:36:48).
[12/10 13:14:28   2208s] *** Finished refinePlace (0:36:49 mem=2802.8M) ***
[12/10 13:14:28   2209s] *** maximum move = 0.00 um ***
[12/10 13:14:28   2209s] *** Finished re-routing un-routed nets (2802.8M) ***
[12/10 13:14:29   2209s] 
[12/10 13:14:29   2209s] *** Finish Physical Update (cpu=0:00:04.9 real=0:00:05.0 mem=2802.8M) ***
[12/10 13:14:29   2210s] *** Finished Area Reclaim Optimization (cpu=0:00:33, real=0:00:33, mem=2603.93M, totSessionCpu=0:36:50).
[12/10 13:14:30   2211s] ### Creating LA Mngr. totSessionCpu=0:36:51 mem=2621.9M
[12/10 13:14:30   2211s] ### Creating LA Mngr, finished. totSessionCpu=0:36:51 mem=2621.9M
[12/10 13:14:30   2211s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[12/10 13:14:30   2211s] [PSP] Started earlyGlobalRoute kernel
[12/10 13:14:30   2211s] [PSP] Initial Peak syMemory usage = 2621.9 MB
[12/10 13:14:30   2211s] (I)       Reading DB...
[12/10 13:14:31   2211s] (I)       congestionReportName   : 
[12/10 13:14:31   2211s] (I)       layerRangeFor2DCongestion : 
[12/10 13:14:31   2211s] (I)       buildTerm2TermWires    : 1
[12/10 13:14:31   2211s] (I)       doTrackAssignment      : 1
[12/10 13:14:31   2211s] (I)       dumpBookshelfFiles     : 0
[12/10 13:14:31   2211s] (I)       numThreads             : 1
[12/10 13:14:31   2211s] (I)       bufferingAwareRouting  : false
[12/10 13:14:31   2211s] [NR-eGR] honorMsvRouteConstraint: false
[12/10 13:14:31   2211s] (I)       honorPin               : false
[12/10 13:14:31   2211s] (I)       honorPinGuide          : true
[12/10 13:14:31   2211s] (I)       honorPartition         : false
[12/10 13:14:31   2211s] (I)       allowPartitionCrossover: false
[12/10 13:14:31   2211s] (I)       honorSingleEntry       : true
[12/10 13:14:31   2211s] (I)       honorSingleEntryStrong : true
[12/10 13:14:31   2211s] (I)       handleViaSpacingRule   : false
[12/10 13:14:31   2211s] (I)       handleEolSpacingRule   : false
[12/10 13:14:31   2211s] (I)       PDConstraint           : none
[12/10 13:14:31   2211s] (I)       expBetterNDRHandling   : false
[12/10 13:14:31   2211s] [NR-eGR] honorClockSpecNDR      : 0
[12/10 13:14:31   2211s] (I)       routingEffortLevel     : 3
[12/10 13:14:31   2211s] (I)       effortLevel            : standard
[12/10 13:14:31   2211s] [NR-eGR] minRouteLayer          : 2
[12/10 13:14:31   2211s] [NR-eGR] maxRouteLayer          : 127
[12/10 13:14:31   2211s] (I)       relaxedTopLayerCeiling : 127
[12/10 13:14:31   2211s] (I)       relaxedBottomLayerFloor: 2
[12/10 13:14:31   2211s] (I)       numRowsPerGCell        : 1
[12/10 13:14:31   2211s] (I)       speedUpLargeDesign     : 0
[12/10 13:14:31   2211s] (I)       multiThreadingTA       : 1
[12/10 13:14:31   2211s] (I)       blkAwareLayerSwitching : 1
[12/10 13:14:31   2211s] (I)       optimizationMode       : false
[12/10 13:14:31   2211s] (I)       routeSecondPG          : false
[12/10 13:14:31   2211s] (I)       scenicRatioForLayerRelax: 0.00
[12/10 13:14:31   2211s] (I)       detourLimitForLayerRelax: 0.00
[12/10 13:14:31   2211s] (I)       punchThroughDistance   : 500.00
[12/10 13:14:31   2211s] (I)       scenicBound            : 1.15
[12/10 13:14:31   2211s] (I)       maxScenicToAvoidBlk    : 100.00
[12/10 13:14:31   2211s] (I)       source-to-sink ratio   : 0.00
[12/10 13:14:31   2211s] (I)       targetCongestionRatioH : 1.00
[12/10 13:14:31   2211s] (I)       targetCongestionRatioV : 1.00
[12/10 13:14:31   2211s] (I)       layerCongestionRatio   : 0.70
[12/10 13:14:31   2211s] (I)       m1CongestionRatio      : 0.10
[12/10 13:14:31   2211s] (I)       m2m3CongestionRatio    : 0.70
[12/10 13:14:31   2211s] (I)       localRouteEffort       : 1.00
[12/10 13:14:31   2211s] (I)       numSitesBlockedByOneVia: 8.00
[12/10 13:14:31   2211s] (I)       supplyScaleFactorH     : 1.00
[12/10 13:14:31   2211s] (I)       supplyScaleFactorV     : 1.00
[12/10 13:14:31   2211s] (I)       highlight3DOverflowFactor: 0.00
[12/10 13:14:31   2211s] (I)       doubleCutViaModelingRatio: 0.00
[12/10 13:14:31   2211s] (I)       routeVias              : 
[12/10 13:14:31   2211s] (I)       readTROption           : true
[12/10 13:14:31   2211s] (I)       extraSpacingFactor     : 1.00
[12/10 13:14:31   2211s] [NR-eGR] numTracksPerClockWire  : 0
[12/10 13:14:31   2211s] (I)       routeSelectedNetsOnly  : false
[12/10 13:14:31   2211s] (I)       clkNetUseMaxDemand     : false
[12/10 13:14:31   2211s] (I)       extraDemandForClocks   : 0
[12/10 13:14:31   2211s] (I)       steinerRemoveLayers    : false
[12/10 13:14:31   2211s] (I)       demoteLayerScenicScale : 1.00
[12/10 13:14:31   2211s] (I)       nonpreferLayerCostScale : 1.00
[12/10 13:14:31   2211s] (I)       spanningTreeRefinement : false
[12/10 13:14:31   2211s] (I)       spanningTreeRefinementAlpha : -1.00
[12/10 13:14:31   2211s] (I)       before initializing RouteDB syMemory usage = 2779.9 MB
[12/10 13:14:31   2211s] (I)       starting read tracks
[12/10 13:14:31   2211s] (I)       build grid graph
[12/10 13:14:31   2211s] (I)       build grid graph start
[12/10 13:14:31   2211s] [NR-eGR] Layer1 has no routable track
[12/10 13:14:31   2211s] [NR-eGR] Layer2 has single uniform track structure
[12/10 13:14:31   2211s] [NR-eGR] Layer3 has single uniform track structure
[12/10 13:14:31   2211s] [NR-eGR] Layer4 has single uniform track structure
[12/10 13:14:31   2211s] [NR-eGR] Layer5 has single uniform track structure
[12/10 13:14:31   2211s] [NR-eGR] Layer6 has single uniform track structure
[12/10 13:14:31   2211s] [NR-eGR] Layer7 has single uniform track structure
[12/10 13:14:31   2211s] [NR-eGR] Layer8 has single uniform track structure
[12/10 13:14:31   2211s] [NR-eGR] Layer9 has single uniform track structure
[12/10 13:14:31   2211s] [NR-eGR] Layer10 has single uniform track structure
[12/10 13:14:31   2211s] (I)       build grid graph end
[12/10 13:14:31   2211s] (I)       numViaLayers=9
[12/10 13:14:31   2211s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:14:31   2211s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:14:31   2211s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:14:31   2211s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:14:31   2211s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:14:31   2211s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:14:31   2211s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:14:31   2211s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:14:31   2211s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:14:31   2211s] (I)       end build via table
[12/10 13:14:31   2212s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=574404 numBumpBlks=0 numBoundaryFakeBlks=0
[12/10 13:14:31   2212s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/10 13:14:31   2212s] (I)       readDataFromPlaceDB
[12/10 13:14:31   2212s] (I)       Read net information..
[12/10 13:14:31   2212s] [NR-eGR] Read numTotalNets=173097  numIgnoredNets=0
[12/10 13:14:31   2212s] (I)       Read testcase time = 0.025 seconds
[12/10 13:14:31   2212s] 
[12/10 13:14:31   2212s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:14:31   2212s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:14:31   2212s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:14:31   2212s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:14:31   2212s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:14:31   2212s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:14:31   2212s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:14:31   2212s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:14:31   2212s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:14:31   2212s] (I)       build grid graph start
[12/10 13:14:31   2212s] (I)       build grid graph end
[12/10 13:14:31   2212s] (I)       Model blockage into capacity
[12/10 13:14:31   2212s] (I)       Read numBlocks=574404  numPreroutedWires=0  numCapScreens=0
[12/10 13:14:31   2212s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/10 13:14:31   2212s] (I)       blocked area on Layer2 : 354674794400  (11.02%)
[12/10 13:14:31   2212s] (I)       blocked area on Layer3 : 438318249600  (13.62%)
[12/10 13:14:31   2212s] (I)       blocked area on Layer4 : 2452849344800  (76.22%)
[12/10 13:14:31   2212s] (I)       blocked area on Layer5 : 27193974400  (0.85%)
[12/10 13:14:31   2212s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/10 13:14:31   2212s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/10 13:14:31   2212s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/10 13:14:31   2212s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/10 13:14:31   2212s] (I)       blocked area on Layer10 : 0  (0.00%)
[12/10 13:14:31   2212s] (I)       Modeling time = 0.096 seconds
[12/10 13:14:31   2212s] 
[12/10 13:14:31   2212s] (I)       Number of ignored nets = 0
[12/10 13:14:31   2212s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/10 13:14:31   2212s] (I)       Number of clock nets = 1.  Ignored: No
[12/10 13:14:31   2212s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/10 13:14:31   2212s] (I)       Number of special nets = 0.  Ignored: Yes
[12/10 13:14:31   2212s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/10 13:14:31   2212s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/10 13:14:31   2212s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/10 13:14:31   2212s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/10 13:14:31   2212s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 13:14:31   2212s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/10 13:14:31   2212s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2809.0 MB
[12/10 13:14:31   2212s] (I)       Ndr track 0 does not exist
[12/10 13:14:31   2212s] (I)       Layer1  viaCost=200.00
[12/10 13:14:31   2212s] (I)       Layer2  viaCost=200.00
[12/10 13:14:31   2212s] (I)       Layer3  viaCost=100.00
[12/10 13:14:31   2212s] (I)       Layer4  viaCost=100.00
[12/10 13:14:31   2212s] (I)       Layer5  viaCost=100.00
[12/10 13:14:31   2212s] (I)       Layer6  viaCost=100.00
[12/10 13:14:31   2212s] (I)       Layer7  viaCost=100.00
[12/10 13:14:31   2212s] (I)       Layer8  viaCost=100.00
[12/10 13:14:31   2212s] (I)       Layer9  viaCost=100.00
[12/10 13:14:31   2212s] (I)       ---------------------Grid Graph Info--------------------
[12/10 13:14:31   2212s] (I)       routing area        :  (0, 0) - (1795880, 1792000)
[12/10 13:14:31   2212s] (I)       core area           :  (4180, 4200) - (1791700, 1787800)
[12/10 13:14:31   2212s] (I)       Site Width          :   380  (dbu)
[12/10 13:14:31   2212s] (I)       Row Height          :  2800  (dbu)
[12/10 13:14:31   2212s] (I)       GCell Width         :  2800  (dbu)
[12/10 13:14:31   2212s] (I)       GCell Height        :  2800  (dbu)
[12/10 13:14:31   2212s] (I)       grid                :   641   640    10
[12/10 13:14:31   2212s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[12/10 13:14:31   2212s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[12/10 13:14:31   2212s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[12/10 13:14:31   2212s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[12/10 13:14:31   2212s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[12/10 13:14:31   2212s] (I)       First Track Coord   :     0   190   140   450   420   450   980  1010  4340  4370
[12/10 13:14:31   2212s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[12/10 13:14:31   2212s] (I)       Total num of tracks :     0  4726  6400  3206  3200  3206  1066  1069   559   533
[12/10 13:14:31   2212s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/10 13:14:31   2212s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/10 13:14:31   2212s] (I)       --------------------------------------------------------
[12/10 13:14:31   2212s] 
[12/10 13:14:31   2212s] [NR-eGR] ============ Routing rule table ============
[12/10 13:14:31   2212s] [NR-eGR] Rule id 0. Nets 173097 
[12/10 13:14:31   2212s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/10 13:14:31   2212s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[12/10 13:14:31   2212s] [NR-eGR] ========================================
[12/10 13:14:31   2212s] [NR-eGR] 
[12/10 13:14:31   2212s] (I)       After initializing earlyGlobalRoute syMemory usage = 2809.0 MB
[12/10 13:14:31   2212s] (I)       Loading and dumping file time : 0.84 seconds
[12/10 13:14:31   2212s] (I)       ============= Initialization =============
[12/10 13:14:31   2212s] (I)       totalPins=696606  totalGlobalPin=691708 (99.30%)
[12/10 13:14:31   2212s] (I)       total 2D Cap : 6833656 = (3078741 H, 3754915 V)
[12/10 13:14:31   2212s] [NR-eGR] Layer group 1: route 1044 net(s) in layer range [4, 10]
[12/10 13:14:31   2212s] (I)       ============  Phase 1a Route ============
[12/10 13:14:31   2212s] (I)       Phase 1a runs 0.02 seconds
[12/10 13:14:31   2212s] (I)       Usage: 118868 = (67300 H, 51568 V) = (2.19% H, 1.37% V) = (9.422e+04um H, 7.220e+04um V)
[12/10 13:14:31   2212s] (I)       
[12/10 13:14:31   2212s] (I)       ============  Phase 1b Route ============
[12/10 13:14:31   2212s] (I)       Usage: 118868 = (67300 H, 51568 V) = (2.19% H, 1.37% V) = (9.422e+04um H, 7.220e+04um V)
[12/10 13:14:31   2212s] (I)       
[12/10 13:14:31   2212s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.664152e+05um
[12/10 13:14:31   2212s] (I)       ============  Phase 1c Route ============
[12/10 13:14:31   2212s] (I)       Usage: 118868 = (67300 H, 51568 V) = (2.19% H, 1.37% V) = (9.422e+04um H, 7.220e+04um V)
[12/10 13:14:31   2212s] (I)       
[12/10 13:14:31   2212s] (I)       ============  Phase 1d Route ============
[12/10 13:14:31   2212s] (I)       Usage: 118868 = (67300 H, 51568 V) = (2.19% H, 1.37% V) = (9.422e+04um H, 7.220e+04um V)
[12/10 13:14:31   2212s] (I)       
[12/10 13:14:31   2212s] (I)       ============  Phase 1e Route ============
[12/10 13:14:31   2212s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:14:31   2212s] (I)       Usage: 118868 = (67300 H, 51568 V) = (2.19% H, 1.37% V) = (9.422e+04um H, 7.220e+04um V)
[12/10 13:14:31   2212s] (I)       
[12/10 13:14:31   2212s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.664152e+05um
[12/10 13:14:31   2212s] [NR-eGR] 
[12/10 13:14:31   2212s] (I)       Phase 1l runs 0.03 seconds
[12/10 13:14:31   2212s] (I)       total 2D Cap : 12970604 = (6805286 H, 6165318 V)
[12/10 13:14:31   2212s] [NR-eGR] Layer group 2: route 172053 net(s) in layer range [2, 10]
[12/10 13:14:31   2212s] (I)       ============  Phase 1a Route ============
[12/10 13:14:32   2213s] (I)       Phase 1a runs 0.46 seconds
[12/10 13:14:32   2213s] (I)       blkAvoiding Routing :  time=0.10  numBlkSegs=0
[12/10 13:14:32   2213s] (I)       Usage: 2141418 = (1083336 H, 1058082 V) = (15.92% H, 17.16% V) = (1.517e+06um H, 1.481e+06um V)
[12/10 13:14:32   2213s] (I)       
[12/10 13:14:32   2213s] (I)       ============  Phase 1b Route ============
[12/10 13:14:32   2213s] (I)       Phase 1b runs 0.11 seconds
[12/10 13:14:32   2213s] (I)       Usage: 2141585 = (1083428 H, 1058157 V) = (15.92% H, 17.16% V) = (1.517e+06um H, 1.481e+06um V)
[12/10 13:14:32   2213s] (I)       
[12/10 13:14:32   2213s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.831804e+06um
[12/10 13:14:32   2213s] (I)       ============  Phase 1c Route ============
[12/10 13:14:32   2213s] (I)       Level2 Grid: 129 x 128
[12/10 13:14:32   2213s] (I)       Phase 1c runs 0.06 seconds
[12/10 13:14:32   2213s] (I)       Usage: 2141585 = (1083428 H, 1058157 V) = (15.92% H, 17.16% V) = (1.517e+06um H, 1.481e+06um V)
[12/10 13:14:32   2213s] (I)       
[12/10 13:14:32   2213s] (I)       ============  Phase 1d Route ============
[12/10 13:14:33   2214s] (I)       Phase 1d runs 0.64 seconds
[12/10 13:14:33   2214s] (I)       Usage: 2141707 = (1083523 H, 1058184 V) = (15.92% H, 17.16% V) = (1.517e+06um H, 1.481e+06um V)
[12/10 13:14:33   2214s] (I)       
[12/10 13:14:33   2214s] (I)       ============  Phase 1e Route ============
[12/10 13:14:33   2214s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:14:33   2214s] (I)       Usage: 2141707 = (1083523 H, 1058184 V) = (15.92% H, 17.16% V) = (1.517e+06um H, 1.481e+06um V)
[12/10 13:14:33   2214s] (I)       
[12/10 13:14:33   2214s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.831975e+06um
[12/10 13:14:33   2214s] [NR-eGR] 
[12/10 13:14:34   2215s] (I)       Phase 1l runs 0.78 seconds
[12/10 13:14:34   2215s] (I)       ============  Phase 1l Route ============
[12/10 13:14:34   2215s] (I)       
[12/10 13:14:34   2215s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/10 13:14:34   2215s] (I)                      OverCon         OverCon         OverCon            
[12/10 13:14:34   2215s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[12/10 13:14:34   2215s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[12/10 13:14:34   2215s] (I)       ------------------------------------------------------------------
[12/10 13:14:34   2215s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:14:34   2215s] (I)       Layer2    4038( 0.99%)     291( 0.07%)      10( 0.00%)   ( 1.06%) 
[12/10 13:14:34   2215s] (I)       Layer3      20( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:14:34   2215s] (I)       Layer4    9353( 3.01%)      74( 0.02%)       0( 0.00%)   ( 3.03%) 
[12/10 13:14:34   2215s] (I)       Layer5      15( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:14:34   2215s] (I)       Layer6      17( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:14:34   2215s] (I)       Layer7      23( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 13:14:34   2215s] (I)       Layer8      24( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 13:14:34   2215s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:14:34   2215s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:14:34   2215s] (I)       ------------------------------------------------------------------
[12/10 13:14:34   2215s] (I)       Total    13490( 0.39%)     366( 0.01%)      10( 0.00%)   ( 0.40%) 
[12/10 13:14:34   2215s] (I)       
[12/10 13:14:34   2215s] (I)       Total Global Routing Runtime: 3.08 seconds
[12/10 13:14:34   2215s] (I)       total 2D Cap : 13226782 = (6871098 H, 6355684 V)
[12/10 13:14:34   2215s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/10 13:14:34   2215s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/10 13:14:34   2215s] (I)       ============= track Assignment ============
[12/10 13:14:34   2215s] (I)       extract Global 3D Wires
[12/10 13:14:34   2215s] (I)       Extract Global WL : time=0.04
[12/10 13:14:34   2215s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[12/10 13:14:34   2215s] (I)       Initialization real time=0.00 seconds
[12/10 13:14:36   2217s] (I)       Kernel real time=1.83 seconds
[12/10 13:14:36   2217s] (I)       End Greedy Track Assignment
[12/10 13:14:37   2218s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 696548
[12/10 13:14:37   2218s] [NR-eGR] Layer2(metal2)(V) length: 9.950207e+05um, number of vias: 1082761
[12/10 13:14:37   2218s] [NR-eGR] Layer3(metal3)(H) length: 1.280106e+06um, number of vias: 212056
[12/10 13:14:37   2218s] [NR-eGR] Layer4(metal4)(V) length: 1.957587e+05um, number of vias: 99158
[12/10 13:14:37   2218s] [NR-eGR] Layer5(metal5)(H) length: 2.946300e+05um, number of vias: 92635
[12/10 13:14:37   2218s] [NR-eGR] Layer6(metal6)(V) length: 3.835717e+05um, number of vias: 4301
[12/10 13:14:37   2218s] [NR-eGR] Layer7(metal7)(H) length: 3.317982e+04um, number of vias: 2162
[12/10 13:14:37   2218s] [NR-eGR] Layer8(metal8)(V) length: 3.263323e+04um, number of vias: 26
[12/10 13:14:37   2218s] [NR-eGR] Layer9(metal9)(H) length: 1.577090e+03um, number of vias: 6
[12/10 13:14:37   2218s] [NR-eGR] Layer10(metal10)(V) length: 7.969400e+02um, number of vias: 0
[12/10 13:14:37   2218s] [NR-eGR] Total length: 3.217274e+06um, number of vias: 2189653
[12/10 13:14:37   2218s] [NR-eGR] End Peak syMemory usage = 2791.7 MB
[12/10 13:14:37   2218s] [NR-eGR] Early Global Router Kernel+IO runtime : 7.55 seconds
[12/10 13:14:37   2218s] Extraction called for design 'eyeriss_top' of instances=170842 and nets=234667 using extraction engine 'preRoute' .
[12/10 13:14:37   2218s] PreRoute RC Extraction called for design eyeriss_top.
[12/10 13:14:37   2218s] RC Extraction called in multi-corner(1) mode.
[12/10 13:14:37   2218s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 13:14:37   2218s] Type 'man IMPEXT-6197' for more detail.
[12/10 13:14:37   2218s] RCMode: PreRoute
[12/10 13:14:37   2218s]       RC Corner Indexes            0   
[12/10 13:14:37   2218s] Capacitance Scaling Factor   : 1.00000 
[12/10 13:14:37   2218s] Resistance Scaling Factor    : 1.00000 
[12/10 13:14:37   2218s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 13:14:37   2218s] Clock Res. Scaling Factor    : 1.00000 
[12/10 13:14:37   2218s] Shrink Factor                : 1.00000
[12/10 13:14:37   2218s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 13:14:38   2219s] Updating RC grid for preRoute extraction ...
[12/10 13:14:38   2219s] Initializing multi-corner resistance tables ...
[12/10 13:14:38   2219s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2791.715M)
[12/10 13:14:42   2224s] Compute RC Scale Done ...
[12/10 13:14:42   2224s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/10 13:14:42   2224s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[12/10 13:14:42   2224s] 
[12/10 13:14:42   2224s] ** np local hotspot detection info verbose **
[12/10 13:14:42   2224s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/10 13:14:42   2224s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/10 13:14:42   2224s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[12/10 13:14:42   2224s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[12/10 13:14:42   2224s] 
[12/10 13:14:43   2224s] #################################################################################
[12/10 13:14:43   2224s] # Design Stage: PreRoute
[12/10 13:14:43   2224s] # Design Name: eyeriss_top
[12/10 13:14:43   2224s] # Design Mode: 45nm
[12/10 13:14:43   2224s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:14:43   2224s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:14:43   2224s] # Signoff Settings: SI Off 
[12/10 13:14:43   2224s] #################################################################################
[12/10 13:14:46   2227s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:14:46   2227s] Calculate delays in Single mode...
[12/10 13:14:46   2227s] Topological Sorting (REAL = 0:00:00.0, MEM = 2789.7M, InitMEM = 2789.7M)
[12/10 13:14:47   2228s] End AAE Lib Interpolated Model. (MEM=2808.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:15:05   2246s] Total number of fetched objects 233197
[12/10 13:15:05   2247s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:00.0)
[12/10 13:15:05   2247s] End delay calculation. (MEM=2885.28 CPU=0:00:18.6 REAL=0:00:18.0)
[12/10 13:15:05   2247s] *** CDM Built up (cpu=0:00:22.9  real=0:00:22.0  mem= 2885.3M) ***
[12/10 13:15:08   2249s] Begin: GigaOpt postEco DRV Optimization
[12/10 13:15:08   2249s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:15:08   2249s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:15:08   2249s] ### Creating PhyDesignMc. totSessionCpu=0:37:30 mem=2885.3M
[12/10 13:15:08   2249s] #spOpts: N=45 
[12/10 13:15:08   2249s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 13:15:08   2249s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 13:15:09   2250s] ### Creating PhyDesignMc, finished. totSessionCpu=0:37:31 mem=2885.3M
[12/10 13:15:10   2251s] ### Creating LA Mngr. totSessionCpu=0:37:31 mem=2885.3M
[12/10 13:15:10   2251s] ### Creating LA Mngr, finished. totSessionCpu=0:37:31 mem=2885.3M
[12/10 13:15:14   2255s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:15:14   2255s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[12/10 13:15:14   2255s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:15:14   2255s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[12/10 13:15:14   2255s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:15:15   2256s] Info: violation cost 27981.052734 (cap = 27799.593750, tran = 181.455353, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:15:15   2256s] |    81   |   310   |    -0.04   |    57   |     57  |    -0.05   |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  64.41  |            |           |
[12/10 13:15:16   2257s] Info: violation cost 27161.154297 (cap = 26981.750000, tran = 179.405334, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:15:16   2257s] |    61   |   137   |    -0.04   |    57   |     57  |    -0.05   |     0   |     0   |     0   |     0   | -0.01 |         24|          0|         16|  64.41  |   0:00:01.0|    2904.4M|
[12/10 13:15:16   2257s] Info: violation cost 27161.154297 (cap = 26981.750000, tran = 179.405334, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:15:16   2257s] |    61   |   137   |    -0.04   |    57   |     57  |    -0.05   |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  64.41  |   0:00:00.0|    2904.4M|
[12/10 13:15:16   2257s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:15:16   2257s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:15:16   2257s] Layer 4 has 873 constrained nets 
[12/10 13:15:16   2257s] Layer 7 has 56 constrained nets 
[12/10 13:15:16   2257s] Layer 9 has 1 constrained nets 
[12/10 13:15:16   2257s] **** End NDR-Layer Usage Statistics ****
[12/10 13:15:16   2257s] 
[12/10 13:15:16   2257s] 
[12/10 13:15:16   2257s] =======================================================================
[12/10 13:15:16   2257s]                 Reasons for remaining drv violations
[12/10 13:15:16   2257s] =======================================================================
[12/10 13:15:16   2257s] *info: Total 61 net(s) still have violations after Drv fixing.
[12/10 13:15:16   2257s] 
[12/10 13:15:16   2257s] MultiBuffering failure reasons
[12/10 13:15:16   2257s] ------------------------------------------------
[12/10 13:15:16   2257s] *info:    61 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
[12/10 13:15:16   2257s] 
[12/10 13:15:16   2257s] SingleBuffering failure reasons
[12/10 13:15:16   2257s] ------------------------------------------------
[12/10 13:15:16   2257s] *info:    35 net(s): Could not be fixed because buffering engine can't find a solution.
[12/10 13:15:16   2257s] *info:    26 net(s): Could not be fixed because no move is found.
[12/10 13:15:16   2257s] 
[12/10 13:15:16   2257s] Resizing failure reasons
[12/10 13:15:16   2257s] ------------------------------------------------
[12/10 13:15:16   2257s] *info:    57 net(s): Could not be fixed because of internal reason: FTermNode.
[12/10 13:15:16   2257s] *info:     4 net(s): Could not be fixed because no move is found.
[12/10 13:15:16   2257s] 
[12/10 13:15:16   2257s] 
[12/10 13:15:16   2257s] *** Finish DRV Fixing (cpu=0:00:06.6 real=0:00:06.0 mem=2904.4M) ***
[12/10 13:15:16   2257s] 
[12/10 13:15:17   2258s] *** Starting refinePlace (0:37:39 mem=2936.4M) ***
[12/10 13:15:17   2258s] Total net bbox length = 2.394e+06 (1.223e+06 1.171e+06) (ext = 3.776e+03)
[12/10 13:15:17   2258s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:15:17   2258s] Starting refinePlace ...
[12/10 13:15:19   2260s] Move report: legalization moves 45 insts, mean move: 0.93 um, max move: 3.87 um
[12/10 13:15:19   2260s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/g452143): (89.30, 676.90) --> (91.77, 678.30)
[12/10 13:15:19   2260s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2936.4MB) @(0:37:39 - 0:37:41).
[12/10 13:15:19   2260s] Move report: Detail placement moves 45 insts, mean move: 0.93 um, max move: 3.87 um
[12/10 13:15:19   2260s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/g452143): (89.30, 676.90) --> (91.77, 678.30)
[12/10 13:15:19   2260s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2936.4MB
[12/10 13:15:19   2260s] Statistics of distance of Instance movement in refine placement:
[12/10 13:15:19   2260s]   maximum (X+Y) =         3.87 um
[12/10 13:15:19   2260s]   inst (buf_array_inst_ifmap_buffer_inst/g452143) with max move: (89.3, 676.9) -> (91.77, 678.3)
[12/10 13:15:19   2260s]   mean    (X+Y) =         0.93 um
[12/10 13:15:19   2260s] Summary Report:
[12/10 13:15:19   2260s] Instances move: 45 (out of 170866 movable)
[12/10 13:15:19   2260s] Instances flipped: 0
[12/10 13:15:19   2260s] Mean displacement: 0.93 um
[12/10 13:15:19   2260s] Max displacement: 3.87 um (Instance: buf_array_inst_ifmap_buffer_inst/g452143) (89.3, 676.9) -> (91.77, 678.3)
[12/10 13:15:19   2260s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[12/10 13:15:19   2260s] Total instances moved : 45
[12/10 13:15:19   2260s] Total net bbox length = 2.394e+06 (1.223e+06 1.171e+06) (ext = 3.788e+03)
[12/10 13:15:19   2260s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2936.4MB
[12/10 13:15:19   2260s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=2936.4MB) @(0:37:39 - 0:37:41).
[12/10 13:15:19   2260s] *** Finished refinePlace (0:37:41 mem=2936.4M) ***
[12/10 13:15:20   2261s] *** maximum move = 3.87 um ***
[12/10 13:15:20   2261s] *** Finished re-routing un-routed nets (2936.4M) ***
[12/10 13:15:20   2262s] 
[12/10 13:15:20   2262s] *** Finish Physical Update (cpu=0:00:04.7 real=0:00:04.0 mem=2936.4M) ***
[12/10 13:15:20   2262s] End: GigaOpt postEco DRV Optimization
[12/10 13:15:21   2263s] GigaOpt: WNS changes after routing: -0.001 -> -0.009 (bump = 0.008)
[12/10 13:15:21   2263s] Begin: GigaOpt postEco optimization
[12/10 13:15:22   2263s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:15:22   2263s] PhyDesignGrid: maxLocalDensity 1.00
[12/10 13:15:22   2263s] ### Creating PhyDesignMc. totSessionCpu=0:37:44 mem=2885.3M
[12/10 13:15:22   2263s] #spOpts: N=45 
[12/10 13:15:22   2264s] ### Creating PhyDesignMc, finished. totSessionCpu=0:37:44 mem=2885.3M
[12/10 13:15:23   2264s] ### Creating LA Mngr. totSessionCpu=0:37:45 mem=2885.3M
[12/10 13:15:23   2264s] ### Creating LA Mngr, finished. totSessionCpu=0:37:45 mem=2885.3M
[12/10 13:15:24   2265s] *info: 1 clock net excluded
[12/10 13:15:24   2265s] *info: 2 special nets excluded.
[12/10 13:15:24   2266s] *info: 1468 no-driver nets excluded.
[12/10 13:15:26   2268s] ** GigaOpt Optimizer WNS Slack -0.009 TNS Slack -0.355 Density 64.41
[12/10 13:15:26   2268s] Optimizer WNS Pass 0
[12/10 13:15:27   2268s] Active Path Group: reg2reg  
[12/10 13:15:27   2269s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:15:27   2269s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 13:15:27   2269s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:15:27   2269s] |  -0.009|   -0.009|  -0.286|   -0.355|    64.41%|   0:00:00.0| 2919.6M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[0].internal_ro |
[12/10 13:15:27   2269s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:15:32   2273s] |   0.000|   -0.006|   0.000|   -0.069|    64.43%|   0:00:05.0| 2908.4M|        an|       NA| NA                                                 |
[12/10 13:15:32   2273s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:15:32   2273s] 
[12/10 13:15:32   2273s] *** Finish Core Optimize Step (cpu=0:00:04.8 real=0:00:05.0 mem=2908.4M) ***
[12/10 13:15:32   2273s] Active Path Group: default 
[12/10 13:15:32   2274s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:15:32   2274s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 13:15:32   2274s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:15:32   2274s] |  -0.006|   -0.006|  -0.069|   -0.069|    64.43%|   0:00:00.0| 2908.4M|        an|  default| noc_inst/genblk1[5].psum_fifo_inst_dout_reg[6]/D   |
[12/10 13:15:32   2274s] |   0.000|    0.000|   0.000|    0.000|    64.43%|   0:00:00.0| 2908.4M|        an|       NA| NA                                                 |
[12/10 13:15:32   2274s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:15:32   2274s] 
[12/10 13:15:32   2274s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=2908.4M) ***
[12/10 13:15:33   2274s] 
[12/10 13:15:33   2274s] *** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2908.4M) ***
[12/10 13:15:33   2274s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 64.43
[12/10 13:15:33   2275s] *** Starting refinePlace (0:37:56 mem=2908.4M) ***
[12/10 13:15:34   2275s] Total net bbox length = 2.396e+06 (1.224e+06 1.172e+06) (ext = 4.369e+03)
[12/10 13:15:34   2275s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:15:34   2275s] Starting refinePlace ...
[12/10 13:15:35   2277s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:15:35   2277s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=2908.4MB) @(0:37:56 - 0:37:58).
[12/10 13:15:36   2277s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:15:36   2277s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2908.4MB
[12/10 13:15:36   2277s] Statistics of distance of Instance movement in refine placement:
[12/10 13:15:36   2277s]   maximum (X+Y) =         0.00 um
[12/10 13:15:36   2277s]   mean    (X+Y) =         0.00 um
[12/10 13:15:36   2277s] Summary Report:
[12/10 13:15:36   2277s] Instances move: 0 (out of 170945 movable)
[12/10 13:15:36   2277s] Instances flipped: 0
[12/10 13:15:36   2277s] Mean displacement: 0.00 um
[12/10 13:15:36   2277s] Max displacement: 0.00 um 
[12/10 13:15:36   2277s] Total instances moved : 0
[12/10 13:15:36   2277s] Total net bbox length = 2.396e+06 (1.224e+06 1.172e+06) (ext = 4.369e+03)
[12/10 13:15:36   2277s] Runtime: CPU: 0:00:02.0 REAL: 0:00:03.0 MEM: 2908.4MB
[12/10 13:15:36   2277s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:03.0, mem=2908.4MB) @(0:37:56 - 0:37:58).
[12/10 13:15:36   2277s] *** Finished refinePlace (0:37:58 mem=2908.4M) ***
[12/10 13:15:36   2278s] *** maximum move = 0.00 um ***
[12/10 13:15:36   2278s] *** Finished re-routing un-routed nets (2908.4M) ***
[12/10 13:15:37   2279s] 
[12/10 13:15:37   2279s] *** Finish Physical Update (cpu=0:00:04.6 real=0:00:04.0 mem=2908.4M) ***
[12/10 13:15:38   2279s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 64.43
[12/10 13:15:38   2280s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:15:38   2280s] Layer 4 has 873 constrained nets 
[12/10 13:15:38   2280s] Layer 7 has 56 constrained nets 
[12/10 13:15:38   2280s] Layer 9 has 1 constrained nets 
[12/10 13:15:38   2280s] **** End NDR-Layer Usage Statistics ****
[12/10 13:15:38   2280s] 
[12/10 13:15:38   2280s] *** Finish pre-CTS Setup Fixing (cpu=0:00:12.3 real=0:00:12.0 mem=2908.4M) ***
[12/10 13:15:38   2280s] 
[12/10 13:15:38   2280s] End: GigaOpt postEco optimization
[12/10 13:15:39   2281s] GigaOpt: WNS changes after postEco optimization: -0.001 -> 0.000 (bump = -0.001)
[12/10 13:15:39   2281s] GigaOpt: Skipping nonLegal postEco optimization
[12/10 13:15:40   2283s] *** Steiner Routed Nets: 0.099%; Threshold: 100; Threshold for Hold: 100
[12/10 13:15:40   2283s] Start to check current routing status for nets...
[12/10 13:15:40   2283s] Using hname+ instead name for net compare
[12/10 13:15:41   2283s] All nets are already routed correctly.
[12/10 13:15:41   2283s] End to check current routing status for nets (mem=2874.0M)
[12/10 13:15:41   2283s] doiPBLastSyncSlave
[12/10 13:15:42   2284s] Extraction called for design 'eyeriss_top' of instances=170945 and nets=234770 using extraction engine 'preRoute' .
[12/10 13:15:42   2284s] PreRoute RC Extraction called for design eyeriss_top.
[12/10 13:15:42   2284s] RC Extraction called in multi-corner(1) mode.
[12/10 13:15:42   2284s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 13:15:42   2284s] Type 'man IMPEXT-6197' for more detail.
[12/10 13:15:42   2284s] RCMode: PreRoute
[12/10 13:15:42   2284s]       RC Corner Indexes            0   
[12/10 13:15:42   2284s] Capacitance Scaling Factor   : 1.00000 
[12/10 13:15:42   2284s] Resistance Scaling Factor    : 1.00000 
[12/10 13:15:42   2284s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 13:15:42   2284s] Clock Res. Scaling Factor    : 1.00000 
[12/10 13:15:42   2284s] Shrink Factor                : 1.00000
[12/10 13:15:42   2284s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 13:15:42   2284s] Initializing multi-corner resistance tables ...
[12/10 13:15:43   2285s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2856.762M)
[12/10 13:15:43   2285s] Skewing Data Summary (End_of_FINAL)
[12/10 13:15:47   2289s] --------------------------------------------------
[12/10 13:15:47   2289s]  Total skewed count:0
[12/10 13:15:47   2289s] --------------------------------------------------
[12/10 13:15:47   2289s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[12/10 13:15:47   2290s] [PSP] Started earlyGlobalRoute kernel
[12/10 13:15:47   2290s] [PSP] Initial Peak syMemory usage = 2856.8 MB
[12/10 13:15:47   2290s] (I)       Reading DB...
[12/10 13:15:48   2290s] (I)       congestionReportName   : 
[12/10 13:15:48   2290s] (I)       layerRangeFor2DCongestion : 
[12/10 13:15:48   2290s] (I)       buildTerm2TermWires    : 0
[12/10 13:15:48   2290s] (I)       doTrackAssignment      : 1
[12/10 13:15:48   2290s] (I)       dumpBookshelfFiles     : 0
[12/10 13:15:48   2290s] (I)       numThreads             : 1
[12/10 13:15:48   2290s] (I)       bufferingAwareRouting  : false
[12/10 13:15:48   2290s] [NR-eGR] honorMsvRouteConstraint: false
[12/10 13:15:48   2290s] (I)       honorPin               : false
[12/10 13:15:48   2290s] (I)       honorPinGuide          : true
[12/10 13:15:48   2290s] (I)       honorPartition         : false
[12/10 13:15:48   2290s] (I)       allowPartitionCrossover: false
[12/10 13:15:48   2290s] (I)       honorSingleEntry       : true
[12/10 13:15:48   2290s] (I)       honorSingleEntryStrong : true
[12/10 13:15:48   2290s] (I)       handleViaSpacingRule   : false
[12/10 13:15:48   2290s] (I)       handleEolSpacingRule   : false
[12/10 13:15:48   2290s] (I)       PDConstraint           : none
[12/10 13:15:48   2290s] (I)       expBetterNDRHandling   : false
[12/10 13:15:48   2290s] [NR-eGR] honorClockSpecNDR      : 0
[12/10 13:15:48   2290s] (I)       routingEffortLevel     : 3
[12/10 13:15:48   2290s] (I)       effortLevel            : standard
[12/10 13:15:48   2290s] [NR-eGR] minRouteLayer          : 2
[12/10 13:15:48   2290s] [NR-eGR] maxRouteLayer          : 127
[12/10 13:15:48   2290s] (I)       relaxedTopLayerCeiling : 127
[12/10 13:15:48   2290s] (I)       relaxedBottomLayerFloor: 2
[12/10 13:15:48   2290s] (I)       numRowsPerGCell        : 1
[12/10 13:15:48   2290s] (I)       speedUpLargeDesign     : 0
[12/10 13:15:48   2290s] (I)       multiThreadingTA       : 1
[12/10 13:15:48   2290s] (I)       blkAwareLayerSwitching : 1
[12/10 13:15:48   2290s] (I)       optimizationMode       : false
[12/10 13:15:48   2290s] (I)       routeSecondPG          : false
[12/10 13:15:48   2290s] (I)       scenicRatioForLayerRelax: 0.00
[12/10 13:15:48   2290s] (I)       detourLimitForLayerRelax: 0.00
[12/10 13:15:48   2290s] (I)       punchThroughDistance   : 500.00
[12/10 13:15:48   2290s] (I)       scenicBound            : 1.15
[12/10 13:15:48   2290s] (I)       maxScenicToAvoidBlk    : 100.00
[12/10 13:15:48   2290s] (I)       source-to-sink ratio   : 0.00
[12/10 13:15:48   2290s] (I)       targetCongestionRatioH : 1.00
[12/10 13:15:48   2290s] (I)       targetCongestionRatioV : 1.00
[12/10 13:15:48   2290s] (I)       layerCongestionRatio   : 0.70
[12/10 13:15:48   2290s] (I)       m1CongestionRatio      : 0.10
[12/10 13:15:48   2290s] (I)       m2m3CongestionRatio    : 0.70
[12/10 13:15:48   2290s] (I)       localRouteEffort       : 1.00
[12/10 13:15:48   2290s] (I)       numSitesBlockedByOneVia: 8.00
[12/10 13:15:48   2290s] (I)       supplyScaleFactorH     : 1.00
[12/10 13:15:48   2290s] (I)       supplyScaleFactorV     : 1.00
[12/10 13:15:48   2290s] (I)       highlight3DOverflowFactor: 0.00
[12/10 13:15:48   2290s] (I)       doubleCutViaModelingRatio: 0.00
[12/10 13:15:48   2290s] (I)       routeVias              : 
[12/10 13:15:48   2290s] (I)       readTROption           : true
[12/10 13:15:48   2290s] (I)       extraSpacingFactor     : 1.00
[12/10 13:15:48   2290s] [NR-eGR] numTracksPerClockWire  : 0
[12/10 13:15:48   2290s] (I)       routeSelectedNetsOnly  : false
[12/10 13:15:48   2290s] (I)       clkNetUseMaxDemand     : false
[12/10 13:15:48   2290s] (I)       extraDemandForClocks   : 0
[12/10 13:15:48   2290s] (I)       steinerRemoveLayers    : false
[12/10 13:15:48   2290s] (I)       demoteLayerScenicScale : 1.00
[12/10 13:15:48   2290s] (I)       nonpreferLayerCostScale : 1.00
[12/10 13:15:48   2290s] (I)       spanningTreeRefinement : false
[12/10 13:15:48   2290s] (I)       spanningTreeRefinementAlpha : -1.00
[12/10 13:15:48   2290s] (I)       before initializing RouteDB syMemory usage = 2856.8 MB
[12/10 13:15:48   2290s] (I)       starting read tracks
[12/10 13:15:48   2290s] (I)       build grid graph
[12/10 13:15:48   2290s] (I)       build grid graph start
[12/10 13:15:48   2290s] [NR-eGR] Layer1 has no routable track
[12/10 13:15:48   2290s] [NR-eGR] Layer2 has single uniform track structure
[12/10 13:15:48   2290s] [NR-eGR] Layer3 has single uniform track structure
[12/10 13:15:48   2290s] [NR-eGR] Layer4 has single uniform track structure
[12/10 13:15:48   2290s] [NR-eGR] Layer5 has single uniform track structure
[12/10 13:15:48   2290s] [NR-eGR] Layer6 has single uniform track structure
[12/10 13:15:48   2290s] [NR-eGR] Layer7 has single uniform track structure
[12/10 13:15:48   2290s] [NR-eGR] Layer8 has single uniform track structure
[12/10 13:15:48   2290s] [NR-eGR] Layer9 has single uniform track structure
[12/10 13:15:48   2290s] [NR-eGR] Layer10 has single uniform track structure
[12/10 13:15:48   2290s] (I)       build grid graph end
[12/10 13:15:48   2290s] (I)       numViaLayers=9
[12/10 13:15:48   2290s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:15:48   2290s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:15:48   2290s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:15:48   2290s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:15:48   2290s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:15:48   2290s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:15:48   2290s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:15:48   2290s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:15:48   2290s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:15:48   2290s] (I)       end build via table
[12/10 13:15:48   2290s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=574404 numBumpBlks=0 numBoundaryFakeBlks=0
[12/10 13:15:48   2290s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/10 13:15:48   2290s] (I)       readDataFromPlaceDB
[12/10 13:15:48   2290s] (I)       Read net information..
[12/10 13:15:48   2290s] [NR-eGR] Read numTotalNets=173200  numIgnoredNets=0
[12/10 13:15:48   2290s] (I)       Read testcase time = 0.022 seconds
[12/10 13:15:48   2290s] 
[12/10 13:15:48   2290s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:15:48   2290s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:15:48   2290s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:15:48   2290s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:15:48   2290s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:15:48   2290s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:15:48   2290s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:15:48   2290s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:15:48   2290s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:15:48   2290s] (I)       build grid graph start
[12/10 13:15:48   2290s] (I)       build grid graph end
[12/10 13:15:48   2290s] (I)       Model blockage into capacity
[12/10 13:15:48   2290s] (I)       Read numBlocks=574404  numPreroutedWires=0  numCapScreens=0
[12/10 13:15:48   2291s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/10 13:15:48   2291s] (I)       blocked area on Layer2 : 354674794400  (11.02%)
[12/10 13:15:48   2291s] (I)       blocked area on Layer3 : 438318249600  (13.62%)
[12/10 13:15:48   2291s] (I)       blocked area on Layer4 : 2452849344800  (76.22%)
[12/10 13:15:48   2291s] (I)       blocked area on Layer5 : 27193974400  (0.85%)
[12/10 13:15:48   2291s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/10 13:15:48   2291s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/10 13:15:48   2291s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/10 13:15:48   2291s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/10 13:15:48   2291s] (I)       blocked area on Layer10 : 0  (0.00%)
[12/10 13:15:48   2291s] (I)       Modeling time = 0.091 seconds
[12/10 13:15:48   2291s] 
[12/10 13:15:48   2291s] (I)       Number of ignored nets = 0
[12/10 13:15:48   2291s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/10 13:15:48   2291s] (I)       Number of clock nets = 1.  Ignored: No
[12/10 13:15:48   2291s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/10 13:15:48   2291s] (I)       Number of special nets = 0.  Ignored: Yes
[12/10 13:15:48   2291s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/10 13:15:48   2291s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/10 13:15:48   2291s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/10 13:15:48   2291s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/10 13:15:48   2291s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 13:15:48   2291s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/10 13:15:48   2291s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2856.8 MB
[12/10 13:15:48   2291s] (I)       Ndr track 0 does not exist
[12/10 13:15:48   2291s] (I)       Layer1  viaCost=200.00
[12/10 13:15:48   2291s] (I)       Layer2  viaCost=200.00
[12/10 13:15:48   2291s] (I)       Layer3  viaCost=100.00
[12/10 13:15:48   2291s] (I)       Layer4  viaCost=100.00
[12/10 13:15:48   2291s] (I)       Layer5  viaCost=100.00
[12/10 13:15:48   2291s] (I)       Layer6  viaCost=100.00
[12/10 13:15:48   2291s] (I)       Layer7  viaCost=100.00
[12/10 13:15:48   2291s] (I)       Layer8  viaCost=100.00
[12/10 13:15:48   2291s] (I)       Layer9  viaCost=100.00
[12/10 13:15:48   2291s] (I)       ---------------------Grid Graph Info--------------------
[12/10 13:15:48   2291s] (I)       routing area        :  (0, 0) - (1795880, 1792000)
[12/10 13:15:48   2291s] (I)       core area           :  (4180, 4200) - (1791700, 1787800)
[12/10 13:15:48   2291s] (I)       Site Width          :   380  (dbu)
[12/10 13:15:48   2291s] (I)       Row Height          :  2800  (dbu)
[12/10 13:15:48   2291s] (I)       GCell Width         :  2800  (dbu)
[12/10 13:15:48   2291s] (I)       GCell Height        :  2800  (dbu)
[12/10 13:15:48   2291s] (I)       grid                :   641   640    10
[12/10 13:15:48   2291s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[12/10 13:15:48   2291s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[12/10 13:15:48   2291s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[12/10 13:15:48   2291s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[12/10 13:15:48   2291s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[12/10 13:15:48   2291s] (I)       First Track Coord   :     0   190   140   450   420   450   980  1010  4340  4370
[12/10 13:15:48   2291s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[12/10 13:15:48   2291s] (I)       Total num of tracks :     0  4726  6400  3206  3200  3206  1066  1069   559   533
[12/10 13:15:48   2291s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/10 13:15:48   2291s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/10 13:15:48   2291s] (I)       --------------------------------------------------------
[12/10 13:15:48   2291s] 
[12/10 13:15:48   2291s] [NR-eGR] ============ Routing rule table ============
[12/10 13:15:48   2291s] [NR-eGR] Rule id 0. Nets 173200 
[12/10 13:15:48   2291s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/10 13:15:48   2291s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[12/10 13:15:48   2291s] [NR-eGR] ========================================
[12/10 13:15:48   2291s] [NR-eGR] 
[12/10 13:15:48   2291s] (I)       After initializing earlyGlobalRoute syMemory usage = 2856.8 MB
[12/10 13:15:48   2291s] (I)       Loading and dumping file time : 0.92 seconds
[12/10 13:15:48   2291s] (I)       ============= Initialization =============
[12/10 13:15:48   2291s] (I)       totalPins=696812  totalGlobalPin=691818 (99.28%)
[12/10 13:15:48   2291s] (I)       total 2D Cap : 6833656 = (3078741 H, 3754915 V)
[12/10 13:15:48   2291s] [NR-eGR] Layer group 1: route 930 net(s) in layer range [4, 10]
[12/10 13:15:48   2291s] (I)       ============  Phase 1a Route ============
[12/10 13:15:48   2291s] (I)       Phase 1a runs 0.02 seconds
[12/10 13:15:48   2291s] (I)       Usage: 116291 = (65378 H, 50913 V) = (2.12% H, 1.36% V) = (9.153e+04um H, 7.128e+04um V)
[12/10 13:15:48   2291s] (I)       
[12/10 13:15:48   2291s] (I)       ============  Phase 1b Route ============
[12/10 13:15:48   2291s] (I)       Usage: 116291 = (65378 H, 50913 V) = (2.12% H, 1.36% V) = (9.153e+04um H, 7.128e+04um V)
[12/10 13:15:48   2291s] (I)       
[12/10 13:15:48   2291s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.628074e+05um
[12/10 13:15:48   2291s] (I)       ============  Phase 1c Route ============
[12/10 13:15:48   2291s] (I)       Usage: 116291 = (65378 H, 50913 V) = (2.12% H, 1.36% V) = (9.153e+04um H, 7.128e+04um V)
[12/10 13:15:48   2291s] (I)       
[12/10 13:15:48   2291s] (I)       ============  Phase 1d Route ============
[12/10 13:15:48   2291s] (I)       Usage: 116291 = (65378 H, 50913 V) = (2.12% H, 1.36% V) = (9.153e+04um H, 7.128e+04um V)
[12/10 13:15:48   2291s] (I)       
[12/10 13:15:48   2291s] (I)       ============  Phase 1e Route ============
[12/10 13:15:48   2291s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:15:48   2291s] (I)       Usage: 116291 = (65378 H, 50913 V) = (2.12% H, 1.36% V) = (9.153e+04um H, 7.128e+04um V)
[12/10 13:15:48   2291s] (I)       
[12/10 13:15:48   2291s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.628074e+05um
[12/10 13:15:48   2291s] [NR-eGR] 
[12/10 13:15:48   2291s] (I)       Phase 1l runs 0.03 seconds
[12/10 13:15:49   2291s] (I)       total 2D Cap : 12970604 = (6805286 H, 6165318 V)
[12/10 13:15:49   2291s] [NR-eGR] Layer group 2: route 172270 net(s) in layer range [2, 10]
[12/10 13:15:49   2291s] (I)       ============  Phase 1a Route ============
[12/10 13:15:49   2291s] (I)       Phase 1a runs 0.40 seconds
[12/10 13:15:49   2291s] (I)       blkAvoiding Routing :  time=0.08  numBlkSegs=0
[12/10 13:15:49   2291s] (I)       Usage: 2143000 = (1085770 H, 1057230 V) = (15.95% H, 17.15% V) = (1.520e+06um H, 1.480e+06um V)
[12/10 13:15:49   2291s] (I)       
[12/10 13:15:49   2291s] (I)       ============  Phase 1b Route ============
[12/10 13:15:49   2292s] (I)       Phase 1b runs 0.10 seconds
[12/10 13:15:49   2292s] (I)       Usage: 2143197 = (1085871 H, 1057326 V) = (15.96% H, 17.15% V) = (1.520e+06um H, 1.480e+06um V)
[12/10 13:15:49   2292s] (I)       
[12/10 13:15:49   2292s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.837668e+06um
[12/10 13:15:49   2292s] (I)       ============  Phase 1c Route ============
[12/10 13:15:49   2292s] (I)       Level2 Grid: 129 x 128
[12/10 13:15:49   2292s] (I)       Phase 1c runs 0.05 seconds
[12/10 13:15:49   2292s] (I)       Usage: 2143197 = (1085871 H, 1057326 V) = (15.96% H, 17.15% V) = (1.520e+06um H, 1.480e+06um V)
[12/10 13:15:49   2292s] (I)       
[12/10 13:15:49   2292s] (I)       ============  Phase 1d Route ============
[12/10 13:15:50   2292s] (I)       Phase 1d runs 0.55 seconds
[12/10 13:15:50   2292s] (I)       Usage: 2143324 = (1085964 H, 1057360 V) = (15.96% H, 17.15% V) = (1.520e+06um H, 1.480e+06um V)
[12/10 13:15:50   2292s] (I)       
[12/10 13:15:50   2292s] (I)       ============  Phase 1e Route ============
[12/10 13:15:50   2292s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:15:50   2292s] (I)       Usage: 2143324 = (1085964 H, 1057360 V) = (15.96% H, 17.15% V) = (1.520e+06um H, 1.480e+06um V)
[12/10 13:15:50   2292s] (I)       
[12/10 13:15:50   2292s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.837846e+06um
[12/10 13:15:50   2292s] [NR-eGR] 
[12/10 13:15:51   2293s] (I)       Phase 1l runs 0.68 seconds
[12/10 13:15:51   2293s] (I)       ============  Phase 1l Route ============
[12/10 13:15:51   2293s] (I)       
[12/10 13:15:51   2293s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/10 13:15:51   2293s] (I)                      OverCon         OverCon         OverCon            
[12/10 13:15:51   2293s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[12/10 13:15:51   2293s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[12/10 13:15:51   2293s] (I)       ------------------------------------------------------------------
[12/10 13:15:51   2293s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:15:51   2293s] (I)       Layer2    4064( 0.99%)     319( 0.08%)      12( 0.00%)   ( 1.07%) 
[12/10 13:15:51   2293s] (I)       Layer3      17( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:15:51   2293s] (I)       Layer4    9284( 2.99%)      72( 0.02%)       0( 0.00%)   ( 3.01%) 
[12/10 13:15:51   2293s] (I)       Layer5      20( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:15:51   2293s] (I)       Layer6      24( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 13:15:51   2293s] (I)       Layer7      21( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 13:15:51   2293s] (I)       Layer8      24( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 13:15:51   2293s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:15:51   2293s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:15:51   2293s] (I)       ------------------------------------------------------------------
[12/10 13:15:51   2293s] (I)       Total    13454( 0.39%)     392( 0.01%)      12( 0.00%)   ( 0.40%) 
[12/10 13:15:51   2293s] (I)       
[12/10 13:15:51   2293s] (I)       Total Global Routing Runtime: 2.74 seconds
[12/10 13:15:51   2293s] (I)       total 2D Cap : 13226782 = (6871098 H, 6355684 V)
[12/10 13:15:51   2293s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/10 13:15:51   2293s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/10 13:15:51   2293s] [NR-eGR] End Peak syMemory usage = 2856.8 MB
[12/10 13:15:51   2293s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.73 seconds
[12/10 13:15:51   2293s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/10 13:15:51   2293s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[12/10 13:15:51   2293s] 
[12/10 13:15:51   2293s] ** np local hotspot detection info verbose **
[12/10 13:15:51   2293s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/10 13:15:51   2293s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/10 13:15:51   2293s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[12/10 13:15:51   2293s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[12/10 13:15:51   2293s] 
[12/10 13:15:51   2293s] #################################################################################
[12/10 13:15:51   2293s] # Design Stage: PreRoute
[12/10 13:15:51   2293s] # Design Name: eyeriss_top
[12/10 13:15:51   2293s] # Design Mode: 45nm
[12/10 13:15:51   2293s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:15:51   2293s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:15:51   2293s] # Signoff Settings: SI Off 
[12/10 13:15:51   2293s] #################################################################################
[12/10 13:15:52   2294s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:15:52   2294s] Calculate delays in Single mode...
[12/10 13:15:52   2294s] Topological Sorting (REAL = 0:00:00.0, MEM = 2854.8M, InitMEM = 2854.8M)
[12/10 13:15:52   2295s] End AAE Lib Interpolated Model. (MEM=2874.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:16:10   2312s] Total number of fetched objects 233300
[12/10 13:16:11   2314s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:01.0)
[12/10 13:16:11   2314s] End delay calculation. (MEM=2874.02 CPU=0:00:19.0 REAL=0:00:19.0)
[12/10 13:16:11   2314s] *** CDM Built up (cpu=0:00:20.2  real=0:00:20.0  mem= 2874.0M) ***
[12/10 13:16:14   2316s] *** Done Building Timing Graph (cpu=0:00:22.7 real=0:00:23.0 totSessionCpu=0:38:37 mem=2874.0M)
[12/10 13:16:14   2316s] Reported timing to dir ./timingReports
[12/10 13:16:14   2316s] **optDesign ... cpu = 0:09:22, real = 0:09:21, mem = 2607.5M, totSessionCpu=0:38:37 **
[12/10 13:16:22   2325s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.000  |
|           TNS (ns):| -0.004  | -0.004  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.050   |     58 (58)      |
|   max_tran     |     57 (84)      |   -0.030   |     57 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.428%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:09:31, real = 0:09:29, mem = 2607.5M, totSessionCpu=0:38:45 **
[12/10 13:16:22   2325s] *** Finished optDesign ***
[12/10 13:16:22   2325s] 
[12/10 13:16:22   2325s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:09:43 real=  0:09:41)
[12/10 13:16:22   2325s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.9 real=0:00:04.7)
[12/10 13:16:22   2325s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:58.0 real=0:00:58.0)
[12/10 13:16:22   2325s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:33.9 real=0:00:33.5)
[12/10 13:16:22   2325s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:03:39 real=  0:03:40)
[12/10 13:16:22   2325s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:01:01 real=  0:01:01)
[12/10 13:16:22   2325s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:59.6 real=0:00:58.6)
[12/10 13:16:22   2325s] Info: pop threads available for lower-level modules during optimization.
[12/10 13:16:23   2325s] <CMD> setDrawView place
[12/10 13:16:23   2325s] <CMD> saveDesign eyeriss_top_pl.enc
[12/10 13:16:23   2325s] #- Begin Save netlist data ... (date=12/10 13:16:23, mem=2607.5M)
[12/10 13:16:23   2325s] Writing Binary DB to eyeriss_top_pl.enc.dat.tmp/eyeriss_top.v.bin ...
[12/10 13:16:23   2325s] #- End Save netlist data ... (date=12/10 13:16:23, total cpu=0:00:00.2, real=0:00:00.0, peak res=1654.3M, current mem=3121.5M)
[12/10 13:16:23   2325s] #- Begin Save AAE data ... (date=12/10 13:16:23, mem=3121.5M)
[12/10 13:16:23   2325s] Saving AAE Data ...
[12/10 13:16:23   2325s] #- End Save AAE data ... (date=12/10 13:16:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1654.3M, current mem=3121.5M)
[12/10 13:16:23   2325s] #- Begin Save clock tree data ... (date=12/10 13:16:23, mem=3121.5M)
[12/10 13:16:23   2325s] #- End Save clock tree data ... (date=12/10 13:16:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1654.3M, current mem=3121.5M)
[12/10 13:16:23   2325s] Saving preference file eyeriss_top_pl.enc.dat.tmp/gui.pref.tcl ...
[12/10 13:16:23   2325s] Saving mode setting ...
[12/10 13:16:23   2325s] Saving global file ...
[12/10 13:16:23   2325s] #- Begin Save floorplan data ... (date=12/10 13:16:23, mem=3121.5M)
[12/10 13:16:23   2325s] Saving floorplan file ...
[12/10 13:16:24   2326s] #- End Save floorplan data ... (date=12/10 13:16:24, total cpu=0:00:00.9, real=0:00:01.0, peak res=1658.7M, current mem=3121.5M)
[12/10 13:16:24   2326s] Saving Drc markers ...
[12/10 13:16:24   2326s] ... No Drc file written since there is no markers found.
[12/10 13:16:24   2326s] #- Begin Save placement data ... (date=12/10 13:16:24, mem=3121.5M)
[12/10 13:16:24   2326s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/10 13:16:24   2326s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3121.5M) ***
[12/10 13:16:24   2326s] #- End Save placement data ... (date=12/10 13:16:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1663.8M, current mem=3121.5M)
[12/10 13:16:24   2326s] #- Begin Save routing data ... (date=12/10 13:16:24, mem=3121.5M)
[12/10 13:16:24   2326s] Saving route file ...
[12/10 13:16:30   2328s] *** Completed saveRoute (cpu=0:00:01.7 real=0:00:06.0 mem=3121.5M) ***
[12/10 13:16:30   2328s] #- End Save routing data ... (date=12/10 13:16:30, total cpu=0:00:01.7, real=0:00:06.0, peak res=1664.2M, current mem=3121.5M)
[12/10 13:16:30   2328s] Saving property file eyeriss_top_pl.enc.dat.tmp/eyeriss_top.prop
[12/10 13:16:30   2328s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3121.5M) ***
[12/10 13:16:30   2328s] #- Begin Save power constraints data ... (date=12/10 13:16:30, mem=3121.5M)
[12/10 13:16:30   2328s] #- End Save power constraints data ... (date=12/10 13:16:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1664.2M, current mem=3121.5M)
[12/10 13:16:30   2328s] Saving rc congestion map eyeriss_top_pl.enc.dat.tmp/eyeriss_top.congmap.gz ...
[12/10 13:16:30   2328s] No integration constraint in the design.
[12/10 13:16:30   2328s] Generated self-contained design eyeriss_top_pl.enc.dat.tmp
[12/10 13:16:30   2328s] *** Message Summary: 0 warning(s), 0 error(s)
[12/10 13:16:30   2328s] 
[12/10 13:16:30   2328s] <CMD> set_ccopt_property update_io_latency false
[12/10 13:16:30   2328s] <CMD> clockDesign -specFile Clock.ctstch -outDir clock_report
[12/10 13:16:30   2328s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[12/10 13:16:30   2328s] **ERROR: (IMPCK-2002):	Cannot open Clock.ctstch: couldn't open "Clock.ctstch": no such file or directory**WARN: (IMPCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
[12/10 13:16:30   2328s] 
[12/10 13:16:30   2328s]   clockDesign
[12/10 13:16:30   2328s]     [-specFile {filename1 filename2 ...}]
[12/10 13:16:30   2328s]     [-genSpecOnly filename]
[12/10 13:16:30   2328s]     [-outDir dirname]
[12/10 13:16:30   2328s]     [-clk clockname]
[12/10 13:16:30   2328s]     [-macromodel filename]
[12/10 13:16:30   2328s]     [-check]
[12/10 13:16:30   2328s]     [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
[12/10 13:16:30   2328s]     [-noDeleteClockTree]
[12/10 13:16:30   2328s]     [-postCTSsdcFile filename]
[12/10 13:16:30   2328s]     [-incrPostCTSsdcFile filename]
[12/10 13:16:30   2328s]     [-pulsedLatch]
[12/10 13:16:30   2328s]     [-honorSDCDontTouch]
[12/10 13:16:30   2328s]     [-preserveAssertion]
[12/10 13:16:30   2328s]     [-skipTimeDesign]
[12/10 13:16:30   2328s]     [-noSkipTimeDesign]
[12/10 13:16:30   2328s]   
[12/10 13:16:30   2328s] 
[12/10 13:16:30   2328s] *** Summary of all messages that are not suppressed in this session:
[12/10 13:16:30   2328s] Severity  ID               Count  Summary                                  
[12/10 13:16:30   2328s] WARNING   IMPCK-9000           1  %s                                       
[12/10 13:16:30   2328s] ERROR     IMPCK-2002           1  Cannot open %s: %s                       
[12/10 13:16:30   2328s] *** Message Summary: 1 warning(s), 1 error(s)
[12/10 13:16:30   2328s] 
[12/10 13:16:30   2328s] <CMD> checkPlace eyeriss_top.checkPlace
[12/10 13:16:30   2328s] #spOpts: N=45 
[12/10 13:16:30   2328s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 13:16:30   2328s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 13:16:31   2329s] Initialize ViaPillar Halo for 170945 instances.
[12/10 13:16:31   2329s] Begin checking placement ... (start mem=2535.2M, init mem=2535.2M)
[12/10 13:16:32   2330s] *info: Placed = 170945        
[12/10 13:16:32   2330s] *info: Unplaced = 0           
[12/10 13:16:32   2330s] Placement Density:64.43%(513529/797055)
[12/10 13:16:32   2330s] Placement Density (including fixed std cells):64.43%(513529/797055)
[12/10 13:16:32   2330s] Finished checkPlace (cpu: total=0:00:01.7, vio checks=0:00:01.2; mem=2535.2M)
[12/10 13:16:32   2330s] <CMD> timeDesign -postCTS -numPaths 200
[12/10 13:16:33   2331s] Start to check current routing status for nets...
[12/10 13:16:33   2331s] Using hname+ instead name for net compare
[12/10 13:16:34   2332s] All nets are already routed correctly.
[12/10 13:16:34   2332s] End to check current routing status for nets (mem=2509.9M)
[12/10 13:16:34   2332s] Effort level <high> specified for reg2reg path_group
[12/10 13:16:37   2335s] #################################################################################
[12/10 13:16:37   2335s] # Design Stage: PreRoute
[12/10 13:16:37   2335s] # Design Name: eyeriss_top
[12/10 13:16:37   2335s] # Design Mode: 45nm
[12/10 13:16:37   2335s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:16:37   2335s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:16:37   2335s] # Signoff Settings: SI Off 
[12/10 13:16:37   2335s] #################################################################################
[12/10 13:16:38   2336s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:16:38   2336s] Calculate delays in Single mode...
[12/10 13:16:38   2336s] Topological Sorting (REAL = 0:00:00.0, MEM = 2530.8M, InitMEM = 2515.9M)
[12/10 13:16:39   2337s] End AAE Lib Interpolated Model. (MEM=2550.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:16:57   2355s] Total number of fetched objects 233300
[12/10 13:16:58   2356s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[12/10 13:16:58   2356s] End delay calculation. (MEM=2759.88 CPU=0:00:18.9 REAL=0:00:19.0)
[12/10 13:16:58   2356s] *** CDM Built up (cpu=0:00:20.2  real=0:00:21.0  mem= 2759.9M) ***
[12/10 13:17:00   2358s] *** Done Building Timing Graph (cpu=0:00:22.7 real=0:00:23.0 totSessionCpu=0:39:19 mem=2759.9M)
[12/10 13:17:08   2366s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.000  |
|           TNS (ns):| -0.004  | -0.004  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.050   |     58 (58)      |
|   max_tran     |     57 (84)      |   -0.030   |     57 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.428%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[12/10 13:17:08   2366s] Total CPU time: 36.27 sec
[12/10 13:17:08   2366s] Total Real time: 36.0 sec
[12/10 13:17:08   2366s] Total Memory Usage: 2533.1875 Mbytes
[12/10 13:17:08   2366s] <CMD> timeDesign -postCTS -hold -numPaths 200
[12/10 13:17:10   2368s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/10 13:17:10   2368s] Type 'man IMPEXT-3493' for more detail.
[12/10 13:17:10   2368s] Start to check current routing status for nets...
[12/10 13:17:10   2368s] Using hname+ instead name for net compare
[12/10 13:17:10   2368s] All nets are already routed correctly.
[12/10 13:17:10   2368s] End to check current routing status for nets (mem=2507.6M)
[12/10 13:17:10   2368s] Extraction called for design 'eyeriss_top' of instances=170945 and nets=234770 using extraction engine 'preRoute' .
[12/10 13:17:10   2368s] PreRoute RC Extraction called for design eyeriss_top.
[12/10 13:17:10   2368s] RC Extraction called in multi-corner(1) mode.
[12/10 13:17:10   2368s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 13:17:10   2368s] Type 'man IMPEXT-6197' for more detail.
[12/10 13:17:10   2368s] RCMode: PreRoute
[12/10 13:17:10   2368s]       RC Corner Indexes            0   
[12/10 13:17:10   2368s] Capacitance Scaling Factor   : 1.00000 
[12/10 13:17:10   2368s] Resistance Scaling Factor    : 1.00000 
[12/10 13:17:10   2368s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 13:17:10   2368s] Clock Res. Scaling Factor    : 1.00000 
[12/10 13:17:10   2368s] Shrink Factor                : 1.00000
[12/10 13:17:10   2368s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 13:17:11   2369s] Initializing multi-corner resistance tables ...
[12/10 13:17:11   2369s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2507.645M)
[12/10 13:17:12   2370s] Effort level <high> specified for reg2reg path_group
[12/10 13:17:15   2373s] #################################################################################
[12/10 13:17:15   2373s] # Design Stage: PreRoute
[12/10 13:17:15   2373s] # Design Name: eyeriss_top
[12/10 13:17:15   2373s] # Design Mode: 45nm
[12/10 13:17:15   2373s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:17:15   2373s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:17:15   2373s] # Signoff Settings: SI Off 
[12/10 13:17:15   2373s] #################################################################################
[12/10 13:17:16   2374s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:17:16   2374s] Calculate delays in Single mode...
[12/10 13:17:16   2374s] Topological Sorting (REAL = 0:00:00.0, MEM = 2530.5M, InitMEM = 2515.7M)
[12/10 13:17:17   2374s] End AAE Lib Interpolated Model. (MEM=2549.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:17:34   2392s] Total number of fetched objects 233300
[12/10 13:17:35   2393s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[12/10 13:17:35   2393s] End delay calculation. (MEM=2759.62 CPU=0:00:18.5 REAL=0:00:18.0)
[12/10 13:17:35   2393s] *** CDM Built up (cpu=0:00:19.8  real=0:00:20.0  mem= 2759.6M) ***
[12/10 13:17:38   2395s] *** Done Building Timing Graph (cpu=0:00:22.2 real=0:00:23.0 totSessionCpu=0:39:56 mem=2759.6M)
[12/10 13:17:40   2398s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 an 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.303  |  0.013  | -0.303  |
|           TNS (ns):|-193.179 |  0.000  |-193.179 |
|    Violating Paths:|  4118   |    0    |  4118   |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

Density: 64.428%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[12/10 13:17:41   2399s] Total CPU time: 32.36 sec
[12/10 13:17:41   2399s] Total Real time: 33.0 sec
[12/10 13:17:41   2399s] Total Memory Usage: 2507.644531 Mbytes
[12/10 13:17:41   2399s] <CMD> optDesign -postCTS -numPaths 200
[12/10 13:17:41   2399s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/10 13:17:41   2399s] #spOpts: N=45 
[12/10 13:17:41   2399s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 13:17:41   2399s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 13:17:44   2402s] #spOpts: N=45 mergeVia=F 
[12/10 13:17:44   2402s] GigaOpt running with 1 threads.
[12/10 13:17:44   2402s] Info: 1 threads available for lower-level modules during optimization.
[12/10 13:17:44   2402s] #spOpts: N=45 mergeVia=F 
[12/10 13:17:45   2403s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2519.7M, totSessionCpu=0:40:03 **
[12/10 13:17:45   2403s] *** optDesign -postCTS ***
[12/10 13:17:45   2403s] DRC Margin: user margin 0.0; extra margin 0.2
[12/10 13:17:45   2403s] Hold Target Slack: user slack 0
[12/10 13:17:45   2403s] Setup Target Slack: user slack 0; extra slack 0.1
[12/10 13:17:45   2403s] setUsefulSkewMode -ecoRoute false
[12/10 13:17:45   2403s] Multi-VT timing optimization disabled based on library information.
[12/10 13:17:45   2403s] Summary for sequential cells identification: 
[12/10 13:17:45   2403s] Identified SBFF number: 16
[12/10 13:17:45   2403s] Identified MBFF number: 0
[12/10 13:17:45   2403s] Identified SB Latch number: 0
[12/10 13:17:45   2403s] Identified MB Latch number: 0
[12/10 13:17:45   2403s] Not identified SBFF number: 0
[12/10 13:17:45   2403s] Not identified MBFF number: 0
[12/10 13:17:45   2403s] Not identified SB Latch number: 0
[12/10 13:17:45   2403s] Not identified MB Latch number: 0
[12/10 13:17:45   2403s] Number of sequential cells which are not FFs: 13
[12/10 13:17:45   2403s] 
[12/10 13:17:45   2403s] Start to check current routing status for nets...
[12/10 13:17:45   2403s] Using hname+ instead name for net compare
[12/10 13:17:45   2403s] All nets are already routed correctly.
[12/10 13:17:45   2403s] End to check current routing status for nets (mem=2517.7M)
[12/10 13:17:46   2404s] #################################################################################
[12/10 13:17:46   2404s] # Design Stage: PreRoute
[12/10 13:17:46   2404s] # Design Name: eyeriss_top
[12/10 13:17:46   2404s] # Design Mode: 45nm
[12/10 13:17:46   2404s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:17:46   2404s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:17:46   2404s] # Signoff Settings: SI Off 
[12/10 13:17:46   2404s] #################################################################################
[12/10 13:17:47   2405s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:17:47   2405s] Calculate delays in Single mode...
[12/10 13:17:47   2405s] Topological Sorting (REAL = 0:00:00.0, MEM = 2530.5M, InitMEM = 2515.7M)
[12/10 13:17:47   2405s] End AAE Lib Interpolated Model. (MEM=2549.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:18:05   2423s] Total number of fetched objects 233300
[12/10 13:18:06   2424s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[12/10 13:18:06   2424s] End delay calculation. (MEM=2759.62 CPU=0:00:18.3 REAL=0:00:18.0)
[12/10 13:18:06   2424s] *** CDM Built up (cpu=0:00:19.5  real=0:00:20.0  mem= 2759.6M) ***
[12/10 13:18:08   2426s] *** Done Building Timing Graph (cpu=0:00:21.6 real=0:00:22.0 totSessionCpu=0:40:26 mem=2759.6M)
[12/10 13:18:11   2429s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.001  |
|           TNS (ns):| -0.004  |
|    Violating Paths:|    7    |
|          All Paths:|1.71e+05 |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.050   |     58 (58)      |
|   max_tran     |     57 (84)      |   -0.030   |     57 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.428%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 2530.9M, totSessionCpu=0:40:30 **
[12/10 13:18:11   2429s] ** INFO : this run is activating low effort ccoptDesign flow
[12/10 13:18:11   2429s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:18:11   2429s] ### Creating PhyDesignMc. totSessionCpu=0:40:30 mem=2530.9M
[12/10 13:18:11   2429s] #spOpts: N=45 mergeVia=F 
[12/10 13:18:11   2429s] ### Creating PhyDesignMc, finished. totSessionCpu=0:40:30 mem=2530.9M
[12/10 13:18:13   2431s] *** Starting optimizing excluded clock nets MEM= 2530.9M) ***
[12/10 13:18:13   2431s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.1  MEM= 2530.9M) ***
[12/10 13:18:13   2431s] *** Starting optimizing excluded clock nets MEM= 2530.9M) ***
[12/10 13:18:13   2431s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2530.9M) ***
[12/10 13:18:17   2435s] Begin: GigaOpt DRV Optimization
[12/10 13:18:17   2435s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:18:17   2435s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:18:17   2435s] ### Creating PhyDesignMc. totSessionCpu=0:40:36 mem=2548.9M
[12/10 13:18:17   2435s] #spOpts: N=45 
[12/10 13:18:18   2436s] ### Creating PhyDesignMc, finished. totSessionCpu=0:40:36 mem=2548.9M
[12/10 13:18:18   2436s] ### Creating LA Mngr. totSessionCpu=0:40:36 mem=2548.9M
[12/10 13:18:18   2436s] ### Creating LA Mngr, finished. totSessionCpu=0:40:36 mem=2548.9M
[12/10 13:18:19   2437s] ### Creating LA Mngr. totSessionCpu=0:40:37 mem=2692.7M
[12/10 13:18:19   2437s] ### Creating LA Mngr, finished. totSessionCpu=0:40:37 mem=2692.7M
[12/10 13:18:20   2438s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:18:20   2438s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[12/10 13:18:20   2438s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:18:20   2438s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[12/10 13:18:20   2438s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:18:21   2439s] Info: violation cost 27161.007812 (cap = 26981.750000, tran = 179.258926, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:18:21   2439s] |    61   |   137   |    -0.04   |    57   |     57  |    -0.05   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  64.43  |            |           |
[12/10 13:18:22   2440s] Info: violation cost 7763.628418 (cap = 7584.488281, tran = 179.142838, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:18:22   2440s] |    57   |   114   |    -0.04   |    57   |     57  |    -0.00   |     0   |     0   |     0   |     0   | -0.09 |         20|          0|          4|  64.43  |   0:00:01.0|    2785.0M|
[12/10 13:18:22   2440s] Info: violation cost 7352.644531 (cap = 7173.502930, tran = 179.142838, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:18:22   2440s] |    57   |   114   |    -0.04   |    57   |     57  |    -0.00   |     0   |     0   |     0   |     0   | -0.12 |          4|          0|          0|  64.43  |   0:00:00.0|    2785.0M|
[12/10 13:18:22   2440s] Info: violation cost 7352.644531 (cap = 7173.502930, tran = 179.142838, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:18:22   2441s] |    57   |   114   |    -0.04   |    57   |     57  |    -0.00   |     0   |     0   |     0   |     0   | -0.12 |          0|          0|          0|  64.43  |   0:00:00.0|    2771.8M|
[12/10 13:18:22   2441s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:18:22   2441s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:18:22   2441s] Layer 4 has 873 constrained nets 
[12/10 13:18:22   2441s] Layer 7 has 56 constrained nets 
[12/10 13:18:22   2441s] Layer 9 has 1 constrained nets 
[12/10 13:18:22   2441s] **** End NDR-Layer Usage Statistics ****
[12/10 13:18:22   2441s] 
[12/10 13:18:22   2441s] 
[12/10 13:18:22   2441s] =======================================================================
[12/10 13:18:22   2441s]                 Reasons for remaining drv violations
[12/10 13:18:22   2441s] =======================================================================
[12/10 13:18:22   2441s] *info: Total 57 net(s) still have violations after Drv fixing.
[12/10 13:18:22   2441s] 
[12/10 13:18:22   2441s] MultiBuffering failure reasons
[12/10 13:18:22   2441s] ------------------------------------------------
[12/10 13:18:22   2441s] *info:    57 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
[12/10 13:18:22   2441s] 
[12/10 13:18:22   2441s] SingleBuffering failure reasons
[12/10 13:18:22   2441s] ------------------------------------------------
[12/10 13:18:22   2441s] *info:    54 net(s): Could not be fixed because buffering engine can't find a solution.
[12/10 13:18:22   2441s] *info:     3 net(s): Could not be fixed because no move is found.
[12/10 13:18:22   2441s] 
[12/10 13:18:22   2441s] Resizing failure reasons
[12/10 13:18:22   2441s] ------------------------------------------------
[12/10 13:18:22   2441s] *info:    57 net(s): Could not be fixed because of internal reason: FTermNode.
[12/10 13:18:22   2441s] 
[12/10 13:18:22   2441s] 
[12/10 13:18:22   2441s] *** Finish DRV Fixing (cpu=0:00:03.8 real=0:00:03.0 mem=2771.8M) ***
[12/10 13:18:22   2441s] 
[12/10 13:18:23   2442s] *** Starting refinePlace (0:40:42 mem=2787.8M) ***
[12/10 13:18:24   2442s] Total net bbox length = 2.396e+06 (1.224e+06 1.172e+06) (ext = 4.325e+03)
[12/10 13:18:24   2442s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:18:24   2442s] default core: bins with density >  0.75 = 19.6 % ( 802 / 4096 )
[12/10 13:18:24   2442s] Density distribution unevenness ratio = 7.924%
[12/10 13:18:24   2442s] RPlace IncrNP Skipped
[12/10 13:18:24   2442s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2787.8MB) @(0:40:42 - 0:40:42).
[12/10 13:18:24   2442s] Starting refinePlace ...
[12/10 13:18:24   2442s] default core: bins with density >  0.75 = 19.6 % ( 802 / 4096 )
[12/10 13:18:24   2442s] Density distribution unevenness ratio = 7.924%
[12/10 13:18:24   2442s]   Spread Effort: high, pre-route mode, useDDP on.
[12/10 13:18:24   2442s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2832.1MB) @(0:40:43 - 0:40:43).
[12/10 13:18:24   2442s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:18:24   2442s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 13:18:26   2444s] Move report: legalization moves 17 insts, mean move: 0.99 um, max move: 2.35 um
[12/10 13:18:26   2444s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OFC17353_n_1047): (114.38, 630.70) --> (115.33, 629.30)
[12/10 13:18:26   2444s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:02.0, mem=2832.1MB) @(0:40:43 - 0:40:45).
[12/10 13:18:26   2444s] Move report: Detail placement moves 17 insts, mean move: 0.99 um, max move: 2.35 um
[12/10 13:18:26   2444s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OFC17353_n_1047): (114.38, 630.70) --> (115.33, 629.30)
[12/10 13:18:26   2444s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2832.1MB
[12/10 13:18:26   2444s] Statistics of distance of Instance movement in refine placement:
[12/10 13:18:26   2444s]   maximum (X+Y) =         2.35 um
[12/10 13:18:26   2444s]   inst (buf_array_inst_ifmap_buffer_inst/FE_OFC17353_n_1047) with max move: (114.38, 630.7) -> (115.33, 629.3)
[12/10 13:18:26   2444s]   mean    (X+Y) =         0.99 um
[12/10 13:18:26   2444s] Summary Report:
[12/10 13:18:26   2444s] Instances move: 17 (out of 170969 movable)
[12/10 13:18:26   2444s] Instances flipped: 0
[12/10 13:18:26   2444s] Mean displacement: 0.99 um
[12/10 13:18:26   2444s] Max displacement: 2.35 um (Instance: buf_array_inst_ifmap_buffer_inst/FE_OFC17353_n_1047) (114.38, 630.7) -> (115.33, 629.3)
[12/10 13:18:26   2444s] 	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X4
[12/10 13:18:26   2444s] Total instances moved : 17
[12/10 13:18:26   2445s] Total net bbox length = 2.396e+06 (1.224e+06 1.172e+06) (ext = 4.337e+03)
[12/10 13:18:26   2445s] Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2832.1MB
[12/10 13:18:26   2445s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=2832.1MB) @(0:40:42 - 0:40:45).
[12/10 13:18:26   2445s] *** Finished refinePlace (0:40:45 mem=2832.1M) ***
[12/10 13:18:27   2445s] *** maximum move = 2.35 um ***
[12/10 13:18:27   2445s] *** Finished re-routing un-routed nets (2832.1M) ***
[12/10 13:18:27   2446s] 
[12/10 13:18:27   2446s] *** Finish Physical Update (cpu=0:00:05.3 real=0:00:05.0 mem=2832.1M) ***
[12/10 13:18:28   2446s] End: GigaOpt DRV Optimization
[12/10 13:18:28   2446s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/10 13:18:31   2449s] 
------------------------------------------------------------
     Summary (cpu=0.19min real=0.18min mem=2612.0M)                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.118  |
|           TNS (ns):| -15.635 |
|    Violating Paths:|   918   |
|          All Paths:|1.71e+05 |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.004   |     58 (58)      |
|   max_tran     |     57 (86)      |   -0.030   |     57 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.431%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:46, mem = 2612.0M, totSessionCpu=0:40:50 **
[12/10 13:18:31   2450s] *** Timing NOT met, worst failing slack is -0.118
[12/10 13:18:31   2450s] *** Check timing (0:00:00.1)
[12/10 13:18:31   2450s] Begin: GigaOpt Optimization in TNS mode
[12/10 13:18:32   2450s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:18:32   2450s] PhyDesignGrid: maxLocalDensity 0.95
[12/10 13:18:32   2450s] ### Creating PhyDesignMc. totSessionCpu=0:40:51 mem=2612.0M
[12/10 13:18:32   2450s] #spOpts: N=45 
[12/10 13:18:32   2451s] ### Creating PhyDesignMc, finished. totSessionCpu=0:40:51 mem=2612.0M
[12/10 13:18:33   2451s] ### Creating LA Mngr. totSessionCpu=0:40:52 mem=2612.0M
[12/10 13:18:33   2451s] ### Creating LA Mngr, finished. totSessionCpu=0:40:52 mem=2612.0M
[12/10 13:18:34   2452s] *info: 1 clock net excluded
[12/10 13:18:34   2453s] *info: 2 special nets excluded.
[12/10 13:18:34   2453s] *info: 1468 no-driver nets excluded.
[12/10 13:18:36   2454s] Effort level <high> specified for reg2reg path_group
[12/10 13:18:43   2462s] ** GigaOpt Optimizer WNS Slack -0.118 TNS Slack -15.636 Density 64.43
[12/10 13:18:43   2462s] Optimizer TNS Opt
[12/10 13:18:44   2462s] Active Path Group: reg2reg  
[12/10 13:18:44   2463s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:18:44   2463s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 13:18:44   2463s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:18:44   2463s] |  -0.014|   -0.118|  -0.018|  -15.636|    64.43%|   0:00:00.0| 2787.0M|        an|  reg2reg| buf_array_inst_ifmap_buffer_inst/data_o_reg[8]/D   |
[12/10 13:18:46   2465s] |   0.000|   -0.118|   0.000|  -15.618|    64.43%|   0:00:02.0| 2998.6M|        an|       NA| NA                                                 |
[12/10 13:18:46   2465s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:18:46   2465s] 
[12/10 13:18:46   2465s] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:02.0 mem=2998.6M) ***
[12/10 13:18:46   2465s] 
[12/10 13:18:46   2465s] *** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:02.0 mem=2998.6M) ***
[12/10 13:18:46   2465s] ** GigaOpt Optimizer WNS Slack -0.118 TNS Slack -15.618 Density 64.43
[12/10 13:18:47   2466s] *** Starting refinePlace (0:41:06 mem=2998.6M) ***
[12/10 13:18:47   2466s] Total net bbox length = 2.396e+06 (1.224e+06 1.172e+06) (ext = 4.337e+03)
[12/10 13:18:47   2466s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:18:47   2466s] default core: bins with density >  0.75 = 19.6 % ( 802 / 4096 )
[12/10 13:18:47   2466s] Density distribution unevenness ratio = 7.923%
[12/10 13:18:47   2466s] RPlace IncrNP Skipped
[12/10 13:18:47   2466s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2998.6MB) @(0:41:07 - 0:41:07).
[12/10 13:18:47   2466s] Starting refinePlace ...
[12/10 13:18:47   2466s] default core: bins with density >  0.75 = 19.6 % ( 802 / 4096 )
[12/10 13:18:47   2466s] Density distribution unevenness ratio = 7.923%
[12/10 13:18:48   2467s]   Spread Effort: high, pre-route mode, useDDP on.
[12/10 13:18:48   2467s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=2998.6MB) @(0:41:07 - 0:41:07).
[12/10 13:18:48   2467s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:18:48   2467s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 13:18:50   2468s] Move report: legalization moves 23 insts, mean move: 0.97 um, max move: 1.59 um
[12/10 13:18:50   2468s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OFC14783_n): (71.25, 535.50) --> (71.44, 536.90)
[12/10 13:18:50   2468s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2998.6MB) @(0:41:07 - 0:41:09).
[12/10 13:18:50   2468s] Move report: Detail placement moves 23 insts, mean move: 0.97 um, max move: 1.59 um
[12/10 13:18:50   2468s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OFC14783_n): (71.25, 535.50) --> (71.44, 536.90)
[12/10 13:18:50   2468s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 2998.6MB
[12/10 13:18:50   2468s] Statistics of distance of Instance movement in refine placement:
[12/10 13:18:50   2468s]   maximum (X+Y) =         1.59 um
[12/10 13:18:50   2468s]   inst (buf_array_inst_ifmap_buffer_inst/FE_OFC14783_n) with max move: (71.25, 535.5) -> (71.44, 536.9)
[12/10 13:18:50   2468s]   mean    (X+Y) =         0.97 um
[12/10 13:18:50   2468s] Summary Report:
[12/10 13:18:50   2468s] Instances move: 23 (out of 170972 movable)
[12/10 13:18:50   2468s] Instances flipped: 0
[12/10 13:18:50   2468s] Mean displacement: 0.97 um
[12/10 13:18:50   2468s] Max displacement: 1.59 um (Instance: buf_array_inst_ifmap_buffer_inst/FE_OFC14783_n) (71.25, 535.5) -> (71.44, 536.9)
[12/10 13:18:50   2468s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
[12/10 13:18:50   2468s] Total instances moved : 23
[12/10 13:18:50   2469s] Total net bbox length = 2.396e+06 (1.224e+06 1.172e+06) (ext = 4.337e+03)
[12/10 13:18:50   2469s] Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2998.6MB
[12/10 13:18:50   2469s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:03.0, mem=2998.6MB) @(0:41:06 - 0:41:09).
[12/10 13:18:50   2469s] *** Finished refinePlace (0:41:09 mem=2998.6M) ***
[12/10 13:18:50   2469s] *** maximum move = 1.59 um ***
[12/10 13:18:50   2469s] *** Finished re-routing un-routed nets (2998.6M) ***
[12/10 13:18:51   2470s] 
[12/10 13:18:51   2470s] *** Finish Physical Update (cpu=0:00:05.0 real=0:00:05.0 mem=2998.6M) ***
[12/10 13:18:52   2471s] ** GigaOpt Optimizer WNS Slack -0.118 TNS Slack -15.618 Density 64.43
[12/10 13:18:52   2471s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:18:52   2471s] Layer 4 has 872 constrained nets 
[12/10 13:18:52   2471s] Layer 7 has 60 constrained nets 
[12/10 13:18:52   2471s] Layer 9 has 1 constrained nets 
[12/10 13:18:52   2471s] **** End NDR-Layer Usage Statistics ****
[12/10 13:18:52   2471s] 
[12/10 13:18:52   2471s] *** Finish post-CTS Setup Fixing (cpu=0:00:16.7 real=0:00:17.0 mem=2998.6M) ***
[12/10 13:18:52   2471s] 
[12/10 13:18:52   2471s] End: GigaOpt Optimization in TNS mode
[12/10 13:18:52   2471s] Begin: GigaOpt Optimization in WNS mode
[12/10 13:18:52   2471s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:18:52   2471s] PhyDesignGrid: maxLocalDensity 1.00
[12/10 13:18:52   2471s] ### Creating PhyDesignMc. totSessionCpu=0:41:12 mem=2619.2M
[12/10 13:18:52   2471s] #spOpts: N=45 
[12/10 13:18:53   2472s] ### Creating PhyDesignMc, finished. totSessionCpu=0:41:12 mem=2617.2M
[12/10 13:18:53   2473s] ### Creating LA Mngr. totSessionCpu=0:41:13 mem=2621.2M
[12/10 13:18:53   2473s] ### Creating LA Mngr, finished. totSessionCpu=0:41:13 mem=2621.2M
[12/10 13:18:54   2474s] *info: 1 clock net excluded
[12/10 13:18:54   2474s] *info: 2 special nets excluded.
[12/10 13:18:55   2474s] *info: 1468 no-driver nets excluded.
[12/10 13:18:57   2476s] ** GigaOpt Optimizer WNS Slack -0.118 TNS Slack -15.618 Density 64.43
[12/10 13:18:57   2476s] Optimizer WNS Pass 0
[12/10 13:18:57   2477s] Active Path Group: reg2reg  
[12/10 13:18:58   2477s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:18:58   2477s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 13:18:58   2477s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:18:58   2477s] |   0.000|   -0.118|   0.000|  -15.618|    64.43%|   0:00:01.0| 2788.7M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[4].internal_ro |
[12/10 13:18:58   2477s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:19:09   2489s] |   0.000|   -0.118|   0.000|  -15.618|    64.47%|   0:00:11.0| 3000.7M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[0].top_row.pe_ |
[12/10 13:19:09   2489s] |        |         |        |         |          |            |        |          |         | inst_psum_r_reg[15]/D                              |
[12/10 13:19:11   2490s] |   0.001|   -0.118|   0.000|  -15.618|    64.49%|   0:00:02.0| 3000.7M|        an|  reg2reg| noc_inst/pe_array_inst_rows[4].cols[0].internal_ro |
[12/10 13:19:11   2490s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:19:14   2493s] |   0.003|   -0.118|   0.000|  -15.621|    64.50%|   0:00:03.0| 3000.7M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[0].internal_ro |
[12/10 13:19:14   2493s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:19:19   2498s] |   0.004|   -0.118|   0.000|  -15.621|    64.52%|   0:00:05.0| 3132.0M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[0].internal_ro |
[12/10 13:19:19   2498s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:19:21   2500s] |   0.005|   -0.118|   0.000|  -15.621|    64.54%|   0:00:02.0| 3132.0M|        an|  reg2reg| noc_inst/pe_array_inst_rows[3].cols[0].internal_ro |
[12/10 13:19:21   2500s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[15]/D                        |
[12/10 13:19:24   2503s] |   0.007|   -0.118|   0.000|  -15.620|    64.55%|   0:00:03.0| 3132.0M|        an|  reg2reg| noc_inst/pe_array_inst_rows[1].cols[0].internal_ro |
[12/10 13:19:24   2503s] |        |         |        |         |          |            |        |          |         | ws.pe_inst/psum_r_reg[11]/D                        |
[12/10 13:19:32   2511s] |   0.009|   -0.118|   0.000|  -15.620|    64.57%|   0:00:08.0| 3120.0M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[3].top_row.pe_ |
[12/10 13:19:32   2511s] |        |         |        |         |          |            |        |          |         | inst/psum_r_reg[15]/D                              |
[12/10 13:19:32   2511s] |   0.009|   -0.118|   0.000|  -15.620|    64.57%|   0:00:00.0| 3120.0M|        an|  reg2reg| noc_inst/pe_array_inst_rows[0].cols[3].top_row.pe_ |
[12/10 13:19:32   2511s] |        |         |        |         |          |            |        |          |         | inst/psum_r_reg[15]/D                              |
[12/10 13:19:32   2511s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:19:32   2511s] 
[12/10 13:19:32   2511s] *** Finish Core Optimize Step (cpu=0:00:34.0 real=0:00:35.0 mem=3120.0M) ***
[12/10 13:19:32   2511s] Active Path Group: default 
[12/10 13:19:32   2511s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:19:32   2511s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 13:19:32   2511s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:19:32   2511s] |  -0.118|   -0.118| -15.620|  -15.620|    64.57%|   0:00:00.0| 3120.0M|        an|  default| noc_inst/genblk1[2].psum_fifo_inst/dout_reg[13]/D  |
[12/10 13:19:32   2511s] |  -0.093|   -0.093| -14.295|  -14.295|    64.57%|   0:00:00.0| 3120.0M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[10]/D  |
[12/10 13:19:32   2511s] |  -0.088|   -0.088| -13.724|  -13.724|    64.57%|   0:00:00.0| 3120.0M|        an|  default| noc_inst/genblk1[5].psum_fifo_inst_dout_reg[12]/D  |
[12/10 13:19:32   2512s] |  -0.072|   -0.072| -13.267|  -13.267|    64.57%|   0:00:00.0| 3120.0M|        an|  default| noc_inst/genblk1[1].psum_fifo_inst/dout_reg[9]/D   |
[12/10 13:19:33   2512s] |  -0.057|   -0.057| -12.205|  -12.205|    64.57%|   0:00:01.0| 3120.0M|        an|  default| noc_inst/genblk1[4].psum_fifo_inst_dout_reg[10]/D  |
[12/10 13:19:33   2512s] |  -0.048|   -0.048| -10.492|  -10.492|    64.57%|   0:00:00.0| 3120.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[6]/D   |
[12/10 13:19:33   2512s] |  -0.038|   -0.038| -10.337|  -10.337|    64.57%|   0:00:00.0| 3120.0M|        an|  default| noc_inst/genblk1[0].psum_fifo_inst_dout_reg[6]/D   |
[12/10 13:19:33   2512s] |  -0.031|   -0.031|  -9.377|   -9.377|    64.57%|   0:00:00.0| 3120.0M|        an|  default| buf_array_inst_ifmap_buffer_inst/mem_reg[129][8]/S |
[12/10 13:19:33   2512s] |        |         |        |         |          |            |        |          |         | E                                                  |
[12/10 13:19:33   2512s] |  -0.026|   -0.026|  -4.419|   -4.419|    64.57%|   0:00:00.0| 3120.0M|        an|  default| noc_inst/genblk1[3].psum_fifo_inst_dout_reg[14]/D  |
[12/10 13:19:33   2512s] |  -0.021|   -0.021|  -3.047|   -3.047|    64.57%|   0:00:00.0| 3120.0M|        an|  default| buf_array_inst_ifmap_buffer_inst/mem_reg[926][2]/S |
[12/10 13:19:33   2512s] |        |         |        |         |          |            |        |          |         | E                                                  |
[12/10 13:19:33   2512s] |  -0.015|   -0.015|  -1.696|   -1.696|    64.58%|   0:00:00.0| 3120.0M|        an|  default| buf_array_inst_ifmap_buffer_inst/mem_reg[926][2]/S |
[12/10 13:19:33   2512s] |        |         |        |         |          |            |        |          |         | E                                                  |
[12/10 13:19:33   2513s] |  -0.010|   -0.010|  -0.514|   -0.514|    64.58%|   0:00:00.0| 3120.0M|        an|  default| buf_array_inst_ifmap_buffer_inst/mem_reg[266][8]/S |
[12/10 13:19:33   2513s] |        |         |        |         |          |            |        |          |         | E                                                  |
[12/10 13:19:34   2513s] |  -0.008|   -0.008|  -0.088|   -0.088|    64.58%|   0:00:01.0| 3120.0M|        an|  default| noc_inst/genblk1[3].psum_fifo_inst_dout_reg[0]/D   |
[12/10 13:19:34   2513s] |  -0.004|   -0.004|  -0.044|   -0.044|    64.58%|   0:00:00.0| 3120.0M|        an|  default| noc_inst/genblk1[3].psum_fifo_inst_dout_reg[6]/D   |
[12/10 13:19:34   2513s] |   0.000|    0.000|   0.000|    0.000|    64.58%|   0:00:00.0| 3120.0M|        an|  default| noc_inst/genblk1[3].psum_fifo_inst_dout_reg[1]/D   |
[12/10 13:19:35   2514s] |   0.000|    0.000|   0.000|    0.000|    64.58%|   0:00:01.0| 3120.0M|        an|  default| noc_inst/genblk1[3].psum_fifo_inst_dout_reg[1]/D   |
[12/10 13:19:35   2514s] |   0.004|    0.004|   0.000|    0.000|    64.58%|   0:00:00.0| 3120.0M|        an|  default| noc_inst/genblk1[2].psum_fifo_inst/dout_reg[1]/D   |
[12/10 13:19:35   2514s] |   0.006|    0.006|   0.000|    0.000|    64.59%|   0:00:00.0| 3120.0M|        an|  default| noc_inst/genblk1[3].psum_fifo_inst_dout_reg[12]/D  |
[12/10 13:19:36   2515s] |   0.011|    0.009|   0.000|    0.000|    64.59%|   0:00:01.0| 3120.0M|        an|  default| noc_inst/genblk1[5].psum_fifo_inst_dout_reg[7]/D   |
[12/10 13:19:36   2515s] |   0.011|    0.009|   0.000|    0.000|    64.59%|   0:00:00.0| 3120.0M|        an|  default| noc_inst/genblk1[5].psum_fifo_inst_dout_reg[7]/D   |
[12/10 13:19:36   2515s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 13:19:36   2515s] 
[12/10 13:19:36   2515s] *** Finish Core Optimize Step (cpu=0:00:04.0 real=0:00:04.0 mem=3120.0M) ***
[12/10 13:19:36   2515s] 
[12/10 13:19:36   2515s] *** Finished Optimize Step Cumulative (cpu=0:00:38.3 real=0:00:39.0 mem=3120.0M) ***
[12/10 13:19:36   2515s] ** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 64.59
[12/10 13:19:37   2516s] *** Starting refinePlace (0:41:57 mem=3120.0M) ***
[12/10 13:19:37   2516s] Total net bbox length = 2.400e+06 (1.226e+06 1.174e+06) (ext = 4.358e+03)
[12/10 13:19:37   2516s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:19:37   2516s] default core: bins with density >  0.75 = 19.9 % ( 815 / 4096 )
[12/10 13:19:37   2516s] Density distribution unevenness ratio = 7.813%
[12/10 13:19:37   2516s] RPlace IncrNP Skipped
[12/10 13:19:37   2516s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3120.0MB) @(0:41:57 - 0:41:57).
[12/10 13:19:37   2516s] Starting refinePlace ...
[12/10 13:19:37   2517s] default core: bins with density >  0.75 = 19.9 % ( 815 / 4096 )
[12/10 13:19:37   2517s] Density distribution unevenness ratio = 7.813%
[12/10 13:19:39   2519s]   Spread Effort: high, pre-route mode, useDDP on.
[12/10 13:19:39   2519s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:02.0, mem=3120.0MB) @(0:41:57 - 0:41:59).
[12/10 13:19:39   2519s] Move report: preRPlace moves 1818 insts, mean move: 0.45 um, max move: 2.73 um
[12/10 13:19:39   2519s] 	Max move on inst (noc_inst/FE_RC_7499_0): (382.85, 310.10) --> (384.18, 311.50)
[12/10 13:19:39   2519s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[12/10 13:19:39   2519s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 13:19:41   2520s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:19:41   2520s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=3120.0MB) @(0:41:59 - 0:42:01).
[12/10 13:19:41   2521s] Move report: Detail placement moves 1818 insts, mean move: 0.45 um, max move: 2.73 um
[12/10 13:19:41   2521s] 	Max move on inst (noc_inst/FE_RC_7499_0): (382.85, 310.10) --> (384.18, 311.50)
[12/10 13:19:41   2521s] 	Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 3120.0MB
[12/10 13:19:41   2521s] Statistics of distance of Instance movement in refine placement:
[12/10 13:19:41   2521s]   maximum (X+Y) =         2.73 um
[12/10 13:19:41   2521s]   inst (noc_inst/FE_RC_7499_0) with max move: (382.85, 310.1) -> (384.18, 311.5)
[12/10 13:19:41   2521s]   mean    (X+Y) =         0.45 um
[12/10 13:19:41   2521s] Total instances flipped for legalization: 4
[12/10 13:19:41   2521s] Summary Report:
[12/10 13:19:41   2521s] Instances move: 1818 (out of 171712 movable)
[12/10 13:19:41   2521s] Instances flipped: 4
[12/10 13:19:41   2521s] Mean displacement: 0.45 um
[12/10 13:19:41   2521s] Max displacement: 2.73 um (Instance: noc_inst/FE_RC_7499_0) (382.85, 310.1) -> (384.18, 311.5)
[12/10 13:19:41   2521s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[12/10 13:19:41   2521s] Total instances moved : 1818
[12/10 13:19:41   2521s] Total net bbox length = 2.401e+06 (1.226e+06 1.174e+06) (ext = 4.358e+03)
[12/10 13:19:41   2521s] Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 3120.0MB
[12/10 13:19:41   2521s] [CPU] RefinePlace/total (cpu=0:00:04.4, real=0:00:04.0, mem=3120.0MB) @(0:41:57 - 0:42:01).
[12/10 13:19:41   2521s] *** Finished refinePlace (0:42:01 mem=3120.0M) ***
[12/10 13:19:42   2521s] *** maximum move = 2.73 um ***
[12/10 13:19:42   2521s] *** Finished re-routing un-routed nets (3120.0M) ***
[12/10 13:19:43   2522s] 
[12/10 13:19:43   2522s] *** Finish Physical Update (cpu=0:00:07.1 real=0:00:07.0 mem=3120.0M) ***
[12/10 13:19:43   2523s] ** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 64.59
[12/10 13:19:43   2523s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:19:43   2523s] Layer 4 has 907 constrained nets 
[12/10 13:19:43   2523s] Layer 7 has 68 constrained nets 
[12/10 13:19:43   2523s] Layer 9 has 1 constrained nets 
[12/10 13:19:43   2523s] **** End NDR-Layer Usage Statistics ****
[12/10 13:19:43   2523s] 
[12/10 13:19:43   2523s] *** Finish post-CTS Setup Fixing (cpu=0:00:47.3 real=0:00:47.0 mem=3120.0M) ***
[12/10 13:19:43   2523s] 
[12/10 13:19:44   2523s] End: GigaOpt Optimization in WNS mode
[12/10 13:19:44   2523s] **INFO: Flow update: Design timing is met.
[12/10 13:19:44   2523s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:19:44   2524s] ### Creating LA Mngr. totSessionCpu=0:42:04 mem=2638.5M
[12/10 13:19:44   2524s] ### Creating LA Mngr, finished. totSessionCpu=0:42:04 mem=2638.5M
[12/10 13:19:44   2524s] Begin: Area Reclaim Optimization
[12/10 13:19:44   2524s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:19:44   2524s] ### Creating PhyDesignMc. totSessionCpu=0:42:04 mem=2791.4M
[12/10 13:19:44   2524s] #spOpts: N=45 
[12/10 13:19:45   2524s] ### Creating PhyDesignMc, finished. totSessionCpu=0:42:05 mem=2791.4M
[12/10 13:19:45   2525s] ### Creating LA Mngr. totSessionCpu=0:42:05 mem=2791.4M
[12/10 13:19:45   2525s] ### Creating LA Mngr, finished. totSessionCpu=0:42:05 mem=2791.4M
[12/10 13:19:46   2526s] Reclaim Optimization WNS Slack 0.009  TNS Slack 0.000 Density 64.59
[12/10 13:19:46   2526s] +----------+---------+--------+--------+------------+--------+
[12/10 13:19:46   2526s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/10 13:19:46   2526s] +----------+---------+--------+--------+------------+--------+
[12/10 13:19:46   2526s] |    64.59%|        -|   0.009|   0.000|   0:00:00.0| 2811.1M|
[12/10 13:19:50   2530s] |    64.59%|       11|   0.009|   0.000|   0:00:04.0| 2821.2M|
[12/10 13:19:57   2536s] |    64.57%|      141|   0.009|   0.000|   0:00:07.0| 2821.2M|
[12/10 13:20:02   2541s] |    64.54%|      300|   0.009|   0.000|   0:00:05.0| 2823.2M|
[12/10 13:20:02   2542s] |    64.54%|       23|   0.009|   0.000|   0:00:00.0| 2823.2M|
[12/10 13:20:03   2542s] |    64.54%|        3|   0.009|   0.000|   0:00:01.0| 2823.2M|
[12/10 13:20:03   2543s] |    64.54%|        0|   0.009|   0.000|   0:00:00.0| 2823.2M|
[12/10 13:20:03   2543s] +----------+---------+--------+--------+------------+--------+
[12/10 13:20:03   2543s] Reclaim Optimization End WNS Slack 0.009  TNS Slack 0.000 Density 64.54
[12/10 13:20:03   2543s] 
[12/10 13:20:03   2543s] ** Summary: Restruct = 11 Buffer Deletion = 79 Declone = 74 Resize = 305 **
[12/10 13:20:03   2543s] --------------------------------------------------------------
[12/10 13:20:03   2543s] |                                   | Total     | Sequential |
[12/10 13:20:03   2543s] --------------------------------------------------------------
[12/10 13:20:03   2543s] | Num insts resized                 |     295  |       0    |
[12/10 13:20:03   2543s] | Num insts undone                  |      21  |       0    |
[12/10 13:20:03   2543s] | Num insts Downsized               |     295  |       0    |
[12/10 13:20:03   2543s] | Num insts Samesized               |       0  |       0    |
[12/10 13:20:03   2543s] | Num insts Upsized                 |       0  |       0    |
[12/10 13:20:03   2543s] | Num multiple commits+uncommits    |      10  |       -    |
[12/10 13:20:03   2543s] --------------------------------------------------------------
[12/10 13:20:03   2543s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:20:03   2543s] Layer 4 has 904 constrained nets 
[12/10 13:20:03   2543s] Layer 7 has 67 constrained nets 
[12/10 13:20:03   2543s] Layer 9 has 1 constrained nets 
[12/10 13:20:03   2543s] **** End NDR-Layer Usage Statistics ****
[12/10 13:20:03   2543s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:19.4) (real = 0:00:19.0) **
[12/10 13:20:05   2544s] *** Starting refinePlace (0:42:25 mem=2823.2M) ***
[12/10 13:20:05   2544s] Total net bbox length = 2.400e+06 (1.226e+06 1.174e+06) (ext = 4.358e+03)
[12/10 13:20:05   2544s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:20:05   2544s] Starting refinePlace ...
[12/10 13:20:07   2546s] Move report: legalization moves 3 insts, mean move: 0.25 um, max move: 0.38 um
[12/10 13:20:07   2546s] 	Max move on inst (noc_inst/pe_array_inst_rows[1].cols[4].internal_rows.pe_inst/csa_tree_mul_126_56_g7581): (546.63, 786.10) --> (547.01, 786.10)
[12/10 13:20:07   2546s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:02.0, mem=2823.2MB) @(0:42:25 - 0:42:27).
[12/10 13:20:07   2546s] Move report: Detail placement moves 3 insts, mean move: 0.25 um, max move: 0.38 um
[12/10 13:20:07   2546s] 	Max move on inst (noc_inst/pe_array_inst_rows[1].cols[4].internal_rows.pe_inst/csa_tree_mul_126_56_g7581): (546.63, 786.10) --> (547.01, 786.10)
[12/10 13:20:07   2546s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2823.2MB
[12/10 13:20:07   2546s] Statistics of distance of Instance movement in refine placement:
[12/10 13:20:07   2546s]   maximum (X+Y) =         0.38 um
[12/10 13:20:07   2546s]   inst (noc_inst/pe_array_inst_rows[1].cols[4].internal_rows.pe_inst/csa_tree_mul_126_56_g7581) with max move: (546.63, 786.1) -> (547.01, 786.1)
[12/10 13:20:07   2546s]   mean    (X+Y) =         0.25 um
[12/10 13:20:07   2546s] Summary Report:
[12/10 13:20:07   2546s] Instances move: 3 (out of 171540 movable)
[12/10 13:20:07   2546s] Instances flipped: 0
[12/10 13:20:07   2546s] Mean displacement: 0.25 um
[12/10 13:20:07   2546s] Max displacement: 0.38 um (Instance: noc_inst/pe_array_inst_rows[1].cols[4].internal_rows.pe_inst/csa_tree_mul_126_56_g7581) (546.63, 786.1) -> (547.01, 786.1)
[12/10 13:20:07   2546s] 	Length: 9 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X4
[12/10 13:20:07   2546s] Total instances moved : 3
[12/10 13:20:07   2547s] Total net bbox length = 2.400e+06 (1.226e+06 1.174e+06) (ext = 4.358e+03)
[12/10 13:20:07   2547s] Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2823.2MB
[12/10 13:20:07   2547s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=2823.2MB) @(0:42:25 - 0:42:27).
[12/10 13:20:07   2547s] *** Finished refinePlace (0:42:27 mem=2823.2M) ***
[12/10 13:20:07   2547s] *** maximum move = 0.38 um ***
[12/10 13:20:07   2547s] *** Finished re-routing un-routed nets (2823.2M) ***
[12/10 13:20:08   2548s] 
[12/10 13:20:08   2548s] *** Finish Physical Update (cpu=0:00:05.0 real=0:00:05.0 mem=2823.2M) ***
[12/10 13:20:08   2548s] *** Finished Area Reclaim Optimization (cpu=0:00:25, real=0:00:24, mem=2642.54M, totSessionCpu=0:42:29).
[12/10 13:20:09   2549s] ### Creating LA Mngr. totSessionCpu=0:42:30 mem=2642.5M
[12/10 13:20:09   2549s] ### Creating LA Mngr, finished. totSessionCpu=0:42:30 mem=2642.5M
[12/10 13:20:09   2549s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[12/10 13:20:09   2549s] [PSP] Started earlyGlobalRoute kernel
[12/10 13:20:09   2549s] [PSP] Initial Peak syMemory usage = 2642.5 MB
[12/10 13:20:09   2549s] (I)       Reading DB...
[12/10 13:20:10   2550s] (I)       congestionReportName   : 
[12/10 13:20:10   2550s] (I)       layerRangeFor2DCongestion : 
[12/10 13:20:10   2550s] (I)       buildTerm2TermWires    : 1
[12/10 13:20:10   2550s] (I)       doTrackAssignment      : 1
[12/10 13:20:10   2550s] (I)       dumpBookshelfFiles     : 0
[12/10 13:20:10   2550s] (I)       numThreads             : 1
[12/10 13:20:10   2550s] (I)       bufferingAwareRouting  : false
[12/10 13:20:10   2550s] [NR-eGR] honorMsvRouteConstraint: false
[12/10 13:20:10   2550s] (I)       honorPin               : false
[12/10 13:20:10   2550s] (I)       honorPinGuide          : true
[12/10 13:20:10   2550s] (I)       honorPartition         : false
[12/10 13:20:10   2550s] (I)       allowPartitionCrossover: false
[12/10 13:20:10   2550s] (I)       honorSingleEntry       : true
[12/10 13:20:10   2550s] (I)       honorSingleEntryStrong : true
[12/10 13:20:10   2550s] (I)       handleViaSpacingRule   : false
[12/10 13:20:10   2550s] (I)       handleEolSpacingRule   : false
[12/10 13:20:10   2550s] (I)       PDConstraint           : none
[12/10 13:20:10   2550s] (I)       expBetterNDRHandling   : false
[12/10 13:20:10   2550s] [NR-eGR] honorClockSpecNDR      : 0
[12/10 13:20:10   2550s] (I)       routingEffortLevel     : 3
[12/10 13:20:10   2550s] (I)       effortLevel            : standard
[12/10 13:20:10   2550s] [NR-eGR] minRouteLayer          : 2
[12/10 13:20:10   2550s] [NR-eGR] maxRouteLayer          : 127
[12/10 13:20:10   2550s] (I)       relaxedTopLayerCeiling : 127
[12/10 13:20:10   2550s] (I)       relaxedBottomLayerFloor: 2
[12/10 13:20:10   2550s] (I)       numRowsPerGCell        : 1
[12/10 13:20:10   2550s] (I)       speedUpLargeDesign     : 0
[12/10 13:20:10   2550s] (I)       multiThreadingTA       : 1
[12/10 13:20:10   2550s] (I)       blkAwareLayerSwitching : 1
[12/10 13:20:10   2550s] (I)       optimizationMode       : false
[12/10 13:20:10   2550s] (I)       routeSecondPG          : false
[12/10 13:20:10   2550s] (I)       scenicRatioForLayerRelax: 0.00
[12/10 13:20:10   2550s] (I)       detourLimitForLayerRelax: 0.00
[12/10 13:20:10   2550s] (I)       punchThroughDistance   : 500.00
[12/10 13:20:10   2550s] (I)       scenicBound            : 1.15
[12/10 13:20:10   2550s] (I)       maxScenicToAvoidBlk    : 100.00
[12/10 13:20:10   2550s] (I)       source-to-sink ratio   : 0.00
[12/10 13:20:10   2550s] (I)       targetCongestionRatioH : 1.00
[12/10 13:20:10   2550s] (I)       targetCongestionRatioV : 1.00
[12/10 13:20:10   2550s] (I)       layerCongestionRatio   : 0.70
[12/10 13:20:10   2550s] (I)       m1CongestionRatio      : 0.10
[12/10 13:20:10   2550s] (I)       m2m3CongestionRatio    : 0.70
[12/10 13:20:10   2550s] (I)       localRouteEffort       : 1.00
[12/10 13:20:10   2550s] (I)       numSitesBlockedByOneVia: 8.00
[12/10 13:20:10   2550s] (I)       supplyScaleFactorH     : 1.00
[12/10 13:20:10   2550s] (I)       supplyScaleFactorV     : 1.00
[12/10 13:20:10   2550s] (I)       highlight3DOverflowFactor: 0.00
[12/10 13:20:10   2550s] (I)       doubleCutViaModelingRatio: 0.00
[12/10 13:20:10   2550s] (I)       routeVias              : 
[12/10 13:20:10   2550s] (I)       readTROption           : true
[12/10 13:20:10   2550s] (I)       extraSpacingFactor     : 1.00
[12/10 13:20:10   2550s] [NR-eGR] numTracksPerClockWire  : 0
[12/10 13:20:10   2550s] (I)       routeSelectedNetsOnly  : false
[12/10 13:20:10   2550s] (I)       clkNetUseMaxDemand     : false
[12/10 13:20:10   2550s] (I)       extraDemandForClocks   : 0
[12/10 13:20:10   2550s] (I)       steinerRemoveLayers    : false
[12/10 13:20:10   2550s] (I)       demoteLayerScenicScale : 1.00
[12/10 13:20:10   2550s] (I)       nonpreferLayerCostScale : 1.00
[12/10 13:20:10   2550s] (I)       spanningTreeRefinement : false
[12/10 13:20:10   2550s] (I)       spanningTreeRefinementAlpha : -1.00
[12/10 13:20:10   2550s] (I)       before initializing RouteDB syMemory usage = 2810.5 MB
[12/10 13:20:10   2550s] (I)       starting read tracks
[12/10 13:20:10   2550s] (I)       build grid graph
[12/10 13:20:10   2550s] (I)       build grid graph start
[12/10 13:20:10   2550s] [NR-eGR] Layer1 has no routable track
[12/10 13:20:10   2550s] [NR-eGR] Layer2 has single uniform track structure
[12/10 13:20:10   2550s] [NR-eGR] Layer3 has single uniform track structure
[12/10 13:20:10   2550s] [NR-eGR] Layer4 has single uniform track structure
[12/10 13:20:10   2550s] [NR-eGR] Layer5 has single uniform track structure
[12/10 13:20:10   2550s] [NR-eGR] Layer6 has single uniform track structure
[12/10 13:20:10   2550s] [NR-eGR] Layer7 has single uniform track structure
[12/10 13:20:10   2550s] [NR-eGR] Layer8 has single uniform track structure
[12/10 13:20:10   2550s] [NR-eGR] Layer9 has single uniform track structure
[12/10 13:20:10   2550s] [NR-eGR] Layer10 has single uniform track structure
[12/10 13:20:10   2550s] (I)       build grid graph end
[12/10 13:20:10   2550s] (I)       numViaLayers=9
[12/10 13:20:10   2550s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:20:10   2550s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:20:10   2550s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:20:10   2550s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:20:10   2550s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:20:10   2550s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:20:10   2550s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:20:10   2550s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:20:10   2550s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:20:10   2550s] (I)       end build via table
[12/10 13:20:10   2550s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=574404 numBumpBlks=0 numBoundaryFakeBlks=0
[12/10 13:20:10   2550s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/10 13:20:10   2550s] (I)       readDataFromPlaceDB
[12/10 13:20:10   2550s] (I)       Read net information..
[12/10 13:20:10   2550s] [NR-eGR] Read numTotalNets=173778  numIgnoredNets=0
[12/10 13:20:10   2550s] (I)       Read testcase time = 0.025 seconds
[12/10 13:20:10   2550s] 
[12/10 13:20:10   2550s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:20:10   2550s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:20:10   2550s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:20:10   2550s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:20:10   2550s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:20:10   2550s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:20:10   2550s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:20:10   2550s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:20:10   2550s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:20:10   2550s] (I)       build grid graph start
[12/10 13:20:10   2550s] (I)       build grid graph end
[12/10 13:20:10   2550s] (I)       Model blockage into capacity
[12/10 13:20:10   2550s] (I)       Read numBlocks=574404  numPreroutedWires=0  numCapScreens=0
[12/10 13:20:10   2550s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/10 13:20:10   2550s] (I)       blocked area on Layer2 : 354674794400  (11.02%)
[12/10 13:20:10   2550s] (I)       blocked area on Layer3 : 438318249600  (13.62%)
[12/10 13:20:10   2550s] (I)       blocked area on Layer4 : 2452849344800  (76.22%)
[12/10 13:20:10   2550s] (I)       blocked area on Layer5 : 27193974400  (0.85%)
[12/10 13:20:10   2550s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/10 13:20:10   2550s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/10 13:20:10   2550s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/10 13:20:10   2550s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/10 13:20:10   2550s] (I)       blocked area on Layer10 : 0  (0.00%)
[12/10 13:20:10   2550s] (I)       Modeling time = 0.096 seconds
[12/10 13:20:10   2550s] 
[12/10 13:20:10   2550s] (I)       Number of ignored nets = 0
[12/10 13:20:10   2550s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/10 13:20:10   2550s] (I)       Number of clock nets = 1.  Ignored: No
[12/10 13:20:10   2550s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/10 13:20:10   2550s] (I)       Number of special nets = 0.  Ignored: Yes
[12/10 13:20:10   2550s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/10 13:20:10   2550s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/10 13:20:10   2550s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/10 13:20:10   2550s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/10 13:20:10   2550s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 13:20:10   2550s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/10 13:20:10   2550s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2839.7 MB
[12/10 13:20:10   2550s] (I)       Ndr track 0 does not exist
[12/10 13:20:10   2550s] (I)       Layer1  viaCost=200.00
[12/10 13:20:10   2550s] (I)       Layer2  viaCost=200.00
[12/10 13:20:10   2550s] (I)       Layer3  viaCost=100.00
[12/10 13:20:10   2550s] (I)       Layer4  viaCost=100.00
[12/10 13:20:10   2550s] (I)       Layer5  viaCost=100.00
[12/10 13:20:10   2550s] (I)       Layer6  viaCost=100.00
[12/10 13:20:10   2550s] (I)       Layer7  viaCost=100.00
[12/10 13:20:10   2550s] (I)       Layer8  viaCost=100.00
[12/10 13:20:10   2550s] (I)       Layer9  viaCost=100.00
[12/10 13:20:10   2550s] (I)       ---------------------Grid Graph Info--------------------
[12/10 13:20:10   2550s] (I)       routing area        :  (0, 0) - (1795880, 1792000)
[12/10 13:20:10   2550s] (I)       core area           :  (4180, 4200) - (1791700, 1787800)
[12/10 13:20:10   2550s] (I)       Site Width          :   380  (dbu)
[12/10 13:20:10   2550s] (I)       Row Height          :  2800  (dbu)
[12/10 13:20:10   2550s] (I)       GCell Width         :  2800  (dbu)
[12/10 13:20:10   2550s] (I)       GCell Height        :  2800  (dbu)
[12/10 13:20:10   2550s] (I)       grid                :   641   640    10
[12/10 13:20:10   2550s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[12/10 13:20:10   2550s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[12/10 13:20:10   2550s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[12/10 13:20:10   2550s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[12/10 13:20:10   2550s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[12/10 13:20:10   2550s] (I)       First Track Coord   :     0   190   140   450   420   450   980  1010  4340  4370
[12/10 13:20:10   2550s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[12/10 13:20:10   2550s] (I)       Total num of tracks :     0  4726  6400  3206  3200  3206  1066  1069   559   533
[12/10 13:20:10   2550s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/10 13:20:10   2550s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/10 13:20:10   2550s] (I)       --------------------------------------------------------
[12/10 13:20:10   2550s] 
[12/10 13:20:10   2550s] [NR-eGR] ============ Routing rule table ============
[12/10 13:20:10   2550s] [NR-eGR] Rule id 0. Nets 173778 
[12/10 13:20:10   2550s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/10 13:20:10   2550s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[12/10 13:20:10   2550s] [NR-eGR] ========================================
[12/10 13:20:10   2550s] [NR-eGR] 
[12/10 13:20:10   2550s] (I)       After initializing earlyGlobalRoute syMemory usage = 2839.7 MB
[12/10 13:20:10   2550s] (I)       Loading and dumping file time : 0.89 seconds
[12/10 13:20:10   2550s] (I)       ============= Initialization =============
[12/10 13:20:10   2550s] (I)       totalPins=698332  totalGlobalPin=692841 (99.21%)
[12/10 13:20:10   2550s] (I)       total 2D Cap : 6833656 = (3078741 H, 3754915 V)
[12/10 13:20:10   2550s] [NR-eGR] Layer group 1: route 972 net(s) in layer range [4, 10]
[12/10 13:20:10   2550s] (I)       ============  Phase 1a Route ============
[12/10 13:20:10   2550s] (I)       Phase 1a runs 0.02 seconds
[12/10 13:20:10   2550s] (I)       Usage: 120079 = (67742 H, 52337 V) = (2.20% H, 1.39% V) = (9.484e+04um H, 7.327e+04um V)
[12/10 13:20:10   2550s] (I)       
[12/10 13:20:10   2550s] (I)       ============  Phase 1b Route ============
[12/10 13:20:10   2550s] (I)       Usage: 120079 = (67742 H, 52337 V) = (2.20% H, 1.39% V) = (9.484e+04um H, 7.327e+04um V)
[12/10 13:20:10   2550s] (I)       
[12/10 13:20:10   2550s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.681106e+05um
[12/10 13:20:10   2550s] (I)       ============  Phase 1c Route ============
[12/10 13:20:10   2550s] (I)       Usage: 120079 = (67742 H, 52337 V) = (2.20% H, 1.39% V) = (9.484e+04um H, 7.327e+04um V)
[12/10 13:20:10   2550s] (I)       
[12/10 13:20:10   2550s] (I)       ============  Phase 1d Route ============
[12/10 13:20:10   2550s] (I)       Usage: 120079 = (67742 H, 52337 V) = (2.20% H, 1.39% V) = (9.484e+04um H, 7.327e+04um V)
[12/10 13:20:10   2550s] (I)       
[12/10 13:20:10   2550s] (I)       ============  Phase 1e Route ============
[12/10 13:20:10   2550s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:20:10   2550s] (I)       Usage: 120079 = (67742 H, 52337 V) = (2.20% H, 1.39% V) = (9.484e+04um H, 7.327e+04um V)
[12/10 13:20:10   2550s] (I)       
[12/10 13:20:10   2550s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.681106e+05um
[12/10 13:20:10   2550s] [NR-eGR] 
[12/10 13:20:10   2550s] (I)       Phase 1l runs 0.03 seconds
[12/10 13:20:11   2551s] (I)       total 2D Cap : 12970604 = (6805286 H, 6165318 V)
[12/10 13:20:11   2551s] [NR-eGR] Layer group 2: route 172806 net(s) in layer range [2, 10]
[12/10 13:20:11   2551s] (I)       ============  Phase 1a Route ============
[12/10 13:20:11   2551s] (I)       Phase 1a runs 0.45 seconds
[12/10 13:20:11   2551s] (I)       blkAvoiding Routing :  time=0.09  numBlkSegs=0
[12/10 13:20:11   2551s] (I)       Usage: 2145645 = (1085198 H, 1060447 V) = (15.95% H, 17.20% V) = (1.519e+06um H, 1.485e+06um V)
[12/10 13:20:11   2551s] (I)       
[12/10 13:20:11   2551s] (I)       ============  Phase 1b Route ============
[12/10 13:20:11   2551s] (I)       Phase 1b runs 0.13 seconds
[12/10 13:20:11   2551s] (I)       Usage: 2145860 = (1085302 H, 1060558 V) = (15.95% H, 17.20% V) = (1.519e+06um H, 1.485e+06um V)
[12/10 13:20:11   2551s] (I)       
[12/10 13:20:11   2551s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 2.836093e+06um
[12/10 13:20:11   2551s] (I)       ============  Phase 1c Route ============
[12/10 13:20:11   2551s] (I)       Level2 Grid: 129 x 128
[12/10 13:20:11   2551s] (I)       Phase 1c runs 0.06 seconds
[12/10 13:20:11   2551s] (I)       Usage: 2145860 = (1085302 H, 1060558 V) = (15.95% H, 17.20% V) = (1.519e+06um H, 1.485e+06um V)
[12/10 13:20:11   2551s] (I)       
[12/10 13:20:11   2551s] (I)       ============  Phase 1d Route ============
[12/10 13:20:12   2552s] (I)       Phase 1d runs 0.74 seconds
[12/10 13:20:12   2552s] (I)       Usage: 2146026 = (1085436 H, 1060590 V) = (15.95% H, 17.20% V) = (1.520e+06um H, 1.485e+06um V)
[12/10 13:20:12   2552s] (I)       
[12/10 13:20:12   2552s] (I)       ============  Phase 1e Route ============
[12/10 13:20:12   2552s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:20:12   2552s] (I)       Usage: 2146026 = (1085436 H, 1060590 V) = (15.95% H, 17.20% V) = (1.520e+06um H, 1.485e+06um V)
[12/10 13:20:12   2552s] (I)       
[12/10 13:20:12   2552s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.836326e+06um
[12/10 13:20:12   2552s] [NR-eGR] 
[12/10 13:20:13   2553s] (I)       Phase 1l runs 0.70 seconds
[12/10 13:20:13   2553s] (I)       ============  Phase 1l Route ============
[12/10 13:20:13   2553s] (I)       
[12/10 13:20:13   2553s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/10 13:20:13   2553s] (I)                      OverCon         OverCon         OverCon            
[12/10 13:20:13   2553s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[12/10 13:20:13   2553s] (I)       Layer            (1-2)           (3-4)           (5-5)    OverCon 
[12/10 13:20:13   2553s] (I)       ------------------------------------------------------------------
[12/10 13:20:13   2553s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:20:13   2553s] (I)       Layer2    4033( 0.98%)     305( 0.07%)      16( 0.00%)   ( 1.06%) 
[12/10 13:20:13   2553s] (I)       Layer3      17( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:20:13   2553s] (I)       Layer4    9411( 3.03%)      68( 0.02%)       0( 0.00%)   ( 3.05%) 
[12/10 13:20:13   2553s] (I)       Layer5      13( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:20:13   2553s] (I)       Layer6      17( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:20:13   2553s] (I)       Layer7      26( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 13:20:13   2553s] (I)       Layer8      42( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 13:20:13   2553s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:20:13   2553s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:20:13   2553s] (I)       ------------------------------------------------------------------
[12/10 13:20:13   2553s] (I)       Total    13559( 0.39%)     374( 0.01%)      16( 0.00%)   ( 0.40%) 
[12/10 13:20:13   2553s] (I)       
[12/10 13:20:13   2553s] (I)       Total Global Routing Runtime: 3.12 seconds
[12/10 13:20:13   2553s] (I)       total 2D Cap : 13226782 = (6871098 H, 6355684 V)
[12/10 13:20:13   2553s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/10 13:20:13   2553s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/10 13:20:14   2554s] (I)       ============= track Assignment ============
[12/10 13:20:14   2554s] (I)       extract Global 3D Wires
[12/10 13:20:14   2554s] (I)       Extract Global WL : time=0.04
[12/10 13:20:14   2554s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[12/10 13:20:14   2554s] (I)       Initialization real time=0.00 seconds
[12/10 13:20:15   2555s] (I)       Kernel real time=1.66 seconds
[12/10 13:20:15   2555s] (I)       End Greedy Track Assignment
[12/10 13:20:16   2556s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 698274
[12/10 13:20:16   2556s] [NR-eGR] Layer2(metal2)(V) length: 9.953788e+05um, number of vias: 1084866
[12/10 13:20:16   2556s] [NR-eGR] Layer3(metal3)(H) length: 1.283251e+06um, number of vias: 212639
[12/10 13:20:16   2556s] [NR-eGR] Layer4(metal4)(V) length: 1.958523e+05um, number of vias: 99168
[12/10 13:20:16   2556s] [NR-eGR] Layer5(metal5)(H) length: 2.937009e+05um, number of vias: 92857
[12/10 13:20:16   2556s] [NR-eGR] Layer6(metal6)(V) length: 3.852895e+05um, number of vias: 4340
[12/10 13:20:16   2556s] [NR-eGR] Layer7(metal7)(H) length: 3.441543e+04um, number of vias: 2208
[12/10 13:20:16   2556s] [NR-eGR] Layer8(metal8)(V) length: 3.433553e+04um, number of vias: 27
[12/10 13:20:16   2556s] [NR-eGR] Layer9(metal9)(H) length: 1.012290e+03um, number of vias: 11
[12/10 13:20:16   2556s] [NR-eGR] Layer10(metal10)(V) length: 6.955995e+02um, number of vias: 0
[12/10 13:20:16   2556s] [NR-eGR] Total length: 3.223932e+06um, number of vias: 2194390
[12/10 13:20:17   2557s] [NR-eGR] End Peak syMemory usage = 2854.4 MB
[12/10 13:20:17   2557s] [NR-eGR] Early Global Router Kernel+IO runtime : 7.62 seconds
[12/10 13:20:17   2557s] Extraction called for design 'eyeriss_top' of instances=171540 and nets=235348 using extraction engine 'preRoute' .
[12/10 13:20:17   2557s] PreRoute RC Extraction called for design eyeriss_top.
[12/10 13:20:17   2557s] RC Extraction called in multi-corner(1) mode.
[12/10 13:20:17   2557s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 13:20:17   2557s] Type 'man IMPEXT-6197' for more detail.
[12/10 13:20:17   2557s] RCMode: PreRoute
[12/10 13:20:17   2557s]       RC Corner Indexes            0   
[12/10 13:20:17   2557s] Capacitance Scaling Factor   : 1.00000 
[12/10 13:20:17   2557s] Resistance Scaling Factor    : 1.00000 
[12/10 13:20:17   2557s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 13:20:17   2557s] Clock Res. Scaling Factor    : 1.00000 
[12/10 13:20:17   2557s] Shrink Factor                : 1.00000
[12/10 13:20:17   2557s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 13:20:17   2557s] Updating RC grid for preRoute extraction ...
[12/10 13:20:17   2557s] Initializing multi-corner resistance tables ...
[12/10 13:20:18   2558s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2854.387M)
[12/10 13:20:22   2562s] Compute RC Scale Done ...
[12/10 13:20:22   2562s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/10 13:20:22   2562s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[12/10 13:20:22   2562s] 
[12/10 13:20:22   2562s] ** np local hotspot detection info verbose **
[12/10 13:20:22   2562s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/10 13:20:22   2562s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/10 13:20:22   2562s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[12/10 13:20:22   2562s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[12/10 13:20:22   2562s] 
[12/10 13:20:22   2562s] #################################################################################
[12/10 13:20:22   2562s] # Design Stage: PreRoute
[12/10 13:20:22   2562s] # Design Name: eyeriss_top
[12/10 13:20:22   2562s] # Design Mode: 45nm
[12/10 13:20:22   2562s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:20:22   2562s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:20:22   2562s] # Signoff Settings: SI Off 
[12/10 13:20:22   2562s] #################################################################################
[12/10 13:20:26   2566s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:20:26   2566s] Calculate delays in Single mode...
[12/10 13:20:26   2566s] Topological Sorting (REAL = 0:00:00.0, MEM = 2852.4M, InitMEM = 2852.4M)
[12/10 13:20:26   2567s] End AAE Lib Interpolated Model. (MEM=2871.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:20:44   2584s] Total number of fetched objects 233878
[12/10 13:20:45   2585s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:01.0)
[12/10 13:20:45   2585s] End delay calculation. (MEM=2948.02 CPU=0:00:18.6 REAL=0:00:18.0)
[12/10 13:20:45   2585s] *** CDM Built up (cpu=0:00:23.0  real=0:00:23.0  mem= 2948.0M) ***
[12/10 13:20:48   2588s] Begin: GigaOpt postEco DRV Optimization
[12/10 13:20:48   2588s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:20:48   2588s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:20:48   2588s] ### Creating PhyDesignMc. totSessionCpu=0:43:09 mem=2948.0M
[12/10 13:20:48   2588s] #spOpts: N=45 
[12/10 13:20:48   2588s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 13:20:48   2588s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 13:20:49   2589s] ### Creating PhyDesignMc, finished. totSessionCpu=0:43:10 mem=2948.0M
[12/10 13:20:49   2590s] ### Creating LA Mngr. totSessionCpu=0:43:10 mem=2948.0M
[12/10 13:20:49   2590s] ### Creating LA Mngr, finished. totSessionCpu=0:43:10 mem=2948.0M
[12/10 13:20:53   2593s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:20:53   2593s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[12/10 13:20:53   2593s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:20:53   2593s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[12/10 13:20:53   2593s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:20:54   2595s] Info: violation cost 29120.097656 (cap = 28936.130859, tran = 183.967850, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:20:55   2595s] |   101   |   374   |    -0.04   |    57   |     57  |    -0.05   |     0   |     0   |     0   |     0   | 0.00 |          0|          0|          0|  64.54  |            |           |
[12/10 13:20:56   2596s] Info: violation cost 28453.910156 (cap = 28274.212891, tran = 179.699982, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:20:56   2596s] |    62   |   132   |    -0.04   |    57   |     57  |    -0.05   |     0   |     0   |     0   |     0   | 0.00 |         27|          0|         31|  64.55  |   0:00:01.0|    2967.1M|
[12/10 13:20:56   2596s] Info: violation cost 28453.910156 (cap = 28274.212891, tran = 179.699982, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 13:20:56   2596s] |    62   |   132   |    -0.04   |    57   |     57  |    -0.05   |     0   |     0   |     0   |     0   | 0.00 |          0|          0|          0|  64.55  |   0:00:00.0|    2967.1M|
[12/10 13:20:56   2596s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 13:20:56   2596s] **** Begin NDR-Layer Usage Statistics ****
[12/10 13:20:56   2596s] Layer 4 has 887 constrained nets 
[12/10 13:20:56   2596s] Layer 7 has 66 constrained nets 
[12/10 13:20:56   2596s] Layer 9 has 1 constrained nets 
[12/10 13:20:56   2596s] **** End NDR-Layer Usage Statistics ****
[12/10 13:20:56   2596s] 
[12/10 13:20:56   2596s] 
[12/10 13:20:56   2596s] =======================================================================
[12/10 13:20:56   2596s]                 Reasons for remaining drv violations
[12/10 13:20:56   2596s] =======================================================================
[12/10 13:20:56   2596s] *info: Total 62 net(s) still have violations after Drv fixing.
[12/10 13:20:56   2596s] 
[12/10 13:20:56   2596s] MultiBuffering failure reasons
[12/10 13:20:56   2596s] ------------------------------------------------
[12/10 13:20:56   2596s] *info:    62 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
[12/10 13:20:56   2596s] 
[12/10 13:20:56   2596s] SingleBuffering failure reasons
[12/10 13:20:56   2596s] ------------------------------------------------
[12/10 13:20:56   2596s] *info:    35 net(s): Could not be fixed because buffering engine can't find a solution.
[12/10 13:20:56   2596s] *info:    27 net(s): Could not be fixed because no move is found.
[12/10 13:20:56   2596s] 
[12/10 13:20:56   2596s] Resizing failure reasons
[12/10 13:20:56   2596s] ------------------------------------------------
[12/10 13:20:56   2596s] *info:    57 net(s): Could not be fixed because of internal reason: FTermNode.
[12/10 13:20:56   2596s] *info:     5 net(s): Could not be fixed because no move is found.
[12/10 13:20:56   2596s] 
[12/10 13:20:56   2596s] 
[12/10 13:20:56   2596s] *** Finish DRV Fixing (cpu=0:00:06.8 real=0:00:07.0 mem=2967.1M) ***
[12/10 13:20:56   2596s] 
[12/10 13:20:57   2598s] *** Starting refinePlace (0:43:18 mem=2999.1M) ***
[12/10 13:20:57   2598s] Total net bbox length = 2.400e+06 (1.226e+06 1.174e+06) (ext = 4.347e+03)
[12/10 13:20:57   2598s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:20:58   2598s] Starting refinePlace ...
[12/10 13:20:59   2600s] Move report: legalization moves 63 insts, mean move: 1.54 um, max move: 4.39 um
[12/10 13:20:59   2600s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OFC359_ifmap_data_i_8): (280.25, 755.30) --> (280.06, 759.50)
[12/10 13:20:59   2600s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=2999.1MB) @(0:43:18 - 0:43:20).
[12/10 13:20:59   2600s] Move report: Detail placement moves 63 insts, mean move: 1.54 um, max move: 4.39 um
[12/10 13:20:59   2600s] 	Max move on inst (buf_array_inst_ifmap_buffer_inst/FE_OFC359_ifmap_data_i_8): (280.25, 755.30) --> (280.06, 759.50)
[12/10 13:20:59   2600s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 2999.1MB
[12/10 13:20:59   2600s] Statistics of distance of Instance movement in refine placement:
[12/10 13:20:59   2600s]   maximum (X+Y) =         4.39 um
[12/10 13:20:59   2600s]   inst (buf_array_inst_ifmap_buffer_inst/FE_OFC359_ifmap_data_i_8) with max move: (280.25, 755.3) -> (280.06, 759.5)
[12/10 13:20:59   2600s]   mean    (X+Y) =         1.54 um
[12/10 13:20:59   2600s] Summary Report:
[12/10 13:20:59   2600s] Instances move: 63 (out of 171567 movable)
[12/10 13:20:59   2600s] Instances flipped: 0
[12/10 13:20:59   2600s] Mean displacement: 1.54 um
[12/10 13:20:59   2600s] Max displacement: 4.39 um (Instance: buf_array_inst_ifmap_buffer_inst/FE_OFC359_ifmap_data_i_8) (280.25, 755.3) -> (280.06, 759.5)
[12/10 13:20:59   2600s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X4
[12/10 13:20:59   2600s] Total instances moved : 63
[12/10 13:21:00   2600s] Total net bbox length = 2.400e+06 (1.226e+06 1.174e+06) (ext = 4.347e+03)
[12/10 13:21:00   2600s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2999.1MB
[12/10 13:21:00   2600s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=2999.1MB) @(0:43:18 - 0:43:20).
[12/10 13:21:00   2600s] *** Finished refinePlace (0:43:20 mem=2999.1M) ***
[12/10 13:21:00   2601s] *** maximum move = 4.39 um ***
[12/10 13:21:00   2601s] *** Finished re-routing un-routed nets (2999.1M) ***
[12/10 13:21:01   2601s] 
[12/10 13:21:01   2601s] *** Finish Physical Update (cpu=0:00:04.9 real=0:00:05.0 mem=2999.1M) ***
[12/10 13:21:01   2602s] End: GigaOpt postEco DRV Optimization
[12/10 13:21:01   2602s] **INFO: Flow update: Design timing is met.
[12/10 13:21:01   2602s] **INFO: Flow update: Design timing is met.
[12/10 13:21:01   2602s] **INFO: Flow update: Design timing is met.
[12/10 13:21:01   2602s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[12/10 13:21:01   2602s] ### Creating LA Mngr. totSessionCpu=0:43:22 mem=2948.0M
[12/10 13:21:01   2602s] ### Creating LA Mngr, finished. totSessionCpu=0:43:22 mem=2948.0M
[12/10 13:21:01   2602s] Re-routed 0 nets
[12/10 13:21:01   2602s] doiPBLastSyncSlave
[12/10 13:21:02   2602s] Extraction called for design 'eyeriss_top' of instances=171567 and nets=235375 using extraction engine 'preRoute' .
[12/10 13:21:02   2602s] PreRoute RC Extraction called for design eyeriss_top.
[12/10 13:21:02   2602s] RC Extraction called in multi-corner(1) mode.
[12/10 13:21:02   2602s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 13:21:02   2602s] Type 'man IMPEXT-6197' for more detail.
[12/10 13:21:02   2602s] RCMode: PreRoute
[12/10 13:21:02   2602s]       RC Corner Indexes            0   
[12/10 13:21:02   2602s] Capacitance Scaling Factor   : 1.00000 
[12/10 13:21:02   2602s] Resistance Scaling Factor    : 1.00000 
[12/10 13:21:02   2602s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 13:21:02   2602s] Clock Res. Scaling Factor    : 1.00000 
[12/10 13:21:02   2602s] Shrink Factor                : 1.00000
[12/10 13:21:02   2602s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 13:21:02   2603s] Initializing multi-corner resistance tables ...
[12/10 13:21:03   2603s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2930.699M)
[12/10 13:21:03   2604s] #################################################################################
[12/10 13:21:03   2604s] # Design Stage: PreRoute
[12/10 13:21:03   2604s] # Design Name: eyeriss_top
[12/10 13:21:03   2604s] # Design Mode: 45nm
[12/10 13:21:03   2604s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:21:03   2604s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:21:03   2604s] # Signoff Settings: SI Off 
[12/10 13:21:03   2604s] #################################################################################
[12/10 13:21:07   2607s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:21:07   2607s] Calculate delays in Single mode...
[12/10 13:21:07   2608s] Topological Sorting (REAL = 0:00:00.0, MEM = 2928.7M, InitMEM = 2928.7M)
[12/10 13:21:07   2608s] End AAE Lib Interpolated Model. (MEM=2948.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:21:25   2626s] Total number of fetched objects 233905
[12/10 13:21:26   2627s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:01.0)
[12/10 13:21:26   2627s] End delay calculation. (MEM=2948.02 CPU=0:00:18.9 REAL=0:00:19.0)
[12/10 13:21:26   2627s] *** CDM Built up (cpu=0:00:23.4  real=0:00:23.0  mem= 2948.0M) ***
[12/10 13:21:29   2629s] *** Done Building Timing Graph (cpu=0:00:25.9 real=0:00:26.0 totSessionCpu=0:43:50 mem=2948.0M)
[12/10 13:21:29   2630s] Reported timing to dir ./timingReports
[12/10 13:21:29   2630s] **optDesign ... cpu = 0:03:47, real = 0:03:44, mem = 2680.4M, totSessionCpu=0:43:50 **
[12/10 13:21:37   2638s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.050   |     58 (58)      |
|   max_tran     |     57 (88)      |   -0.030   |     57 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.550%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:55, real = 0:03:52, mem = 2678.4M, totSessionCpu=0:43:58 **
[12/10 13:21:37   2638s] *** Finished optDesign ***
[12/10 13:21:37   2638s] 
[12/10 13:21:37   2638s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:42 real=  0:04:39)
[12/10 13:21:37   2638s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:21.0 real=0:00:20.5)
[12/10 13:21:37   2638s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:52.0 real=0:00:51.6)
[12/10 13:21:37   2638s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:25.0 real=0:00:24.6)
[12/10 13:21:37   2638s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:39.7 real=0:00:39.2)
[12/10 13:21:37   2638s] Info: pop threads available for lower-level modules during optimization.
[12/10 13:21:37   2638s] <CMD> optDesign -postCTS -hold -numPaths 200
[12/10 13:21:37   2638s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/10 13:21:37   2638s] GigaOpt running with 1 threads.
[12/10 13:21:37   2638s] Info: 1 threads available for lower-level modules during optimization.
[12/10 13:21:37   2638s] #spOpts: N=45 
[12/10 13:21:37   2638s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 13:21:37   2638s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 13:21:38   2639s] #spOpts: N=45 mergeVia=F 
[12/10 13:21:38   2639s] #spOpts: N=45 mergeVia=F 
[12/10 13:21:39   2640s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2611.2M, totSessionCpu=0:44:00 **
[12/10 13:21:39   2640s] *** optDesign -postCTS ***
[12/10 13:21:39   2640s] DRC Margin: user margin 0.0
[12/10 13:21:39   2640s] Hold Target Slack: user slack 0
[12/10 13:21:39   2640s] Setup Target Slack: user slack 0;
[12/10 13:21:39   2640s] setUsefulSkewMode -ecoRoute false
[12/10 13:21:39   2640s] Summary for sequential cells identification: 
[12/10 13:21:39   2640s] Identified SBFF number: 16
[12/10 13:21:39   2640s] Identified MBFF number: 0
[12/10 13:21:39   2640s] Identified SB Latch number: 0
[12/10 13:21:39   2640s] Identified MB Latch number: 0
[12/10 13:21:39   2640s] Not identified SBFF number: 0
[12/10 13:21:39   2640s] Not identified MBFF number: 0
[12/10 13:21:39   2640s] Not identified SB Latch number: 0
[12/10 13:21:39   2640s] Not identified MB Latch number: 0
[12/10 13:21:39   2640s] Number of sequential cells which are not FFs: 13
[12/10 13:21:39   2640s] 
[12/10 13:21:39   2640s] Start to check current routing status for nets...
[12/10 13:21:39   2640s] Using hname+ instead name for net compare
[12/10 13:21:40   2641s] All nets are already routed correctly.
[12/10 13:21:40   2641s] End to check current routing status for nets (mem=2611.2M)
[12/10 13:21:40   2641s] ### Creating LA Mngr. totSessionCpu=0:44:01 mem=2677.9M
[12/10 13:21:40   2641s] ### Creating LA Mngr, finished. totSessionCpu=0:44:01 mem=2677.9M
[12/10 13:21:44   2645s] Compute RC Scale Done ...
[12/10 13:21:44   2645s] *info: All cells identified as Buffer and Delay cells:
[12/10 13:21:44   2645s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[12/10 13:21:44   2645s] *info: ------------------------------------------------------------------
[12/10 13:21:44   2645s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[12/10 13:21:44   2645s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[12/10 13:21:44   2645s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[12/10 13:21:44   2645s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[12/10 13:21:44   2645s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[12/10 13:21:44   2645s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[12/10 13:21:44   2645s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[12/10 13:21:44   2645s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[12/10 13:21:44   2645s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[12/10 13:21:44   2645s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:21:44   2645s] ### Creating PhyDesignMc. totSessionCpu=0:44:05 mem=2816.8M
[12/10 13:21:44   2645s] #spOpts: N=45 mergeVia=F 
[12/10 13:21:44   2645s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 13:21:44   2645s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 13:21:45   2646s] ### Creating PhyDesignMc, finished. totSessionCpu=0:44:06 mem=2816.8M
[12/10 13:21:45   2646s] GigaOpt Hold Optimizer is used
[12/10 13:21:45   2646s] End AAE Lib Interpolated Model. (MEM=2816.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:21:45   2646s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:44:07 mem=2816.8M ***
[12/10 13:21:46   2647s] ### Creating LA Mngr. totSessionCpu=0:44:07 mem=2816.8M
[12/10 13:21:46   2647s] ### Creating LA Mngr, finished. totSessionCpu=0:44:07 mem=2816.8M
[12/10 13:21:46   2647s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[12/10 13:21:46   2647s] *info: Run optDesign holdfix with 1 thread.
[12/10 13:21:47   2647s] Effort level <high> specified for reg2reg path_group
[12/10 13:21:51   2652s] End AAE Lib Interpolated Model. (MEM=2835.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:21:51   2652s] **INFO: Starting Blocking QThread with 1 CPU
[12/10 13:21:51   2652s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/10 13:21:51   2652s] #################################################################################
[12/10 13:21:51   2652s] # Design Stage: PreRoute
[12/10 13:21:51   2652s] # Design Name: eyeriss_top
[12/10 13:21:51   2652s] # Design Mode: 45nm
[12/10 13:21:51   2652s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:21:51   2652s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:21:51   2652s] # Signoff Settings: SI Off 
[12/10 13:21:51   2652s] #################################################################################
[12/10 13:21:51   2652s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:21:51   2652s] Calculate delays in Single mode...
[12/10 13:21:51   2652s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/10 13:21:51   2652s] End AAE Lib Interpolated Model. (MEM=0.925781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:21:51   2652s] Total number of fetched objects 233905
[12/10 13:21:51   2652s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:01.0)
[12/10 13:21:51   2652s] End delay calculation. (MEM=66.7852 CPU=0:00:18.6 REAL=0:00:18.0)
[12/10 13:21:51   2652s] *** CDM Built up (cpu=0:00:19.9  real=0:00:20.0  mem= 66.8M) ***
[12/10 13:21:51   2652s] *** Done Building Timing Graph (cpu=0:00:22.5 real=0:00:23.0 totSessionCpu=0:00:26.8 mem=66.8M)
[12/10 13:21:51   2652s] 
[12/10 13:21:51   2652s] Active hold views:
[12/10 13:21:51   2652s]  an
[12/10 13:21:51   2652s]   Dominating endpoints: 0
[12/10 13:21:51   2652s]   Dominating TNS: -0.000
[12/10 13:21:51   2652s] 
[12/10 13:21:51   2652s] Done building cte hold timing graph (fixHold) cpu=0:00:27.3 real=0:00:27.0 totSessionCpu=0:00:27.3 mem=66.8M ***
[12/10 13:21:51   2652s] Done building hold timer [535735 node(s), 826143 edge(s), 1 view(s)] (fixHold) cpu=0:00:40.5 real=0:00:41.0 totSessionCpu=0:00:40.5 mem=66.8M ***
[12/10 13:22:32   2692s]  
_______________________________________________________________________
[12/10 13:22:37   2696s] Done building cte setup timing graph (fixHold) cpu=0:00:49.9 real=0:00:52.0 totSessionCpu=0:44:57 mem=2835.9M ***
[12/10 13:22:44   2703s] *info: category slack lower bound [L 0.0] default
[12/10 13:22:44   2703s] *info: category slack lower bound [H 0.0] reg2reg 
[12/10 13:22:44   2703s] --------------------------------------------------- 
[12/10 13:22:44   2703s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/10 13:22:44   2703s] --------------------------------------------------- 
[12/10 13:22:44   2703s]          WNS    reg2regWNS
[12/10 13:22:44   2703s]     0.002 ns      0.002 ns
[12/10 13:22:44   2703s] --------------------------------------------------- 
[12/10 13:22:45   2705s] Restoring autoHoldViews:  an
[12/10 13:22:48   2707s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 an
Hold  views included:
 an

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.288  |  0.013  | -0.288  |
|           TNS (ns):|-186.701 |  0.000  |-186.701 |
|    Violating Paths:|  3800   |    0    |  3800   |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.050   |     58 (58)      |
|   max_tran     |     57 (88)      |   -0.030   |     57 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.550%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Summary for sequential cells identification: 
[12/10 13:22:48   2707s] Identified SBFF number: 16
[12/10 13:22:48   2707s] Identified MBFF number: 0
[12/10 13:22:48   2707s] Identified SB Latch number: 0
[12/10 13:22:48   2707s] Identified MB Latch number: 0
[12/10 13:22:48   2707s] Not identified SBFF number: 0
[12/10 13:22:48   2707s] Not identified MBFF number: 0
[12/10 13:22:48   2707s] Not identified SB Latch number: 0
[12/10 13:22:48   2707s] Not identified MB Latch number: 0
[12/10 13:22:48   2707s] Number of sequential cells which are not FFs: 13
[12/10 13:22:48   2707s] 
[12/10 13:22:48   2707s] Summary for sequential cells identification: 
[12/10 13:22:48   2707s] Identified SBFF number: 16
[12/10 13:22:48   2707s] Identified MBFF number: 0
[12/10 13:22:48   2707s] Identified SB Latch number: 0
[12/10 13:22:48   2707s] Identified MB Latch number: 0
[12/10 13:22:48   2707s] Not identified SBFF number: 0
[12/10 13:22:48   2707s] Not identified MBFF number: 0
[12/10 13:22:48   2707s] Not identified SB Latch number: 0
[12/10 13:22:48   2707s] Not identified MB Latch number: 0
[12/10 13:22:48   2707s] Number of sequential cells which are not FFs: 13
[12/10 13:22:48   2707s] 
[12/10 13:22:49   2708s] 
[12/10 13:22:49   2708s] *Info: minBufDelay = 21.9 ps, libStdDelay = 7.8 ps, minBufSize = 3192000 (3.0)
[12/10 13:22:49   2708s] *Info: worst delay setup view: an
[12/10 13:22:49   2708s] Footprint list for hold buffering (delay unit: ps)
[12/10 13:22:49   2708s] =================================================================
[12/10 13:22:49   2708s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/10 13:22:49   2708s] ------------------------------------------------------------------
[12/10 13:22:49   2708s] *Info:       29.7       1.00    3.0   1.02 CLKBUF_X1 (A,Z)
[12/10 13:22:49   2708s] *Info:       22.1       1.00    3.0   1.02 BUF_X1 (A,Z)
[12/10 13:22:49   2708s] *Info:       25.5       1.00    4.0   1.01 CLKBUF_X2 (A,Z)
[12/10 13:22:49   2708s] *Info:       23.3       1.00    4.0   1.01 BUF_X2 (A,Z)
[12/10 13:22:49   2708s] *Info:       28.7       1.00    5.0   1.01 CLKBUF_X3 (A,Z)
[12/10 13:22:49   2708s] *Info:       21.9       1.00    7.0   1.00 BUF_X4 (A,Z)
[12/10 13:22:49   2708s] *Info:       22.6       1.00   13.0   0.95 BUF_X8 (A,Z)
[12/10 13:22:49   2708s] *Info:       22.8       1.00   25.0   0.86 BUF_X16 (A,Z)
[12/10 13:22:49   2708s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[12/10 13:22:49   2708s] =================================================================
[12/10 13:22:51   2711s] **optDesign ... cpu = 0:01:11, real = 0:01:12, mem = 2943.2M, totSessionCpu=0:45:11 **
[12/10 13:22:52   2711s] Info: 1 clock net  excluded from IPO operation.
[12/10 13:22:53   2712s] --------------------------------------------------- 
[12/10 13:22:53   2712s]    Hold Timing Summary  - Initial 
[12/10 13:22:53   2712s] --------------------------------------------------- 
[12/10 13:22:53   2712s]  Target slack: 0.000 ns
[12/10 13:22:53   2712s] View: an 
[12/10 13:22:53   2712s] 	WNS: -0.288 
[12/10 13:22:53   2712s] 	TNS: -186.684 
[12/10 13:22:53   2712s] 	VP: 3798 
[12/10 13:22:53   2712s] 	Worst hold path end point: buf_array_inst_genblk1[7].ifmap_fifo_inst/rd_addr_reg[7]/RN 
[12/10 13:22:53   2712s] --------------------------------------------------- 
[12/10 13:22:53   2712s]    Setup Timing Summary  - Initial 
[12/10 13:22:53   2712s] --------------------------------------------------- 
[12/10 13:22:53   2712s]  Target slack: 0.000 ns
[12/10 13:22:53   2712s] View: an 
[12/10 13:22:53   2712s] 	WNS: 0.002 
[12/10 13:22:53   2712s] 	TNS: 0.000 
[12/10 13:22:53   2712s] 	VP: 0 
[12/10 13:22:53   2712s] 	Worst setup path end point:noc_inst/pe_array_inst_rows[3].cols[5].internal_rows.pe_inst/psum_r_reg[14]/D 
[12/10 13:22:53   2712s] --------------------------------------------------- 
[12/10 13:22:53   2712s] PhyDesignGrid: maxLocalDensity 0.98
[12/10 13:22:53   2712s] ### Creating PhyDesignMc. totSessionCpu=0:45:12 mem=2943.2M
[12/10 13:22:53   2712s] #spOpts: N=45 mergeVia=F 
[12/10 13:22:53   2712s] ### Creating PhyDesignMc, finished. totSessionCpu=0:45:13 mem=2959.2M
[12/10 13:22:53   2713s] 
[12/10 13:22:53   2713s] *** Starting Core Fixing (fixHold) cpu=0:01:06 real=0:01:08 totSessionCpu=0:45:13 mem=2959.2M density=64.550% ***
[12/10 13:22:53   2713s] Optimizer Target Slack 0.000 StdDelay is 0.008  
[12/10 13:22:55   2714s] 
[12/10 13:22:55   2714s] Phase I ......
[12/10 13:22:55   2714s] *info: Multithread Hold Batch Commit is enabled
[12/10 13:22:55   2714s] *info: Levelized Batch Commit is enabled
[12/10 13:22:55   2714s] Executing transform: ECO Safe Resize
[12/10 13:22:55   2714s] +-----------------------------------------------------------------------------------------------+
[12/10 13:22:55   2714s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/10 13:22:55   2714s] +-----------------------------------------------------------------------------------------------+
[12/10 13:22:56   2715s] Worst hold path end point:
[12/10 13:22:56   2715s]   buf_array_inst_genblk1[7].ifmap_fifo_inst/rd_addr_reg[7]/RN
[12/10 13:22:56   2715s]     net: buf_array_inst_genblk1[7].ifmap_fifo_inst/FE_OFN1114_n_5733 (nrTerm=19)
[12/10 13:22:56   2715s] |   0|  -0.288|  -186.68|    3798|          0|       0(     0)|    64.55%|     0:01:11|  3004.2M|
[12/10 13:22:56   2715s] Worst hold path end point:
[12/10 13:22:56   2715s]   buf_array_inst_genblk1[7].ifmap_fifo_inst/rd_addr_reg[7]/RN
[12/10 13:22:56   2715s]     net: buf_array_inst_genblk1[7].ifmap_fifo_inst/FE_OFN1114_n_5733 (nrTerm=19)
[12/10 13:22:56   2715s] |   1|  -0.288|  -186.68|    3798|          0|       0(     0)|    64.55%|     0:01:11|  3007.2M|
[12/10 13:22:56   2715s] +-----------------------------------------------------------------------------------------------+
[12/10 13:22:56   2715s] Executing transform: AddBuffer + LegalResize
[12/10 13:22:56   2715s] +-----------------------------------------------------------------------------------------------+
[12/10 13:22:56   2715s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/10 13:22:56   2715s] +-----------------------------------------------------------------------------------------------+
[12/10 13:22:57   2716s] Worst hold path end point:
[12/10 13:22:57   2716s]   buf_array_inst_genblk1[7].ifmap_fifo_inst/rd_addr_reg[7]/RN
[12/10 13:22:57   2716s]     net: buf_array_inst_genblk1[7].ifmap_fifo_inst/FE_OFN1114_n_5733 (nrTerm=19)
[12/10 13:22:57   2716s] |   0|  -0.288|  -186.68|    3798|          0|       0(     0)|    64.55%|     0:01:12|  3007.2M|
[12/10 13:23:00   2719s] Worst hold path end point:
[12/10 13:23:00   2719s]   buf_array_inst_genblk1[6].ifmap_fifo_inst/rd_addr_reg[0]/RN
[12/10 13:23:00   2719s]     net: FE_OFN1116_n_5733 (nrTerm=34)
[12/10 13:23:00   2719s] |   1|  -0.263|   -99.91|    2289|        186|       0(     0)|    64.61%|     0:01:15|  3049.5M|
[12/10 13:23:02   2721s] Worst hold path end point:
[12/10 13:23:02   2721s]   buf_array_inst_genblk1[6].ifmap_fifo_inst/rd_addr_reg[0]/RN
[12/10 13:23:02   2721s]     net: FE_OFN1116_n_5733 (nrTerm=34)
[12/10 13:23:02   2721s] |   2|  -0.266|   -52.24|    1413|        182|       1(     0)|    64.67%|     0:01:17|  3087.6M|
[12/10 13:23:04   2723s] Worst hold path end point:
[12/10 13:23:04   2723s]   buf_array_inst_genblk1[6].ifmap_fifo_inst/rd_addr_reg[0]/RN
[12/10 13:23:04   2723s]     net: FE_OFN1116_n_5733 (nrTerm=34)
[12/10 13:23:04   2723s] |   3|  -0.259|   -29.88|     690|        160|       0(     0)|    64.71%|     0:01:19|  3049.5M|
[12/10 13:23:05   2724s] Worst hold path end point:
[12/10 13:23:05   2724s]   buf_array_inst_genblk1[6].ifmap_fifo_inst/rd_addr_reg[0]/RN
[12/10 13:23:05   2724s]     net: FE_OFN1116_n_5733 (nrTerm=34)
[12/10 13:23:05   2724s] |   4|  -0.259|   -19.99|     437|        130|       0(     0)|    64.74%|     0:01:20|  3068.5M|
[12/10 13:23:06   2725s] Worst hold path end point:
[12/10 13:23:06   2725s]   buf_array_inst_genblk1[6].ifmap_fifo_inst/rd_addr_reg[0]/RN
[12/10 13:23:06   2725s]     net: FE_OFN1116_n_5733 (nrTerm=34)
[12/10 13:23:06   2725s] |   5|  -0.259|   -14.76|     238|        105|       0(     0)|    64.75%|     0:01:21|  3068.5M|
[12/10 13:23:07   2726s] Worst hold path end point:
[12/10 13:23:07   2726s]   buf_array_inst_genblk1[6].ifmap_fifo_inst/rd_addr_reg[0]/RN
[12/10 13:23:07   2726s]     net: FE_OFN1116_n_5733 (nrTerm=34)
[12/10 13:23:07   2726s] |   6|  -0.259|   -12.53|     193|         92|       0(     0)|    64.76%|     0:01:22|  3068.5M|
[12/10 13:23:07   2726s] Worst hold path end point:
[12/10 13:23:07   2726s]   buf_array_inst_genblk1[6].ifmap_fifo_inst/rd_addr_reg[0]/RN
[12/10 13:23:07   2726s]     net: FE_OFN1116_n_5733 (nrTerm=34)
[12/10 13:23:07   2726s] |   7|  -0.259|   -11.41|     122|         22|       0(     0)|    64.77%|     0:01:22|  3068.5M|
[12/10 13:23:08   2727s] Worst hold path end point:
[12/10 13:23:08   2727s]   buf_array_inst_genblk1[6].ifmap_fifo_inst/rd_addr_reg[2]/RN
[12/10 13:23:08   2727s]     net: FE_PHN18743_FE_OFN1116_n_5733 (nrTerm=5)
[12/10 13:23:08   2727s] |   8|  -0.192|   -11.04|     118|         11|       0(     0)|    64.77%|     0:01:23|  3068.5M|
[12/10 13:23:09   2728s] Worst hold path end point:
[12/10 13:23:09   2728s]   buf_array_inst_genblk1[6].ifmap_fifo_inst/wr_addr_reg[7]/RN
[12/10 13:23:09   2728s]     net: FE_OFN6901_n (nrTerm=26)
[12/10 13:23:09   2728s] |   9|  -0.185|    -9.71|      94|          4|       0(     0)|    64.77%|     0:01:24|  3068.5M|
[12/10 13:23:09   2728s] Worst hold path end point:
[12/10 13:23:09   2728s]   buf_array_inst_genblk1[6].ifmap_fifo_inst/wr_addr_reg[1]/RN
[12/10 13:23:09   2728s]     net: FE_OFN6901_n (nrTerm=26)
[12/10 13:23:09   2728s] |  10|  -0.166|    -7.87|      84|          3|       0(     0)|    64.77%|     0:01:24|  3068.5M|
[12/10 13:23:10   2729s] Worst hold path end point:
[12/10 13:23:10   2729s]   buf_array_inst_genblk1[6].ifmap_fifo_inst/wr_addr_reg[1]/RN
[12/10 13:23:10   2729s]     net: FE_OFN6901_n (nrTerm=26)
[12/10 13:23:10   2729s] |  11|  -0.184|    -6.92|      88|          3|       0(     0)|    64.77%|     0:01:25|  3068.5M|
[12/10 13:23:11   2730s] Worst hold path end point:
[12/10 13:23:11   2730s]   buf_array_inst_genblk1[6].ifmap_fifo_inst/rd_addr_reg[2]/RN
[12/10 13:23:11   2730s]     net: FE_PHN18743_FE_OFN1116_n_5733 (nrTerm=5)
[12/10 13:23:11   2730s] |  12|  -0.182|    -4.96|      84|          4|       0(     0)|    64.77%|     0:01:26|  3068.5M|
[12/10 13:23:11   2730s] Worst hold path end point:
[12/10 13:23:11   2730s]   buf_array_inst_genblk1[2].ifmap_fifo_inst/empty_reg/SN
[12/10 13:23:11   2730s]     net: FE_OFN1137_n_5733 (nrTerm=26)
[12/10 13:23:11   2730s] |  13|  -0.129|    -3.94|      43|          4|       0(     0)|    64.77%|     0:01:26|  3068.5M|
[12/10 13:23:12   2731s] Worst hold path end point:
[12/10 13:23:12   2731s]   buf_array_inst_genblk1[1].ifmap_fifo_inst_wr_addr_reg[1]/RN
[12/10 13:23:12   2731s]     net: FE_OFN6897_n (nrTerm=25)
[12/10 13:23:12   2731s] |  14|  -0.119|    -3.71|      42|          3|       0(     0)|    64.77%|     0:01:27|  3068.5M|
[12/10 13:23:12   2731s] Worst hold path end point:
[12/10 13:23:12   2731s]   buf_array_inst_genblk1[6].ifmap_fifo_inst/wr_addr_reg[7]/RN
[12/10 13:23:12   2731s]     net: FE_OFN6901_n (nrTerm=26)
[12/10 13:23:12   2731s] |  15|  -0.106|    -2.39|      35|          3|       0(     0)|    64.78%|     0:01:27|  3068.5M|
[12/10 13:23:13   2732s] Worst hold path end point:
[12/10 13:23:13   2732s]   buf_array_inst_weight_fifo_inst_empty_reg/SN
[12/10 13:23:13   2732s]     net: FE_OFN6898_n (nrTerm=11)
[12/10 13:23:13   2732s] |  16|  -0.077|    -1.27|      31|          2|       0(     0)|    64.78%|     0:01:28|  3068.5M|
[12/10 13:23:13   2732s] Worst hold path end point:
[12/10 13:23:13   2732s]   buf_array_inst_weight_fifo_inst_empty_reg/SN
[12/10 13:23:13   2732s]     net: FE_OFN6898_n (nrTerm=11)
[12/10 13:23:13   2732s] |  17|  -0.078|    -0.47|      22|          2|       0(     0)|    64.78%|     0:01:28|  3068.5M|
[12/10 13:23:14   2733s] Worst hold path end point:
[12/10 13:23:14   2733s]   buf_array_inst_weight_fifo_inst_empty_reg/SN
[12/10 13:23:14   2733s]     net: FE_PHN18774_FE_OFN6898_n (nrTerm=2)
[12/10 13:23:14   2733s] |  18|  -0.009|    -0.08|      13|          3|       0(     0)|    64.78%|     0:01:29|  3068.5M|
[12/10 13:23:14   2733s] Worst hold path end point:
[12/10 13:23:14   2733s]   psum_o[5][12]
[12/10 13:23:14   2733s]     net: psum_o[5][12] (nrTerm=2)
[12/10 13:23:14   2733s] |  19|   0.000|     0.00|       0|          2|       0(     0)|    64.78%|     0:01:29|  3068.5M|
[12/10 13:23:14   2733s] +-----------------------------------------------------------------------------------------------+
[12/10 13:23:14   2733s] 
[12/10 13:23:14   2733s] *info:    Total 921 cells added for Phase I
[12/10 13:23:14   2733s] *info:    Total 1 instances resized for Phase I
[12/10 13:23:14   2733s] *info:        in which 0 FF resizing 
[12/10 13:23:15   2734s] --------------------------------------------------- 
[12/10 13:23:15   2734s]    Hold Timing Summary  - Phase I 
[12/10 13:23:15   2734s] --------------------------------------------------- 
[12/10 13:23:15   2734s]  Target slack: 0.000 ns
[12/10 13:23:15   2734s] View: an 
[12/10 13:23:15   2734s] 	WNS: 0.000 
[12/10 13:23:15   2734s] 	TNS: 0.000 
[12/10 13:23:15   2734s] 	VP: 0 
[12/10 13:23:15   2734s] 	Worst hold path end point: psum_o[5][12] 
[12/10 13:23:15   2734s] --------------------------------------------------- 
[12/10 13:23:15   2734s]    Setup Timing Summary  - Phase I 
[12/10 13:23:15   2734s] --------------------------------------------------- 
[12/10 13:23:15   2734s]  Target slack: 0.000 ns
[12/10 13:23:15   2734s] View: an 
[12/10 13:23:15   2734s] 	WNS: 0.000 
[12/10 13:23:15   2734s] 	TNS: 0.000 
[12/10 13:23:15   2734s] 	VP: 0 
[12/10 13:23:15   2734s] 	Worst setup path end point:noc_inst/ifmap_vld_r_reg[9]/D 
[12/10 13:23:15   2734s] --------------------------------------------------- 
[12/10 13:23:15   2734s] 
[12/10 13:23:15   2734s] *** Finished Core Fixing (fixHold) cpu=0:01:28 real=0:01:30 totSessionCpu=0:45:35 mem=3068.5M density=64.777% ***
[12/10 13:23:15   2734s] 
[12/10 13:23:15   2734s] *info:
[12/10 13:23:15   2734s] *info: Added a total of 921 cells to fix/reduce hold violation
[12/10 13:23:15   2734s] *info:          in which 419 termBuffering
[12/10 13:23:15   2734s] *info:
[12/10 13:23:15   2734s] *info: Summary: 
[12/10 13:23:15   2734s] *info:          692 cells of type 'CLKBUF_X1' (3.0, 	1.018) used
[12/10 13:23:15   2734s] *info:           13 cells of type 'BUF_X1' (3.0, 	1.019) used
[12/10 13:23:15   2734s] *info:           30 cells of type 'CLKBUF_X2' (4.0, 	1.006) used
[12/10 13:23:15   2734s] *info:            1 cell  of type 'BUF_X2' (4.0, 	1.014) used
[12/10 13:23:15   2734s] *info:           22 cells of type 'CLKBUF_X3' (5.0, 	1.005) used
[12/10 13:23:15   2734s] *info:           10 cells of type 'BUF_X4' (7.0, 	0.996) used
[12/10 13:23:15   2734s] *info:           34 cells of type 'BUF_X8' (13.0, 	0.949) used
[12/10 13:23:15   2734s] *info:           79 cells of type 'BUF_X16' (25.0, 	0.863) used
[12/10 13:23:15   2734s] *info:           40 cells of type 'BUF_X32' (49.0, 	0.608) used
[12/10 13:23:15   2734s] *info:
[12/10 13:23:15   2734s] *info: Total 1 instances resized
[12/10 13:23:15   2734s] *info:       in which 0 FF resizing
[12/10 13:23:15   2734s] *info:
[12/10 13:23:15   2734s] 
[12/10 13:23:16   2735s] *** Starting refinePlace (0:45:36 mem=3068.5M) ***
[12/10 13:23:16   2735s] Total net bbox length = 2.409e+06 (1.230e+06 1.179e+06) (ext = 4.670e+03)
[12/10 13:23:16   2736s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:23:16   2736s] Starting refinePlace ...
[12/10 13:23:17   2736s] default core: bins with density >  0.75 = 20.5 % ( 840 / 4096 )
[12/10 13:23:17   2736s] Density distribution unevenness ratio = 7.729%
[12/10 13:23:17   2736s]   Spread Effort: high, pre-route mode, useDDP on.
[12/10 13:23:17   2736s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=3068.5MB) @(0:45:36 - 0:45:36).
[12/10 13:23:17   2736s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:23:17   2736s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 13:23:19   2738s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:23:19   2738s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:02.0, mem=3068.5MB) @(0:45:37 - 0:45:38).
[12/10 13:23:19   2738s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/10 13:23:19   2738s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 3068.5MB
[12/10 13:23:19   2738s] Statistics of distance of Instance movement in refine placement:
[12/10 13:23:19   2738s]   maximum (X+Y) =         0.00 um
[12/10 13:23:19   2738s]   mean    (X+Y) =         0.00 um
[12/10 13:23:19   2738s] Summary Report:
[12/10 13:23:19   2738s] Instances move: 0 (out of 172488 movable)
[12/10 13:23:19   2738s] Instances flipped: 0
[12/10 13:23:19   2738s] Mean displacement: 0.00 um
[12/10 13:23:19   2738s] Max displacement: 0.00 um 
[12/10 13:23:19   2738s] Total instances moved : 0
[12/10 13:23:19   2738s] Total net bbox length = 2.409e+06 (1.230e+06 1.179e+06) (ext = 4.670e+03)
[12/10 13:23:19   2738s] Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 3068.5MB
[12/10 13:23:19   2738s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:03.0, mem=3068.5MB) @(0:45:36 - 0:45:38).
[12/10 13:23:19   2738s] *** Finished refinePlace (0:45:39 mem=3068.5M) ***
[12/10 13:23:19   2739s] *** maximum move = 0.00 um ***
[12/10 13:23:19   2739s] *** Finished re-routing un-routed nets (3068.5M) ***
[12/10 13:23:20   2739s] 
[12/10 13:23:20   2739s] *** Finish Physical Update (cpu=0:00:05.2 real=0:00:05.0 mem=3068.5M) ***
[12/10 13:23:20   2739s] *** Finish Post CTS Hold Fixing (cpu=0:01:33 real=0:01:35 totSessionCpu=0:45:40 mem=3068.5M density=64.777%) ***
[12/10 13:23:20   2740s] *** Steiner Routed Nets: 0.667%; Threshold: 100; Threshold for Hold: 100
[12/10 13:23:20   2740s] ### Creating LA Mngr. totSessionCpu=0:45:41 mem=2735.4M
[12/10 13:23:20   2740s] ### Creating LA Mngr, finished. totSessionCpu=0:45:41 mem=2735.4M
[12/10 13:23:20   2740s] Re-routed 0 nets
[12/10 13:23:20   2740s] GigaOpt_HOLD: Recover setup timing after hold fixing
[12/10 13:23:20   2740s] Summary for sequential cells identification: 
[12/10 13:23:20   2740s] Identified SBFF number: 16
[12/10 13:23:20   2740s] Identified MBFF number: 0
[12/10 13:23:20   2740s] Identified SB Latch number: 0
[12/10 13:23:20   2740s] Identified MB Latch number: 0
[12/10 13:23:20   2740s] Not identified SBFF number: 0
[12/10 13:23:20   2740s] Not identified MBFF number: 0
[12/10 13:23:20   2740s] Not identified SB Latch number: 0
[12/10 13:23:20   2740s] Not identified MB Latch number: 0
[12/10 13:23:20   2740s] Number of sequential cells which are not FFs: 13
[12/10 13:23:20   2740s] 
[12/10 13:23:21   2741s] Summary for sequential cells identification: 
[12/10 13:23:21   2741s] Identified SBFF number: 16
[12/10 13:23:21   2741s] Identified MBFF number: 0
[12/10 13:23:21   2741s] Identified SB Latch number: 0
[12/10 13:23:21   2741s] Identified MB Latch number: 0
[12/10 13:23:21   2741s] Not identified SBFF number: 0
[12/10 13:23:21   2741s] Not identified MBFF number: 0
[12/10 13:23:21   2741s] Not identified SB Latch number: 0
[12/10 13:23:21   2741s] Not identified MB Latch number: 0
[12/10 13:23:21   2741s] Number of sequential cells which are not FFs: 13
[12/10 13:23:21   2741s] 
[12/10 13:23:21   2741s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[12/10 13:23:21   2741s] GigaOpt: Skipping postEco optimization
[12/10 13:23:22   2742s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[12/10 13:23:22   2742s] GigaOpt: Skipping nonLegal postEco optimization
[12/10 13:23:22   2742s] *** Steiner Routed Nets: 0.667%; Threshold: 100; Threshold for Hold: 100
[12/10 13:23:22   2742s] ### Creating LA Mngr. totSessionCpu=0:45:42 mem=2751.4M
[12/10 13:23:22   2742s] ### Creating LA Mngr, finished. totSessionCpu=0:45:42 mem=2751.4M
[12/10 13:23:22   2742s] Re-routed 0 nets
[12/10 13:23:23   2742s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[12/10 13:23:23   2742s] [PSP] Started earlyGlobalRoute kernel
[12/10 13:23:23   2742s] [PSP] Initial Peak syMemory usage = 2751.4 MB
[12/10 13:23:23   2742s] (I)       Reading DB...
[12/10 13:23:23   2743s] (I)       congestionReportName   : 
[12/10 13:23:23   2743s] (I)       layerRangeFor2DCongestion : 
[12/10 13:23:23   2743s] (I)       buildTerm2TermWires    : 0
[12/10 13:23:23   2743s] (I)       doTrackAssignment      : 1
[12/10 13:23:23   2743s] (I)       dumpBookshelfFiles     : 0
[12/10 13:23:23   2743s] (I)       numThreads             : 1
[12/10 13:23:23   2743s] (I)       bufferingAwareRouting  : false
[12/10 13:23:23   2743s] [NR-eGR] honorMsvRouteConstraint: false
[12/10 13:23:23   2743s] (I)       honorPin               : false
[12/10 13:23:23   2743s] (I)       honorPinGuide          : true
[12/10 13:23:23   2743s] (I)       honorPartition         : false
[12/10 13:23:23   2743s] (I)       allowPartitionCrossover: false
[12/10 13:23:23   2743s] (I)       honorSingleEntry       : true
[12/10 13:23:23   2743s] (I)       honorSingleEntryStrong : true
[12/10 13:23:23   2743s] (I)       handleViaSpacingRule   : false
[12/10 13:23:23   2743s] (I)       handleEolSpacingRule   : false
[12/10 13:23:23   2743s] (I)       PDConstraint           : none
[12/10 13:23:23   2743s] (I)       expBetterNDRHandling   : false
[12/10 13:23:23   2743s] [NR-eGR] honorClockSpecNDR      : 0
[12/10 13:23:23   2743s] (I)       routingEffortLevel     : 3
[12/10 13:23:23   2743s] (I)       effortLevel            : standard
[12/10 13:23:23   2743s] [NR-eGR] minRouteLayer          : 2
[12/10 13:23:23   2743s] [NR-eGR] maxRouteLayer          : 127
[12/10 13:23:23   2743s] (I)       relaxedTopLayerCeiling : 127
[12/10 13:23:23   2743s] (I)       relaxedBottomLayerFloor: 2
[12/10 13:23:23   2743s] (I)       numRowsPerGCell        : 1
[12/10 13:23:23   2743s] (I)       speedUpLargeDesign     : 0
[12/10 13:23:23   2743s] (I)       multiThreadingTA       : 1
[12/10 13:23:23   2743s] (I)       blkAwareLayerSwitching : 1
[12/10 13:23:23   2743s] (I)       optimizationMode       : false
[12/10 13:23:23   2743s] (I)       routeSecondPG          : false
[12/10 13:23:23   2743s] (I)       scenicRatioForLayerRelax: 0.00
[12/10 13:23:23   2743s] (I)       detourLimitForLayerRelax: 0.00
[12/10 13:23:23   2743s] (I)       punchThroughDistance   : 500.00
[12/10 13:23:23   2743s] (I)       scenicBound            : 1.15
[12/10 13:23:23   2743s] (I)       maxScenicToAvoidBlk    : 100.00
[12/10 13:23:23   2743s] (I)       source-to-sink ratio   : 0.00
[12/10 13:23:23   2743s] (I)       targetCongestionRatioH : 1.00
[12/10 13:23:23   2743s] (I)       targetCongestionRatioV : 1.00
[12/10 13:23:23   2743s] (I)       layerCongestionRatio   : 0.70
[12/10 13:23:23   2743s] (I)       m1CongestionRatio      : 0.10
[12/10 13:23:23   2743s] (I)       m2m3CongestionRatio    : 0.70
[12/10 13:23:23   2743s] (I)       localRouteEffort       : 1.00
[12/10 13:23:23   2743s] (I)       numSitesBlockedByOneVia: 8.00
[12/10 13:23:23   2743s] (I)       supplyScaleFactorH     : 1.00
[12/10 13:23:23   2743s] (I)       supplyScaleFactorV     : 1.00
[12/10 13:23:23   2743s] (I)       highlight3DOverflowFactor: 0.00
[12/10 13:23:23   2743s] (I)       doubleCutViaModelingRatio: 0.00
[12/10 13:23:23   2743s] (I)       routeVias              : 
[12/10 13:23:23   2743s] (I)       readTROption           : true
[12/10 13:23:23   2743s] (I)       extraSpacingFactor     : 1.00
[12/10 13:23:23   2743s] [NR-eGR] numTracksPerClockWire  : 0
[12/10 13:23:23   2743s] (I)       routeSelectedNetsOnly  : false
[12/10 13:23:23   2743s] (I)       clkNetUseMaxDemand     : false
[12/10 13:23:23   2743s] (I)       extraDemandForClocks   : 0
[12/10 13:23:23   2743s] (I)       steinerRemoveLayers    : false
[12/10 13:23:23   2743s] (I)       demoteLayerScenicScale : 1.00
[12/10 13:23:23   2743s] (I)       nonpreferLayerCostScale : 1.00
[12/10 13:23:23   2743s] (I)       spanningTreeRefinement : false
[12/10 13:23:23   2743s] (I)       spanningTreeRefinementAlpha : -1.00
[12/10 13:23:23   2743s] (I)       before initializing RouteDB syMemory usage = 2909.4 MB
[12/10 13:23:23   2743s] (I)       starting read tracks
[12/10 13:23:23   2743s] (I)       build grid graph
[12/10 13:23:23   2743s] (I)       build grid graph start
[12/10 13:23:23   2743s] [NR-eGR] Layer1 has no routable track
[12/10 13:23:23   2743s] [NR-eGR] Layer2 has single uniform track structure
[12/10 13:23:23   2743s] [NR-eGR] Layer3 has single uniform track structure
[12/10 13:23:23   2743s] [NR-eGR] Layer4 has single uniform track structure
[12/10 13:23:23   2743s] [NR-eGR] Layer5 has single uniform track structure
[12/10 13:23:23   2743s] [NR-eGR] Layer6 has single uniform track structure
[12/10 13:23:23   2743s] [NR-eGR] Layer7 has single uniform track structure
[12/10 13:23:23   2743s] [NR-eGR] Layer8 has single uniform track structure
[12/10 13:23:23   2743s] [NR-eGR] Layer9 has single uniform track structure
[12/10 13:23:23   2743s] [NR-eGR] Layer10 has single uniform track structure
[12/10 13:23:23   2743s] (I)       build grid graph end
[12/10 13:23:23   2743s] (I)       numViaLayers=9
[12/10 13:23:23   2743s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:23:23   2743s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:23:23   2743s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:23:23   2743s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:23:23   2743s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:23:23   2743s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:23:23   2743s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:23:23   2743s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:23:23   2743s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:23:23   2743s] (I)       end build via table
[12/10 13:23:23   2743s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=574404 numBumpBlks=0 numBoundaryFakeBlks=0
[12/10 13:23:23   2743s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/10 13:23:23   2743s] (I)       readDataFromPlaceDB
[12/10 13:23:23   2743s] (I)       Read net information..
[12/10 13:23:23   2743s] [NR-eGR] Read numTotalNets=174726  numIgnoredNets=0
[12/10 13:23:23   2743s] (I)       Read testcase time = 0.029 seconds
[12/10 13:23:23   2743s] 
[12/10 13:23:23   2743s] (I)       Reading via via1_8 for layer: 0 
[12/10 13:23:23   2743s] (I)       Reading via via2_8 for layer: 1 
[12/10 13:23:23   2743s] (I)       Reading via via3_2 for layer: 2 
[12/10 13:23:23   2743s] (I)       Reading via via4_0 for layer: 3 
[12/10 13:23:23   2743s] (I)       Reading via via5_0 for layer: 4 
[12/10 13:23:23   2743s] (I)       Reading via via6_0 for layer: 5 
[12/10 13:23:23   2743s] (I)       Reading via via7_0 for layer: 6 
[12/10 13:23:23   2743s] (I)       Reading via via8_0 for layer: 7 
[12/10 13:23:23   2743s] (I)       Reading via via9_0 for layer: 8 
[12/10 13:23:23   2743s] (I)       build grid graph start
[12/10 13:23:23   2743s] (I)       build grid graph end
[12/10 13:23:23   2743s] (I)       Model blockage into capacity
[12/10 13:23:23   2743s] (I)       Read numBlocks=574404  numPreroutedWires=0  numCapScreens=0
[12/10 13:23:23   2743s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/10 13:23:23   2743s] (I)       blocked area on Layer2 : 354674794400  (11.02%)
[12/10 13:23:23   2743s] (I)       blocked area on Layer3 : 438318249600  (13.62%)
[12/10 13:23:23   2743s] (I)       blocked area on Layer4 : 2452849344800  (76.22%)
[12/10 13:23:23   2743s] (I)       blocked area on Layer5 : 27193974400  (0.85%)
[12/10 13:23:23   2743s] (I)       blocked area on Layer6 : 0  (0.00%)
[12/10 13:23:23   2743s] (I)       blocked area on Layer7 : 0  (0.00%)
[12/10 13:23:23   2743s] (I)       blocked area on Layer8 : 0  (0.00%)
[12/10 13:23:23   2743s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/10 13:23:23   2743s] (I)       blocked area on Layer10 : 0  (0.00%)
[12/10 13:23:23   2743s] (I)       Modeling time = 0.099 seconds
[12/10 13:23:23   2743s] 
[12/10 13:23:23   2743s] (I)       Number of ignored nets = 0
[12/10 13:23:23   2743s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/10 13:23:23   2743s] (I)       Number of clock nets = 1.  Ignored: No
[12/10 13:23:23   2743s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/10 13:23:23   2743s] (I)       Number of special nets = 0.  Ignored: Yes
[12/10 13:23:23   2743s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/10 13:23:23   2743s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/10 13:23:23   2743s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/10 13:23:23   2743s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/10 13:23:23   2743s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 13:23:23   2743s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/10 13:23:23   2743s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2938.7 MB
[12/10 13:23:23   2743s] (I)       Ndr track 0 does not exist
[12/10 13:23:23   2743s] (I)       Layer1  viaCost=200.00
[12/10 13:23:23   2743s] (I)       Layer2  viaCost=200.00
[12/10 13:23:23   2743s] (I)       Layer3  viaCost=100.00
[12/10 13:23:23   2743s] (I)       Layer4  viaCost=100.00
[12/10 13:23:23   2743s] (I)       Layer5  viaCost=100.00
[12/10 13:23:23   2743s] (I)       Layer6  viaCost=100.00
[12/10 13:23:23   2743s] (I)       Layer7  viaCost=100.00
[12/10 13:23:23   2743s] (I)       Layer8  viaCost=100.00
[12/10 13:23:23   2743s] (I)       Layer9  viaCost=100.00
[12/10 13:23:23   2743s] (I)       ---------------------Grid Graph Info--------------------
[12/10 13:23:23   2743s] (I)       routing area        :  (0, 0) - (1795880, 1792000)
[12/10 13:23:23   2743s] (I)       core area           :  (4180, 4200) - (1791700, 1787800)
[12/10 13:23:23   2743s] (I)       Site Width          :   380  (dbu)
[12/10 13:23:23   2743s] (I)       Row Height          :  2800  (dbu)
[12/10 13:23:23   2743s] (I)       GCell Width         :  2800  (dbu)
[12/10 13:23:23   2743s] (I)       GCell Height        :  2800  (dbu)
[12/10 13:23:23   2743s] (I)       grid                :   641   640    10
[12/10 13:23:23   2743s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[12/10 13:23:23   2743s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[12/10 13:23:23   2743s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[12/10 13:23:23   2743s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[12/10 13:23:23   2743s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[12/10 13:23:23   2743s] (I)       First Track Coord   :     0   190   140   450   420   450   980  1010  4340  4370
[12/10 13:23:23   2743s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[12/10 13:23:23   2743s] (I)       Total num of tracks :     0  4726  6400  3206  3200  3206  1066  1069   559   533
[12/10 13:23:23   2743s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/10 13:23:23   2743s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/10 13:23:23   2743s] (I)       --------------------------------------------------------
[12/10 13:23:23   2743s] 
[12/10 13:23:23   2743s] [NR-eGR] ============ Routing rule table ============
[12/10 13:23:23   2743s] [NR-eGR] Rule id 0. Nets 174726 
[12/10 13:23:24   2743s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/10 13:23:24   2743s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[12/10 13:23:24   2743s] [NR-eGR] ========================================
[12/10 13:23:24   2743s] [NR-eGR] 
[12/10 13:23:24   2743s] (I)       After initializing earlyGlobalRoute syMemory usage = 2938.7 MB
[12/10 13:23:24   2743s] (I)       Loading and dumping file time : 0.92 seconds
[12/10 13:23:24   2743s] (I)       ============= Initialization =============
[12/10 13:23:24   2743s] (I)       totalPins=700228  totalGlobalPin=694302 (99.15%)
[12/10 13:23:24   2743s] (I)       total 2D Cap : 6833656 = (3078741 H, 3754915 V)
[12/10 13:23:24   2743s] [NR-eGR] Layer group 1: route 972 net(s) in layer range [4, 10]
[12/10 13:23:24   2743s] (I)       ============  Phase 1a Route ============
[12/10 13:23:24   2743s] (I)       Phase 1a runs 0.02 seconds
[12/10 13:23:24   2743s] (I)       Usage: 119997 = (67547 H, 52450 V) = (2.19% H, 1.40% V) = (9.457e+04um H, 7.343e+04um V)
[12/10 13:23:24   2743s] (I)       
[12/10 13:23:24   2743s] (I)       ============  Phase 1b Route ============
[12/10 13:23:24   2743s] (I)       Usage: 119997 = (67547 H, 52450 V) = (2.19% H, 1.40% V) = (9.457e+04um H, 7.343e+04um V)
[12/10 13:23:24   2743s] (I)       
[12/10 13:23:24   2743s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.679958e+05um
[12/10 13:23:24   2743s] (I)       ============  Phase 1c Route ============
[12/10 13:23:24   2743s] (I)       Usage: 119997 = (67547 H, 52450 V) = (2.19% H, 1.40% V) = (9.457e+04um H, 7.343e+04um V)
[12/10 13:23:24   2743s] (I)       
[12/10 13:23:24   2743s] (I)       ============  Phase 1d Route ============
[12/10 13:23:24   2743s] (I)       Usage: 119997 = (67547 H, 52450 V) = (2.19% H, 1.40% V) = (9.457e+04um H, 7.343e+04um V)
[12/10 13:23:24   2743s] (I)       
[12/10 13:23:24   2743s] (I)       ============  Phase 1e Route ============
[12/10 13:23:24   2743s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:23:24   2743s] (I)       Usage: 119997 = (67547 H, 52450 V) = (2.19% H, 1.40% V) = (9.457e+04um H, 7.343e+04um V)
[12/10 13:23:24   2743s] (I)       
[12/10 13:23:24   2743s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.679958e+05um
[12/10 13:23:24   2743s] [NR-eGR] 
[12/10 13:23:24   2743s] (I)       Phase 1l runs 0.03 seconds
[12/10 13:23:24   2744s] (I)       total 2D Cap : 12970604 = (6805286 H, 6165318 V)
[12/10 13:23:24   2744s] [NR-eGR] Layer group 2: route 173754 net(s) in layer range [2, 10]
[12/10 13:23:24   2744s] (I)       ============  Phase 1a Route ============
[12/10 13:23:24   2744s] (I)       Phase 1a runs 0.41 seconds
[12/10 13:23:24   2744s] (I)       blkAvoiding Routing :  time=0.08  numBlkSegs=0
[12/10 13:23:24   2744s] (I)       Usage: 2151359 = (1088478 H, 1062881 V) = (15.99% H, 17.24% V) = (1.524e+06um H, 1.488e+06um V)
[12/10 13:23:24   2744s] (I)       
[12/10 13:23:24   2744s] (I)       ============  Phase 1b Route ============
[12/10 13:23:25   2744s] (I)       Phase 1b runs 0.11 seconds
[12/10 13:23:25   2744s] (I)       Usage: 2151559 = (1088565 H, 1062994 V) = (16.00% H, 17.24% V) = (1.524e+06um H, 1.488e+06um V)
[12/10 13:23:25   2744s] (I)       
[12/10 13:23:25   2744s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 2.844187e+06um
[12/10 13:23:25   2744s] (I)       ============  Phase 1c Route ============
[12/10 13:23:25   2744s] (I)       Level2 Grid: 129 x 128
[12/10 13:23:25   2744s] (I)       Phase 1c runs 0.05 seconds
[12/10 13:23:25   2744s] (I)       Usage: 2151559 = (1088565 H, 1062994 V) = (16.00% H, 17.24% V) = (1.524e+06um H, 1.488e+06um V)
[12/10 13:23:25   2744s] (I)       
[12/10 13:23:25   2744s] (I)       ============  Phase 1d Route ============
[12/10 13:23:25   2745s] (I)       Phase 1d runs 0.63 seconds
[12/10 13:23:25   2745s] (I)       Usage: 2151724 = (1088698 H, 1063026 V) = (16.00% H, 17.24% V) = (1.524e+06um H, 1.488e+06um V)
[12/10 13:23:25   2745s] (I)       
[12/10 13:23:25   2745s] (I)       ============  Phase 1e Route ============
[12/10 13:23:25   2745s] (I)       Phase 1e runs 0.00 seconds
[12/10 13:23:25   2745s] (I)       Usage: 2151724 = (1088698 H, 1063026 V) = (16.00% H, 17.24% V) = (1.524e+06um H, 1.488e+06um V)
[12/10 13:23:25   2745s] (I)       
[12/10 13:23:25   2745s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.844418e+06um
[12/10 13:23:25   2745s] [NR-eGR] 
[12/10 13:23:26   2746s] (I)       Phase 1l runs 0.69 seconds
[12/10 13:23:26   2746s] (I)       ============  Phase 1l Route ============
[12/10 13:23:26   2746s] (I)       
[12/10 13:23:26   2746s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/10 13:23:26   2746s] (I)                      OverCon         OverCon         OverCon            
[12/10 13:23:26   2746s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[12/10 13:23:26   2746s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[12/10 13:23:26   2746s] (I)       ------------------------------------------------------------------
[12/10 13:23:26   2746s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:23:26   2746s] (I)       Layer2    4071( 0.99%)     306( 0.07%)      15( 0.00%)   ( 1.07%) 
[12/10 13:23:26   2746s] (I)       Layer3      15( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:23:26   2746s] (I)       Layer4    9507( 3.06%)      66( 0.02%)       0( 0.00%)   ( 3.08%) 
[12/10 13:23:26   2746s] (I)       Layer5      17( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:23:26   2746s] (I)       Layer6      19( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:23:26   2746s] (I)       Layer7      29( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 13:23:26   2746s] (I)       Layer8      36( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/10 13:23:26   2746s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:23:26   2746s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/10 13:23:26   2746s] (I)       ------------------------------------------------------------------
[12/10 13:23:26   2746s] (I)       Total    13694( 0.40%)     373( 0.01%)      15( 0.00%)   ( 0.41%) 
[12/10 13:23:26   2746s] (I)       
[12/10 13:23:26   2746s] (I)       Total Global Routing Runtime: 2.88 seconds
[12/10 13:23:26   2746s] (I)       total 2D Cap : 13226782 = (6871098 H, 6355684 V)
[12/10 13:23:26   2746s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/10 13:23:26   2746s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/10 13:23:26   2746s] [NR-eGR] End Peak syMemory usage = 2938.7 MB
[12/10 13:23:26   2746s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.88 seconds
[12/10 13:23:27   2746s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/10 13:23:27   2746s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[12/10 13:23:27   2746s] 
[12/10 13:23:27   2746s] ** np local hotspot detection info verbose **
[12/10 13:23:27   2746s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/10 13:23:27   2746s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/10 13:23:27   2746s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[12/10 13:23:27   2746s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[12/10 13:23:27   2746s] 
[12/10 13:23:27   2747s] Reported timing to dir ./timingReports
[12/10 13:23:27   2747s] **optDesign ... cpu = 0:01:47, real = 0:01:48, mem = 2705.7M, totSessionCpu=0:45:47 **
[12/10 13:23:27   2747s] End AAE Lib Interpolated Model. (MEM=2705.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:23:28   2747s] **INFO: Starting Blocking QThread with 1 CPU
[12/10 13:23:28   2747s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/10 13:23:28   2747s] #################################################################################
[12/10 13:23:28   2747s] # Design Stage: PreRoute
[12/10 13:23:28   2747s] # Design Name: eyeriss_top
[12/10 13:23:28   2747s] # Design Mode: 45nm
[12/10 13:23:28   2747s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:23:28   2747s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:23:28   2747s] # Signoff Settings: SI Off 
[12/10 13:23:28   2747s] #################################################################################
[12/10 13:23:28   2747s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:23:28   2747s] Calculate delays in Single mode...
[12/10 13:23:28   2747s] Topological Sorting (REAL = 0:00:00.0, MEM = 17.6M, InitMEM = 2.7M)
[12/10 13:23:28   2747s] End AAE Lib Interpolated Model. (MEM=36.918 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:23:28   2747s] Total number of fetched objects 234826
[12/10 13:23:28   2747s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[12/10 13:23:28   2747s] End delay calculation. (MEM=102.777 CPU=0:00:18.6 REAL=0:00:18.0)
[12/10 13:23:28   2747s] *** CDM Built up (cpu=0:00:19.8  real=0:00:20.0  mem= 102.8M) ***
[12/10 13:23:28   2747s] *** Done Building Timing Graph (cpu=0:00:22.4 real=0:00:23.0 totSessionCpu=0:01:06 mem=102.8M)
[12/10 13:23:56   2775s]  
_______________________________________________________________________
[12/10 13:23:57   2775s] #################################################################################
[12/10 13:23:57   2775s] # Design Stage: PreRoute
[12/10 13:23:57   2775s] # Design Name: eyeriss_top
[12/10 13:23:57   2775s] # Design Mode: 45nm
[12/10 13:23:57   2775s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:23:57   2775s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:23:57   2775s] # Signoff Settings: SI Off 
[12/10 13:23:57   2775s] #################################################################################
[12/10 13:24:00   2779s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:24:00   2779s] Calculate delays in Single mode...
[12/10 13:24:00   2779s] Topological Sorting (REAL = 0:00:00.0, MEM = 2722.6M, InitMEM = 2707.7M)
[12/10 13:24:01   2779s] End AAE Lib Interpolated Model. (MEM=2741.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:24:19   2798s] Total number of fetched objects 234826
[12/10 13:24:20   2798s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:01.0)
[12/10 13:24:20   2798s] End delay calculation. (MEM=2951.78 CPU=0:00:18.8 REAL=0:00:19.0)
[12/10 13:24:20   2798s] *** CDM Built up (cpu=0:00:23.1  real=0:00:23.0  mem= 2951.8M) ***
[12/10 13:24:22   2801s] *** Done Building Timing Graph (cpu=0:00:25.8 real=0:00:26.0 totSessionCpu=0:46:42 mem=2951.8M)
[12/10 13:24:30   2809s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 an 
Hold  views included:
 an

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.002  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.013  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.050   |     58 (58)      |
|   max_tran     |     57 (88)      |   -0.030   |     57 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.777%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:01:02, REAL=0:01:03, MEM=2730.9M
[12/10 13:24:30   2809s] **optDesign ... cpu = 0:02:49, real = 0:02:51, mem = 2727.1M, totSessionCpu=0:46:49 **
[12/10 13:24:30   2809s] *** Finished optDesign ***
[12/10 13:24:30   2809s] 
[12/10 13:24:30   2809s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:02:49 real=  0:02:51)
[12/10 13:24:30   2809s] Info: pop threads available for lower-level modules during optimization.
[12/10 13:24:30   2809s] <CMD> timeDesign -postCTS -hold -numPaths 200
[12/10 13:24:31   2810s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/10 13:24:31   2810s] Type 'man IMPEXT-3493' for more detail.
[12/10 13:24:31   2810s] Start to check current routing status for nets...
[12/10 13:24:31   2810s] Using hname+ instead name for net compare
[12/10 13:24:31   2810s] All nets are already routed correctly.
[12/10 13:24:31   2810s] End to check current routing status for nets (mem=2637.4M)
[12/10 13:24:31   2810s] Extraction called for design 'eyeriss_top' of instances=172488 and nets=236296 using extraction engine 'preRoute' .
[12/10 13:24:31   2810s] PreRoute RC Extraction called for design eyeriss_top.
[12/10 13:24:31   2810s] RC Extraction called in multi-corner(1) mode.
[12/10 13:24:31   2810s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 13:24:31   2810s] Type 'man IMPEXT-6197' for more detail.
[12/10 13:24:31   2810s] RCMode: PreRoute
[12/10 13:24:31   2810s]       RC Corner Indexes            0   
[12/10 13:24:31   2810s] Capacitance Scaling Factor   : 1.00000 
[12/10 13:24:31   2810s] Resistance Scaling Factor    : 1.00000 
[12/10 13:24:31   2810s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 13:24:31   2810s] Clock Res. Scaling Factor    : 1.00000 
[12/10 13:24:31   2810s] Shrink Factor                : 1.00000
[12/10 13:24:31   2810s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 13:24:32   2810s] Initializing multi-corner resistance tables ...
[12/10 13:24:32   2811s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2637.441M)
[12/10 13:24:33   2811s] Effort level <high> specified for reg2reg path_group
[12/10 13:24:36   2815s] #################################################################################
[12/10 13:24:36   2815s] # Design Stage: PreRoute
[12/10 13:24:36   2815s] # Design Name: eyeriss_top
[12/10 13:24:36   2815s] # Design Mode: 45nm
[12/10 13:24:36   2815s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:24:36   2815s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:24:36   2815s] # Signoff Settings: SI Off 
[12/10 13:24:36   2815s] #################################################################################
[12/10 13:24:37   2815s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:24:37   2815s] Calculate delays in Single mode...
[12/10 13:24:37   2816s] Topological Sorting (REAL = 0:00:00.0, MEM = 2660.3M, InitMEM = 2645.5M)
[12/10 13:24:37   2816s] End AAE Lib Interpolated Model. (MEM=2679.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:24:55   2834s] Total number of fetched objects 234826
[12/10 13:24:56   2835s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:01.0)
[12/10 13:24:56   2835s] End delay calculation. (MEM=2889.5 CPU=0:00:18.3 REAL=0:00:18.0)
[12/10 13:24:56   2835s] *** CDM Built up (cpu=0:00:19.6  real=0:00:20.0  mem= 2889.5M) ***
[12/10 13:24:58   2837s] *** Done Building Timing Graph (cpu=0:00:22.1 real=0:00:22.0 totSessionCpu=0:47:17 mem=2889.5M)
[12/10 13:25:01   2840s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 an 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.013  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

Density: 64.777%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[12/10 13:25:02   2840s] Total CPU time: 31.12 sec
[12/10 13:25:02   2840s] Total Real time: 32.0 sec
[12/10 13:25:02   2840s] Total Memory Usage: 2637.441406 Mbytes
[12/10 13:25:02   2840s] <CMD> timeDesign -postCTS -numPaths 200
[12/10 13:25:05   2843s] Start to check current routing status for nets...
[12/10 13:25:05   2843s] Using hname+ instead name for net compare
[12/10 13:25:05   2844s] All nets are already routed correctly.
[12/10 13:25:05   2844s] End to check current routing status for nets (mem=2645.5M)
[12/10 13:25:05   2844s] Effort level <high> specified for reg2reg path_group
[12/10 13:25:07   2846s] #################################################################################
[12/10 13:25:07   2846s] # Design Stage: PreRoute
[12/10 13:25:07   2846s] # Design Name: eyeriss_top
[12/10 13:25:07   2846s] # Design Mode: 45nm
[12/10 13:25:07   2846s] # Analysis Mode: MMMC Non-OCV 
[12/10 13:25:07   2846s] # Parasitics Mode: No SPEF/RCDB
[12/10 13:25:07   2846s] # Signoff Settings: SI Off 
[12/10 13:25:07   2846s] #################################################################################
[12/10 13:25:08   2846s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:25:08   2846s] Calculate delays in Single mode...
[12/10 13:25:08   2847s] Topological Sorting (REAL = 0:00:00.0, MEM = 2658.3M, InitMEM = 2643.5M)
[12/10 13:25:08   2847s] End AAE Lib Interpolated Model. (MEM=2677.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:25:26   2865s] Total number of fetched objects 234826
[12/10 13:25:27   2865s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:01.0)
[12/10 13:25:27   2865s] End delay calculation. (MEM=2887.5 CPU=0:00:18.4 REAL=0:00:19.0)
[12/10 13:25:27   2865s] *** CDM Built up (cpu=0:00:19.6  real=0:00:20.0  mem= 2887.5M) ***
[12/10 13:25:29   2868s] *** Done Building Timing Graph (cpu=0:00:22.0 real=0:00:22.0 totSessionCpu=0:47:48 mem=2887.5M)
[12/10 13:25:37   2876s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.002  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.050   |     58 (58)      |
|   max_tran     |     57 (88)      |   -0.030   |     57 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.777%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[12/10 13:25:37   2876s] Total CPU time: 35.67 sec
[12/10 13:25:37   2876s] Total Real time: 35.0 sec
[12/10 13:25:37   2876s] Total Memory Usage: 2660.792969 Mbytes
[12/10 13:25:37   2876s] <CMD> saveDesign eyeriss_top_clk.enc
[12/10 13:25:37   2876s] #- Begin Save netlist data ... (date=12/10 13:25:37, mem=2660.8M)
[12/10 13:25:37   2876s] Writing Binary DB to eyeriss_top_clk.enc.dat/eyeriss_top.v.bin ...
[12/10 13:25:38   2876s] #- End Save netlist data ... (date=12/10 13:25:38, total cpu=0:00:00.2, real=0:00:01.0, peak res=1685.6M, current mem=3174.8M)
[12/10 13:25:38   2876s] #- Begin Save AAE data ... (date=12/10 13:25:38, mem=3174.8M)
[12/10 13:25:38   2876s] Saving AAE Data ...
[12/10 13:25:38   2876s] #- End Save AAE data ... (date=12/10 13:25:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1685.6M, current mem=3174.8M)
[12/10 13:25:38   2876s] #- Begin Save clock tree data ... (date=12/10 13:25:38, mem=3174.8M)
[12/10 13:25:38   2876s] #- End Save clock tree data ... (date=12/10 13:25:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1685.6M, current mem=3174.8M)
[12/10 13:25:38   2876s] Saving preference file eyeriss_top_clk.enc.dat/gui.pref.tcl ...
[12/10 13:25:38   2876s] Saving mode setting ...
[12/10 13:25:38   2876s] Saving global file ...
[12/10 13:25:38   2876s] #- Begin Save floorplan data ... (date=12/10 13:25:38, mem=3174.8M)
[12/10 13:25:38   2876s] Saving floorplan file ...
[12/10 13:25:39   2877s] #- End Save floorplan data ... (date=12/10 13:25:39, total cpu=0:00:00.9, real=0:00:01.0, peak res=1691.2M, current mem=3174.8M)
[12/10 13:25:39   2877s] Saving Drc markers ...
[12/10 13:25:39   2877s] ... No Drc file written since there is no markers found.
[12/10 13:25:39   2877s] #- Begin Save placement data ... (date=12/10 13:25:39, mem=3174.8M)
[12/10 13:25:39   2877s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/10 13:25:39   2877s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3174.8M) ***
[12/10 13:25:39   2877s] #- End Save placement data ... (date=12/10 13:25:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1695.7M, current mem=3174.8M)
[12/10 13:25:39   2877s] #- Begin Save routing data ... (date=12/10 13:25:39, mem=3174.8M)
[12/10 13:25:39   2877s] Saving route file ...
[12/10 13:25:45   2879s] *** Completed saveRoute (cpu=0:00:01.8 real=0:00:06.0 mem=3174.8M) ***
[12/10 13:25:45   2879s] #- End Save routing data ... (date=12/10 13:25:45, total cpu=0:00:01.8, real=0:00:06.0, peak res=1697.7M, current mem=3174.8M)
[12/10 13:25:45   2879s] Saving property file eyeriss_top_clk.enc.dat/eyeriss_top.prop
[12/10 13:25:45   2879s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=3174.8M) ***
[12/10 13:25:45   2879s] #- Begin Save power constraints data ... (date=12/10 13:25:45, mem=3174.8M)
[12/10 13:25:45   2879s] #- End Save power constraints data ... (date=12/10 13:25:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1697.7M, current mem=3174.8M)
[12/10 13:25:45   2879s] Saving rc congestion map eyeriss_top_clk.enc.dat/eyeriss_top.congmap.gz ...
[12/10 13:25:45   2879s] No integration constraint in the design.
[12/10 13:25:45   2879s] Generated self-contained design eyeriss_top_clk.enc.dat
[12/10 13:25:45   2879s] *** Message Summary: 0 warning(s), 0 error(s)
[12/10 13:25:45   2879s] 
[12/10 13:26:11   2881s] <CMD> getFillerMode -quiet
[12/10 13:26:11   2881s] <CMD> addFillerGap 0.6
[12/10 13:26:11   2881s] #spOpts: N=45 
[12/10 13:26:11   2881s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 13:26:11   2881s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 13:26:11   2881s] **WARN: (IMPSP-2027):	Ignoring fillerGapMinGap value of 0.600 in refinePlace as the value is too large.
[12/10 13:26:11   2881s] Processing top-level gaps.
[12/10 13:26:11   2881s] minGap is too small.
[12/10 13:26:11   2881s] minGap is too small.
[12/10 13:26:11   2881s] minGap is too small.
[12/10 13:26:11   2881s] minGap is too small.
[12/10 13:26:11   2881s] minGap is too small.
[12/10 13:26:11   2881s] Statistics of distance of Instance movement in refine placement:
[12/10 13:26:11   2881s]   maximum (X+Y) =         0.00 um
[12/10 13:26:11   2881s]   mean    (X+Y) =         0.00 um
[12/10 13:26:11   2881s] Summary Report:
[12/10 13:26:11   2881s] Instances move: 0 (out of 172488 movable)
[12/10 13:26:11   2881s] Instances flipped: 0
[12/10 13:26:11   2881s] Mean displacement: 0.00 um
[12/10 13:26:11   2881s] Max displacement: 0.00 um 
[12/10 13:26:11   2881s] Total instances moved : 0
[12/10 13:26:11   2882s] <CMD> addFiller -cell FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 -prefix FILLER -markFixed
[12/10 13:26:11   2882s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[12/10 13:26:11   2882s] operations, such as antenna fixing, may fail due to fillers being marked 
[12/10 13:26:11   2882s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[12/10 13:26:11   2882s] #spOpts: N=45 
[12/10 13:26:12   2882s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 13:26:12   2882s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 13:26:12   2882s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[12/10 13:26:15   2885s] *INFO: Adding fillers to top-module.
[12/10 13:26:15   2885s] *INFO:   Added 60315 filler insts (cell FILLCELL_X8 / prefix FILLER).
[12/10 13:26:15   2885s] *INFO:   Added 80812 filler insts (cell FILLCELL_X4 / prefix FILLER).
[12/10 13:26:15   2885s] *INFO:   Added 249683 filler insts (cell FILLCELL_X1 / prefix FILLER).
[12/10 13:26:15   2885s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[12/10 13:26:15   2885s] *INFO: Total 390810 filler insts added - prefix FILLER (CPU: 0:00:03.5).
[12/10 13:26:15   2885s] For 390810 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.1)
[12/10 13:26:15   2885s] <CMD> saveDesign eyeriss_top_powerroute_clk_filler.enc
[12/10 13:26:15   2885s] #- Begin Save netlist data ... (date=12/10 13:26:15, mem=2660.8M)
[12/10 13:26:15   2885s] Writing Binary DB to eyeriss_top_powerroute_clk_filler.enc.dat/eyeriss_top.v.bin ...
[12/10 13:26:15   2886s] #- End Save netlist data ... (date=12/10 13:26:15, total cpu=0:00:00.2, real=0:00:00.0, peak res=1816.6M, current mem=3174.8M)
[12/10 13:26:16   2886s] #- Begin Save AAE data ... (date=12/10 13:26:15, mem=3174.8M)
[12/10 13:26:16   2886s] Saving AAE Data ...
[12/10 13:26:16   2886s] #- End Save AAE data ... (date=12/10 13:26:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1816.6M, current mem=3174.8M)
[12/10 13:26:16   2886s] #- Begin Save clock tree data ... (date=12/10 13:26:16, mem=3174.8M)
[12/10 13:26:16   2886s] #- End Save clock tree data ... (date=12/10 13:26:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1816.6M, current mem=3174.8M)
[12/10 13:26:16   2886s] Saving preference file eyeriss_top_powerroute_clk_filler.enc.dat/gui.pref.tcl ...
[12/10 13:26:16   2886s] Saving mode setting ...
[12/10 13:26:16   2886s] Saving global file ...
[12/10 13:26:16   2886s] #- Begin Save floorplan data ... (date=12/10 13:26:16, mem=3174.8M)
[12/10 13:26:16   2886s] Saving floorplan file ...
[12/10 13:26:17   2887s] #- End Save floorplan data ... (date=12/10 13:26:17, total cpu=0:00:00.8, real=0:00:01.0, peak res=1816.6M, current mem=3174.8M)
[12/10 13:26:17   2887s] Saving Drc markers ...
[12/10 13:26:17   2887s] ... No Drc file written since there is no markers found.
[12/10 13:26:17   2887s] #- Begin Save placement data ... (date=12/10 13:26:17, mem=3174.8M)
[12/10 13:26:17   2887s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/10 13:26:17   2887s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3174.8M) ***
[12/10 13:26:17   2887s] #- End Save placement data ... (date=12/10 13:26:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1826.7M, current mem=3174.8M)
[12/10 13:26:17   2887s] #- Begin Save routing data ... (date=12/10 13:26:17, mem=3174.8M)
[12/10 13:26:17   2887s] Saving route file ...
[12/10 13:26:18   2887s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=3174.8M) ***
[12/10 13:26:18   2887s] #- End Save routing data ... (date=12/10 13:26:18, total cpu=0:00:00.3, real=0:00:01.0, peak res=1827.2M, current mem=3174.8M)
[12/10 13:26:18   2887s] Saving property file eyeriss_top_powerroute_clk_filler.enc.dat/eyeriss_top.prop
[12/10 13:26:18   2887s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=3174.8M) ***
[12/10 13:26:18   2887s] #- Begin Save power constraints data ... (date=12/10 13:26:18, mem=3174.8M)
[12/10 13:26:18   2887s] #- End Save power constraints data ... (date=12/10 13:26:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.2M, current mem=3174.8M)
[12/10 13:26:18   2887s] Saving rc congestion map eyeriss_top_powerroute_clk_filler.enc.dat/eyeriss_top.congmap.gz ...
[12/10 13:26:18   2887s] No integration constraint in the design.
[12/10 13:26:18   2887s] Generated self-contained design eyeriss_top_powerroute_clk_filler.enc.dat
[12/10 13:26:18   2887s] *** Message Summary: 0 warning(s), 0 error(s)
[12/10 13:26:18   2887s] 
[12/10 13:26:18   2887s] <CMD> setAnalysisMode -cppr none -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
[12/10 13:26:19   2888s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna false
[12/10 13:26:19   2888s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/10 13:26:19   2888s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/10 13:26:19   2888s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/10 13:26:19   2888s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/10 13:26:19   2888s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/10 13:26:19   2888s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[12/10 13:26:19   2888s] <CMD> routeDesign -globalDetail
[12/10 13:26:19   2888s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2031.42 (MB), peak = 3076.76 (MB)
[12/10 13:26:19   2888s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/10 13:26:19   2888s] #**INFO: setDesignMode -flowEffort standard
[12/10 13:26:19   2888s] #**INFO: mulit-cut via swapping is disabled by user.
[12/10 13:26:19   2888s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/10 13:26:19   2888s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[12/10 13:26:19   2888s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[12/10 13:26:19   2888s] #spOpts: N=45 
[12/10 13:26:19   2888s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[12/10 13:26:19   2888s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/10 13:26:19   2888s] Initialize ViaPillar Halo for 563298 instances.
[12/10 13:26:19   2888s] Begin checking placement ... (start mem=2643.5M, init mem=2643.5M)
[12/10 13:26:20   2889s] *info: Placed = 563298         (Fixed = 390810)
[12/10 13:26:20   2889s] *info: Unplaced = 0           
[12/10 13:26:20   2889s] Placement Density:100.00%(516305/516305)
[12/10 13:26:20   2889s] Placement Density (including fixed std cells):100.00%(797055/797055)
[12/10 13:26:20   2889s] Finished checkPlace (cpu: total=0:00:01.4, vio checks=0:00:00.8; mem=2643.5M)
[12/10 13:26:20   2889s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[12/10 13:26:20   2889s] #**INFO: honoring user setting for routeWithSiDriven set to false
[12/10 13:26:20   2889s] 
[12/10 13:26:20   2889s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/10 13:26:20   2889s] *** Changed status on (0) nets in Clock.
[12/10 13:26:20   2889s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2643.5M) ***
[12/10 13:26:20   2889s] 
[12/10 13:26:20   2889s] globalDetailRoute
[12/10 13:26:20   2889s] 
[12/10 13:26:20   2889s] #setNanoRouteMode -drouteFixAntenna false
[12/10 13:26:20   2889s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/10 13:26:20   2889s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/10 13:26:20   2889s] #setNanoRouteMode -routeTopRoutingLayer 6
[12/10 13:26:20   2889s] #setNanoRouteMode -routeWithSiDriven false
[12/10 13:26:20   2889s] #setNanoRouteMode -routeWithTimingDriven false
[12/10 13:26:20   2889s] #Start globalDetailRoute on Wed Dec 10 13:26:20 2025
[12/10 13:26:20   2889s] #
[12/10 13:26:22   2891s] ### Net info: total nets: 236296
[12/10 13:26:22   2891s] ### Net info: dirty nets: 1239
[12/10 13:26:22   2891s] ### Net info: marked as disconnected nets: 0
[12/10 13:26:22   2891s] ### Net info: fully routed nets: 0
[12/10 13:26:22   2891s] ### Net info: trivial (single pin) nets: 0
[12/10 13:26:22   2891s] ### Net info: unrouted nets: 236296
[12/10 13:26:22   2891s] ### Net info: re-extraction nets: 0
[12/10 13:26:22   2891s] ### Net info: ignored nets: 0
[12/10 13:26:22   2891s] ### Net info: skip routing nets: 0
[12/10 13:26:22   2891s] ### import wire route signature (0) = 1189166247
[12/10 13:26:23   2892s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[12/10 13:26:23   2892s] #NanoRoute Version 16.20-p002_1 NR161103-1425/16_20-UB
[12/10 13:26:23   2892s] #RTESIG:78da85d0cd0ac230100460cf3ec592f610c1d66c92aecd55f0aa22eab554487fa0b492a4
[12/10 13:26:23   2892s] #       ef6fc56b69f73a1fc3b051fc3adf8121a552241f21648170b923210a95a096d901a998a2
[12/10 13:26:23   2892s] #       e7896da3f87a7b48832080b77db0b5757b18bd75e06d086d5feffe44510e55d9790bfc3d
[12/10 13:26:23   2892s] #       0cddac21b56e8cd2704c73f13be055379461de4d93d6ba501801ac69eb8601f7c14dc9bc
[12/10 13:26:23   2892s] #       534410dcb8d8a5b5045afe01eaccac8fd22497d0e60b095e7aca
[12/10 13:26:23   2892s] #
[12/10 13:26:23   2892s] #RTESIG:78da85d0cd0ac230100460cf3ec592f610c1d66c92aecd55f0aa22eab554487fa0b492a4
[12/10 13:26:23   2892s] #       ef6fc56b69f73a1fc3b051fc3adf8121a552241f21648170b923210a95a096d901a998a2
[12/10 13:26:23   2892s] #       e7896da3f87a7b48832080b77db0b5757b18bd75e06d086d5feffe44510e55d9790bfc3d
[12/10 13:26:23   2892s] #       0cddac21b56e8cd2704c73f13be055379461de4d93d6ba501801ac69eb8601f7c14dc9bc
[12/10 13:26:23   2892s] #       534410dcb8d8a5b5045afe01eaccac8fd22497d0e60b095e7aca
[12/10 13:26:23   2892s] #
[12/10 13:26:23   2892s] #Start routing data preparation.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[12/10 13:26:23   2892s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[12/10 13:26:23   2892s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[12/10 13:26:23   2893s] #Minimum voltage of a net in the design = 0.000.
[12/10 13:26:23   2893s] #Maximum voltage of a net in the design = 1.100.
[12/10 13:26:23   2893s] #Voltage range [0.000 - 1.100] has 236294 nets.
[12/10 13:26:23   2893s] #Voltage range [0.000 - 0.000] has 1 net.
[12/10 13:26:23   2893s] #Voltage range [1.100 - 1.100] has 1 net.
[12/10 13:26:25   2894s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[12/10 13:26:25   2894s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[12/10 13:26:25   2894s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[12/10 13:26:25   2894s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[12/10 13:26:25   2894s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[12/10 13:26:25   2894s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[12/10 13:26:25   2894s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[12/10 13:26:25   2894s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[12/10 13:26:25   2894s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[12/10 13:26:25   2894s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[12/10 13:26:28   2897s] #Regenerating Ggrids automatically.
[12/10 13:26:28   2897s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[12/10 13:26:28   2897s] #Using automatically generated G-grids.
[12/10 13:26:28   2897s] #Done routing data preparation.
[12/10 13:26:28   2897s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2241.31 (MB), peak = 3076.76 (MB)
[12/10 13:26:28   2897s] #Merging special wires...
[12/10 13:26:29   2898s] #WARNING (NRDB-877) NET VSS is completely routed with special WIRE and will not be modified. The "-skip_routing" attribute for the NET is set to true. To modify the NET or allow modification of this NET set NET attribute with "setAttribute -net netName -skip_routing false".
[12/10 13:26:29   2898s] #
[12/10 13:26:29   2898s] #Connectivity extraction summary:
[12/10 13:26:29   2898s] #1 routed nets are extracted.
[12/10 13:26:29   2898s] #174727 (73.94%) nets are without wires.
[12/10 13:26:29   2898s] #61568 nets are fixed|skipped|trivial (not extracted).
[12/10 13:26:29   2898s] #Total number of nets = 236296.
[12/10 13:26:29   2898s] #
[12/10 13:26:29   2898s] #Number of eco nets is 0
[12/10 13:26:29   2898s] #
[12/10 13:26:29   2898s] #Start data preparation...
[12/10 13:26:29   2898s] #
[12/10 13:26:29   2898s] #Data preparation is done on Wed Dec 10 13:26:29 2025
[12/10 13:26:29   2898s] #
[12/10 13:26:29   2898s] #Analyzing routing resource...
[12/10 13:26:31   2900s] #Routing resource analysis is done on Wed Dec 10 13:26:31 2025
[12/10 13:26:31   2900s] #
[12/10 13:26:31   2900s] #flow signature = 1254466182
[12/10 13:26:31   2900s] #  Resource Analysis:
[12/10 13:26:31   2900s] #
[12/10 13:26:31   2900s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/10 13:26:31   2900s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/10 13:26:31   2900s] #  --------------------------------------------------------------
[12/10 13:26:31   2900s] #  Metal 1        H        6400           0      182756    81.36%
[12/10 13:26:31   2900s] #  Metal 2        V        4726           0      182756     0.23%
[12/10 13:26:31   2900s] #  Metal 3        H        6400           0      182756     0.00%
[12/10 13:26:31   2900s] #  Metal 4        V          59        3147      182756    87.70%
[12/10 13:26:31   2900s] #  Metal 5        H        3172          28      182756     0.70%
[12/10 13:26:31   2900s] #  Metal 6        V        3206           0      182756     0.00%
[12/10 13:26:31   2900s] #  --------------------------------------------------------------
[12/10 13:26:31   2900s] #  Total                  23963      16.51%     1096536    28.33%
[12/10 13:26:31   2900s] #
[12/10 13:26:31   2900s] #
[12/10 13:26:31   2900s] #
[12/10 13:26:32   2901s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2265.78 (MB), peak = 3076.76 (MB)
[12/10 13:26:32   2901s] #
[12/10 13:26:32   2901s] #start global routing iteration 1...
[12/10 13:26:39   2908s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2308.67 (MB), peak = 3076.76 (MB)
[12/10 13:26:39   2908s] #
[12/10 13:26:39   2908s] #start global routing iteration 2...
[12/10 13:26:58   2927s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 2474.60 (MB), peak = 3076.76 (MB)
[12/10 13:26:58   2927s] #
[12/10 13:26:58   2927s] #start global routing iteration 3...
[12/10 13:27:03   2932s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2543.02 (MB), peak = 3076.76 (MB)
[12/10 13:27:03   2932s] #
[12/10 13:27:03   2932s] #start global routing iteration 4...
[12/10 13:31:50   3191s] #cpu time = 00:04:19, elapsed time = 00:04:48, memory = 2547.57 (MB), peak = 3076.76 (MB)
[12/10 13:31:50   3191s] #
[12/10 13:31:50   3191s] #
[12/10 13:31:50   3191s] #Total number of trivial nets (e.g. < 2 pins) = 61568 (skipped).
[12/10 13:31:50   3191s] #Total number of nets with skipped attribute = 1 (skipped).
[12/10 13:31:50   3191s] #Total number of routable nets = 174727.
[12/10 13:31:50   3191s] #Total number of nets in the design = 236296.
[12/10 13:31:50   3191s] #
[12/10 13:31:50   3191s] #174727 routable nets have only global wires.
[12/10 13:31:50   3191s] #1 skipped net has only detail routed wires.
[12/10 13:31:50   3191s] #
[12/10 13:31:50   3191s] #Routed nets constraints summary:
[12/10 13:31:50   3191s] #-----------------------------
[12/10 13:31:50   3191s] #        Rules   Unconstrained  
[12/10 13:31:50   3191s] #-----------------------------
[12/10 13:31:50   3191s] #      Default          174727  
[12/10 13:31:50   3191s] #-----------------------------
[12/10 13:31:50   3191s] #        Total          174727  
[12/10 13:31:50   3191s] #-----------------------------
[12/10 13:31:50   3191s] #
[12/10 13:31:50   3191s] #Routing constraints summary of the whole design:
[12/10 13:31:50   3191s] #-----------------------------
[12/10 13:31:50   3191s] #        Rules   Unconstrained  
[12/10 13:31:50   3191s] #-----------------------------
[12/10 13:31:50   3191s] #      Default          174728  
[12/10 13:31:50   3191s] #-----------------------------
[12/10 13:31:50   3191s] #        Total          174728  
[12/10 13:31:50   3191s] #-----------------------------
[12/10 13:31:50   3191s] #
[12/10 13:31:51   3192s] #
[12/10 13:31:51   3192s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/10 13:31:51   3192s] #
[12/10 13:31:51   3192s] #                 OverCon       OverCon       OverCon       OverCon          
[12/10 13:31:51   3192s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/10 13:31:51   3192s] #     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon
[12/10 13:31:51   3192s] #  --------------------------------------------------------------------------
[12/10 13:31:51   3192s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/10 13:31:51   3192s] #   Metal 2  62665(34.3%)   7096(3.88%)    286(0.16%)     39(0.02%)   (38.3%)
[12/10 13:31:51   3192s] #   Metal 3    298(0.16%)      2(0.00%)      0(0.00%)      0(0.00%)   (0.16%)
[12/10 13:31:51   3192s] #   Metal 4  11048(49.1%)     24(0.11%)      0(0.00%)      0(0.00%)   (49.2%)
[12/10 13:31:51   3192s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/10 13:31:51   3192s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/10 13:31:51   3192s] #  --------------------------------------------------------------------------
[12/10 13:31:51   3192s] #     Total  74011(8.51%)   7122(0.82%)    286(0.03%)     39(0.00%)   (9.37%)
[12/10 13:31:51   3192s] #
[12/10 13:31:51   3192s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
[12/10 13:31:51   3192s] #  Overflow after GR: 0.06% H + 20.92% V
[12/10 13:31:51   3192s] #
[12/10 13:31:52   3192s] #Complete Global Routing.
[12/10 13:31:52   3192s] #Total wire length = 3808526 um.
[12/10 13:31:52   3192s] #Total half perimeter of net bounding box = 2533001 um.
[12/10 13:31:52   3192s] #Total wire length on LAYER metal1 = 1161 um.
[12/10 13:31:52   3192s] #Total wire length on LAYER metal2 = 798437 um.
[12/10 13:31:52   3192s] #Total wire length on LAYER metal3 = 2158405 um.
[12/10 13:31:52   3192s] #Total wire length on LAYER metal4 = 4500 um.
[12/10 13:31:52   3192s] #Total wire length on LAYER metal5 = 275925 um.
[12/10 13:31:52   3192s] #Total wire length on LAYER metal6 = 570098 um.
[12/10 13:31:52   3192s] #Total wire length on LAYER metal7 = 0 um.
[12/10 13:31:52   3192s] #Total wire length on LAYER metal8 = 0 um.
[12/10 13:31:52   3192s] #Total wire length on LAYER metal9 = 0 um.
[12/10 13:31:52   3192s] #Total wire length on LAYER metal10 = 0 um.
[12/10 13:31:52   3192s] #Total number of vias = 1428039
[12/10 13:31:52   3192s] #Up-Via Summary (total 1428039):
[12/10 13:31:52   3192s] #           
[12/10 13:31:52   3192s] #-----------------------
[12/10 13:31:52   3192s] #  Metal 1       688511
[12/10 13:31:52   3192s] #  Metal 2       627990
[12/10 13:31:52   3192s] #  Metal 3        36258
[12/10 13:31:52   3192s] #  Metal 4        35470
[12/10 13:31:52   3192s] #  Metal 5        39810
[12/10 13:31:52   3192s] #-----------------------
[12/10 13:31:52   3192s] #               1428039 
[12/10 13:31:52   3192s] #
[12/10 13:31:52   3192s] #Max overcon = 9 tracks.
[12/10 13:31:52   3192s] #Total overcon = 9.37%.
[12/10 13:31:52   3192s] #Worst layer Gcell overcon rate = 49.24%.
[12/10 13:31:52   3192s] #cpu time = 00:04:54, elapsed time = 00:05:23, memory = 2547.57 (MB), peak = 3076.76 (MB)
[12/10 13:31:52   3192s] #
[12/10 13:31:52   3193s] ### route signature (3) = 1867237390
[12/10 13:31:52   3193s] ### violation signature (2) = 1905142130
[12/10 13:31:53   3193s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2512.52 (MB), peak = 3076.76 (MB)
[12/10 13:31:53   3194s] #Start Track Assignment.
[12/10 13:32:15   3216s] #Done with 481538 horizontal wires in 4 hboxes and 314080 vertical wires in 4 hboxes.
[12/10 13:32:40   3241s] #Done with 97085 horizontal wires in 4 hboxes and 83629 vertical wires in 4 hboxes.
[12/10 13:32:46   3246s] #Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
[12/10 13:32:46   3246s] #
[12/10 13:32:46   3246s] #Track assignment summary:
[12/10 13:32:46   3246s] # layer   (wire length)   (overlap)       (long ovlp) 
[12/10 13:32:46   3246s] #----------------------------------------------------
[12/10 13:32:46   3246s] # metal1      1148.96 	 70.33%  	  0.00%
[12/10 13:32:46   3246s] # metal2    784680.58 	  0.37%  	  0.00%
[12/10 13:32:46   3246s] # metal3   2151675.74 	  0.19%  	  0.00%
[12/10 13:32:46   3246s] # metal4      4614.54 	  0.01%  	  0.00%
[12/10 13:32:46   3246s] # metal5    280182.95 	  0.02%  	  0.00%
[12/10 13:32:46   3246s] # metal6    572846.71 	  0.01%  	  0.00%
[12/10 13:32:46   3246s] #----------------------------------------------------
[12/10 13:32:46   3246s] # All     3795149.48  	  0.21% 	  0.00%
[12/10 13:32:46   3246s] #Complete Track Assignment.
[12/10 13:32:46   3246s] #Total wire length = 4030795 um.
[12/10 13:32:46   3246s] #Total half perimeter of net bounding box = 2533001 um.
[12/10 13:32:46   3246s] #Total wire length on LAYER metal1 = 157369 um.
[12/10 13:32:46   3246s] #Total wire length on LAYER metal2 = 777002 um.
[12/10 13:32:46   3246s] #Total wire length on LAYER metal3 = 2237709 um.
[12/10 13:32:46   3246s] #Total wire length on LAYER metal4 = 4690 um.
[12/10 13:32:46   3246s] #Total wire length on LAYER metal5 = 282606 um.
[12/10 13:32:46   3246s] #Total wire length on LAYER metal6 = 571419 um.
[12/10 13:32:46   3246s] #Total wire length on LAYER metal7 = 0 um.
[12/10 13:32:46   3246s] #Total wire length on LAYER metal8 = 0 um.
[12/10 13:32:46   3246s] #Total wire length on LAYER metal9 = 0 um.
[12/10 13:32:46   3246s] #Total wire length on LAYER metal10 = 0 um.
[12/10 13:32:46   3246s] #Total number of vias = 1428039
[12/10 13:32:46   3246s] #Up-Via Summary (total 1428039):
[12/10 13:32:46   3246s] #           
[12/10 13:32:46   3246s] #-----------------------
[12/10 13:32:46   3246s] #  Metal 1       688511
[12/10 13:32:46   3246s] #  Metal 2       627990
[12/10 13:32:46   3246s] #  Metal 3        36258
[12/10 13:32:46   3246s] #  Metal 4        35470
[12/10 13:32:46   3246s] #  Metal 5        39810
[12/10 13:32:46   3246s] #-----------------------
[12/10 13:32:46   3246s] #               1428039 
[12/10 13:32:46   3246s] #
[12/10 13:32:46   3247s] ### route signature (7) = 1172309566
[12/10 13:32:46   3247s] ### violation signature (6) = 1905142130
[12/10 13:32:46   3247s] #cpu time = 00:00:54, elapsed time = 00:00:54, memory = 2737.66 (MB), peak = 3076.76 (MB)
[12/10 13:32:46   3247s] #
[12/10 13:32:46   3247s] #Cpu time = 00:05:55
[12/10 13:32:46   3247s] #Elapsed time = 00:06:23
[12/10 13:32:46   3247s] #Increased memory = 525.45 (MB)
[12/10 13:32:46   3247s] #Total memory = 2737.66 (MB)
[12/10 13:32:46   3247s] #Peak memory = 3076.76 (MB)
[12/10 13:32:48   3248s] #
[12/10 13:32:48   3248s] #Start Detail Routing..
[12/10 13:32:48   3248s] #start initial detail routing ...
[12/10 13:33:33   3293s] #    completing 10% with 15 violations
[12/10 13:33:33   3293s] #    cpu time = 00:00:45, elapsed time = 00:00:45, memory = 2624.15 (MB), peak = 3076.76 (MB)
[12/10 13:34:20   3340s] #    completing 20% with 30 violations
[12/10 13:34:20   3340s] #    cpu time = 00:01:32, elapsed time = 00:01:32, memory = 2630.00 (MB), peak = 3076.76 (MB)
[12/10 13:35:06   3387s] #    completing 30% with 46 violations
[12/10 13:35:06   3387s] #    cpu time = 00:02:19, elapsed time = 00:02:19, memory = 2642.74 (MB), peak = 3076.76 (MB)
[12/10 13:35:51   3431s] #    completing 40% with 60 violations
[12/10 13:35:51   3431s] #    cpu time = 00:03:03, elapsed time = 00:03:03, memory = 2646.78 (MB), peak = 3076.76 (MB)
[12/10 13:36:36   3476s] #    completing 50% with 79 violations
[12/10 13:36:36   3476s] #    cpu time = 00:03:48, elapsed time = 00:03:48, memory = 2644.75 (MB), peak = 3076.76 (MB)
[12/10 13:37:20   3520s] #    completing 60% with 95 violations
[12/10 13:37:20   3520s] #    cpu time = 00:04:32, elapsed time = 00:04:32, memory = 2660.16 (MB), peak = 3076.76 (MB)
[12/10 13:38:09   3569s] #    completing 70% with 111 violations
[12/10 13:38:09   3569s] #    cpu time = 00:05:20, elapsed time = 00:05:21, memory = 2668.61 (MB), peak = 3076.76 (MB)
[12/10 13:38:58   3618s] #    completing 80% with 123 violations
[12/10 13:38:58   3618s] #    cpu time = 00:06:10, elapsed time = 00:06:11, memory = 2668.54 (MB), peak = 3076.76 (MB)
[12/10 13:39:47   3666s] #    completing 90% with 145 violations
[12/10 13:39:47   3666s] #    cpu time = 00:06:58, elapsed time = 00:06:59, memory = 2674.54 (MB), peak = 3076.76 (MB)
[12/10 13:40:28   3708s] #    completing 100% with 158 violations
[12/10 13:40:28   3708s] #    cpu time = 00:07:40, elapsed time = 00:07:40, memory = 2678.50 (MB), peak = 3076.76 (MB)
[12/10 13:40:28   3708s] #    number of violations = 158
[12/10 13:40:28   3708s] #
[12/10 13:40:28   3708s] #    By Layer and Type :
[12/10 13:40:28   3708s] #	         MetSpc    Short   CutSpc   Totals
[12/10 13:40:28   3708s] #	metal1        8        0        0        8
[12/10 13:40:28   3708s] #	metal2       13      128        0      141
[12/10 13:40:28   3708s] #	metal3        1        6        0        7
[12/10 13:40:28   3708s] #	metal4        0        0        1        1
[12/10 13:40:28   3708s] #	metal5        0        1        0        1
[12/10 13:40:28   3708s] #	Totals       22      135        1      158
[12/10 13:40:28   3708s] #172488 out of 563298 instances need to be verified(marked ipoed).
[12/10 13:41:15   3754s] #    number of violations = 158
[12/10 13:41:15   3754s] #
[12/10 13:41:15   3754s] #    By Layer and Type :
[12/10 13:41:15   3754s] #	         MetSpc    Short   CutSpc   Totals
[12/10 13:41:15   3754s] #	metal1        8        0        0        8
[12/10 13:41:15   3754s] #	metal2       13      128        0      141
[12/10 13:41:15   3754s] #	metal3        1        6        0        7
[12/10 13:41:15   3754s] #	metal4        0        0        1        1
[12/10 13:41:15   3754s] #	metal5        0        1        0        1
[12/10 13:41:15   3754s] #	Totals       22      135        1      158
[12/10 13:41:15   3754s] #cpu time = 00:08:26, elapsed time = 00:08:27, memory = 2681.23 (MB), peak = 3076.76 (MB)
[12/10 13:41:15   3754s] #start 1st optimization iteration ...
[12/10 13:41:17   3757s] #    number of violations = 1
[12/10 13:41:17   3757s] #
[12/10 13:41:17   3757s] #    By Layer and Type :
[12/10 13:41:17   3757s] #	          Short   Totals
[12/10 13:41:17   3757s] #	metal1        0        0
[12/10 13:41:17   3757s] #	metal2        0        0
[12/10 13:41:17   3757s] #	metal3        1        1
[12/10 13:41:17   3757s] #	Totals        1        1
[12/10 13:41:17   3757s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2681.74 (MB), peak = 3076.76 (MB)
[12/10 13:41:17   3757s] #start 2nd optimization iteration ...
[12/10 13:41:17   3757s] #    number of violations = 0
[12/10 13:41:17   3757s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2681.74 (MB), peak = 3076.76 (MB)
[12/10 13:41:18   3757s] #Complete Detail Routing.
[12/10 13:41:18   3757s] #Total wire length = 3621554 um.
[12/10 13:41:18   3757s] #Total half perimeter of net bounding box = 2533001 um.
[12/10 13:41:18   3757s] #Total wire length on LAYER metal1 = 109659 um.
[12/10 13:41:18   3757s] #Total wire length on LAYER metal2 = 1015476 um.
[12/10 13:41:18   3757s] #Total wire length on LAYER metal3 = 1703884 um.
[12/10 13:41:18   3757s] #Total wire length on LAYER metal4 = 11010 um.
[12/10 13:41:18   3757s] #Total wire length on LAYER metal5 = 251455 um.
[12/10 13:41:18   3757s] #Total wire length on LAYER metal6 = 530071 um.
[12/10 13:41:18   3757s] #Total wire length on LAYER metal7 = 0 um.
[12/10 13:41:18   3757s] #Total wire length on LAYER metal8 = 0 um.
[12/10 13:41:18   3757s] #Total wire length on LAYER metal9 = 0 um.
[12/10 13:41:18   3757s] #Total wire length on LAYER metal10 = 0 um.
[12/10 13:41:18   3757s] #Total number of vias = 1434191
[12/10 13:41:18   3757s] #Up-Via Summary (total 1434191):
[12/10 13:41:18   3757s] #           
[12/10 13:41:18   3757s] #-----------------------
[12/10 13:41:18   3757s] #  Metal 1       703077
[12/10 13:41:18   3757s] #  Metal 2       620242
[12/10 13:41:18   3757s] #  Metal 3        37448
[12/10 13:41:18   3757s] #  Metal 4        35114
[12/10 13:41:18   3757s] #  Metal 5        38310
[12/10 13:41:18   3757s] #-----------------------
[12/10 13:41:18   3757s] #               1434191 
[12/10 13:41:18   3757s] #
[12/10 13:41:18   3758s] #Total number of DRC violations = 0
[12/10 13:41:18   3758s] ### route signature (18) =  955637388
[12/10 13:41:18   3758s] ### violation signature (17) = 1905142130
[12/10 13:41:18   3758s] #Cpu time = 00:08:31
[12/10 13:41:18   3758s] #Elapsed time = 00:08:32
[12/10 13:41:18   3758s] #Increased memory = -104.21 (MB)
[12/10 13:41:18   3758s] #Total memory = 2633.45 (MB)
[12/10 13:41:18   3758s] #Peak memory = 3076.76 (MB)
[12/10 13:41:20   3759s] #
[12/10 13:41:20   3759s] #Start Post Route wire spreading..
[12/10 13:41:20   3760s] #
[12/10 13:41:20   3760s] #Start data preparation for wire spreading...
[12/10 13:41:20   3760s] #
[12/10 13:41:20   3760s] #Data preparation is done on Wed Dec 10 13:41:20 2025
[12/10 13:41:20   3760s] #
[12/10 13:41:21   3761s] #
[12/10 13:41:21   3761s] #Start Post Route Wire Spread.
[12/10 13:41:40   3779s] #Done with 197404 horizontal wires in 7 hboxes and 76394 vertical wires in 7 hboxes.
[12/10 13:41:40   3780s] #Complete Post Route Wire Spread.
[12/10 13:41:40   3780s] #
[12/10 13:41:41   3780s] #Total wire length = 3699132 um.
[12/10 13:41:41   3780s] #Total half perimeter of net bounding box = 2533001 um.
[12/10 13:41:41   3780s] #Total wire length on LAYER metal1 = 109664 um.
[12/10 13:41:41   3780s] #Total wire length on LAYER metal2 = 1032132 um.
[12/10 13:41:41   3780s] #Total wire length on LAYER metal3 = 1753398 um.
[12/10 13:41:41   3780s] #Total wire length on LAYER metal4 = 11024 um.
[12/10 13:41:41   3780s] #Total wire length on LAYER metal5 = 255519 um.
[12/10 13:41:41   3780s] #Total wire length on LAYER metal6 = 537394 um.
[12/10 13:41:41   3780s] #Total wire length on LAYER metal7 = 0 um.
[12/10 13:41:41   3780s] #Total wire length on LAYER metal8 = 0 um.
[12/10 13:41:41   3780s] #Total wire length on LAYER metal9 = 0 um.
[12/10 13:41:41   3780s] #Total wire length on LAYER metal10 = 0 um.
[12/10 13:41:41   3780s] #Total number of vias = 1434191
[12/10 13:41:41   3780s] #Up-Via Summary (total 1434191):
[12/10 13:41:41   3780s] #           
[12/10 13:41:41   3780s] #-----------------------
[12/10 13:41:41   3780s] #  Metal 1       703077
[12/10 13:41:41   3780s] #  Metal 2       620242
[12/10 13:41:41   3780s] #  Metal 3        37448
[12/10 13:41:41   3780s] #  Metal 4        35114
[12/10 13:41:41   3780s] #  Metal 5        38310
[12/10 13:41:41   3780s] #-----------------------
[12/10 13:41:41   3780s] #               1434191 
[12/10 13:41:41   3780s] #
[12/10 13:41:41   3781s] ### route signature (22) =  458306542
[12/10 13:41:41   3781s] ### violation signature (21) = 1905142130
[12/10 13:41:43   3782s] #
[12/10 13:41:43   3782s] #Start DRC checking..
[12/10 13:42:34   3833s] #    number of violations = 0
[12/10 13:42:34   3833s] #cpu time = 00:00:51, elapsed time = 00:00:51, memory = 2829.45 (MB), peak = 3076.76 (MB)
[12/10 13:42:34   3833s] #CELL_VIEW eyeriss_top,init has no DRC violation.
[12/10 13:42:34   3833s] #Total number of DRC violations = 0
[12/10 13:42:34   3834s] ### route signature (27) = 2107260002
[12/10 13:42:34   3834s] ### violation signature (26) = 1905142130
[12/10 13:42:35   3834s] #    number of violations = 0
[12/10 13:42:35   3834s] #cpu time = 00:01:15, elapsed time = 00:01:15, memory = 2792.48 (MB), peak = 3076.76 (MB)
[12/10 13:42:35   3834s] #CELL_VIEW eyeriss_top,init has no DRC violation.
[12/10 13:42:35   3834s] #Total number of DRC violations = 0
[12/10 13:42:35   3834s] #Post Route wire spread is done.
[12/10 13:42:35   3834s] #Total wire length = 3699132 um.
[12/10 13:42:35   3834s] #Total half perimeter of net bounding box = 2533001 um.
[12/10 13:42:35   3834s] #Total wire length on LAYER metal1 = 109664 um.
[12/10 13:42:35   3834s] #Total wire length on LAYER metal2 = 1032132 um.
[12/10 13:42:35   3834s] #Total wire length on LAYER metal3 = 1753398 um.
[12/10 13:42:35   3834s] #Total wire length on LAYER metal4 = 11024 um.
[12/10 13:42:35   3834s] #Total wire length on LAYER metal5 = 255519 um.
[12/10 13:42:35   3834s] #Total wire length on LAYER metal6 = 537394 um.
[12/10 13:42:35   3834s] #Total wire length on LAYER metal7 = 0 um.
[12/10 13:42:35   3834s] #Total wire length on LAYER metal8 = 0 um.
[12/10 13:42:35   3834s] #Total wire length on LAYER metal9 = 0 um.
[12/10 13:42:35   3834s] #Total wire length on LAYER metal10 = 0 um.
[12/10 13:42:35   3834s] #Total number of vias = 1434191
[12/10 13:42:35   3834s] #Up-Via Summary (total 1434191):
[12/10 13:42:35   3834s] #           
[12/10 13:42:35   3834s] #-----------------------
[12/10 13:42:35   3834s] #  Metal 1       703077
[12/10 13:42:35   3834s] #  Metal 2       620242
[12/10 13:42:35   3834s] #  Metal 3        37448
[12/10 13:42:35   3834s] #  Metal 4        35114
[12/10 13:42:35   3834s] #  Metal 5        38310
[12/10 13:42:35   3834s] #-----------------------
[12/10 13:42:35   3834s] #               1434191 
[12/10 13:42:35   3834s] #
[12/10 13:42:35   3835s] ### route signature (29) = 2107260002
[12/10 13:42:35   3835s] ### violation signature (28) = 1905142130
[12/10 13:42:35   3835s] #detailRoute Statistics:
[12/10 13:42:35   3835s] #Cpu time = 00:09:48
[12/10 13:42:35   3835s] #Elapsed time = 00:09:49
[12/10 13:42:35   3835s] #Increased memory = 53.47 (MB)
[12/10 13:42:35   3835s] #Total memory = 2791.13 (MB)
[12/10 13:42:35   3835s] #Peak memory = 3076.76 (MB)
[12/10 13:42:37   3836s] ### export wire route signature (30) = 2107260002
[12/10 13:42:39   3838s] ### export violation violation signature (29) = 1905142130
[12/10 13:42:40   3839s] #
[12/10 13:42:40   3839s] #globalDetailRoute statistics:
[12/10 13:42:40   3839s] #Cpu time = 00:15:50
[12/10 13:42:40   3839s] #Elapsed time = 00:16:19
[12/10 13:42:40   3839s] #Increased memory = 385.20 (MB)
[12/10 13:42:40   3839s] #Total memory = 2470.68 (MB)
[12/10 13:42:40   3839s] #Peak memory = 3076.76 (MB)
[12/10 13:42:40   3839s] #Number of warnings = 38
[12/10 13:42:40   3839s] #Total number of warnings = 40
[12/10 13:42:40   3839s] #Number of fails = 0
[12/10 13:42:40   3839s] #Total number of fails = 0
[12/10 13:42:40   3839s] #Complete globalDetailRoute on Wed Dec 10 13:42:40 2025
[12/10 13:42:40   3839s] #
[12/10 13:42:40   3839s] #routeDesign: cpu time = 00:15:51, elapsed time = 00:16:21, memory = 2470.68 (MB), peak = 3076.76 (MB)
[12/10 13:42:40   3839s] *** Message Summary: 0 warning(s), 0 error(s)
[12/10 13:42:40   3839s] 
[12/10 13:42:40   3839s] <CMD> saveDesign eyeriss_top_powerroute_clk_filler.enc
[12/10 13:42:40   3839s] #- Begin Save netlist data ... (date=12/10 13:42:40, mem=3232.6M)
[12/10 13:42:40   3839s] Writing Binary DB to eyeriss_top_powerroute_clk_filler.enc.dat.tmp/eyeriss_top.v.bin ...
[12/10 13:42:40   3839s] #- End Save netlist data ... (date=12/10 13:42:40, total cpu=0:00:00.2, real=0:00:00.0, peak res=2004.8M, current mem=3746.6M)
[12/10 13:42:40   3839s] #- Begin Save AAE data ... (date=12/10 13:42:40, mem=3746.6M)
[12/10 13:42:40   3839s] Saving AAE Data ...
[12/10 13:42:40   3839s] #- End Save AAE data ... (date=12/10 13:42:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2004.8M, current mem=3746.6M)
[12/10 13:42:40   3839s] #- Begin Save clock tree data ... (date=12/10 13:42:40, mem=3746.6M)
[12/10 13:42:40   3839s] #- End Save clock tree data ... (date=12/10 13:42:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2004.9M, current mem=3746.6M)
[12/10 13:42:40   3839s] Saving preference file eyeriss_top_powerroute_clk_filler.enc.dat.tmp/gui.pref.tcl ...
[12/10 13:42:40   3839s] Saving mode setting ...
[12/10 13:42:41   3839s] Saving global file ...
[12/10 13:42:41   3840s] #- Begin Save floorplan data ... (date=12/10 13:42:41, mem=3746.6M)
[12/10 13:42:41   3840s] Saving floorplan file ...
[12/10 13:42:43   3841s] #- End Save floorplan data ... (date=12/10 13:42:42, total cpu=0:00:01.4, real=0:00:02.0, peak res=2013.3M, current mem=3746.6M)
[12/10 13:42:43   3841s] Saving Drc markers ...
[12/10 13:42:43   3841s] ... No Drc file written since there is no markers found.
[12/10 13:42:43   3841s] #- Begin Save placement data ... (date=12/10 13:42:43, mem=3746.6M)
[12/10 13:42:43   3841s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/10 13:42:43   3841s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3746.6M) ***
[12/10 13:42:43   3841s] #- End Save placement data ... (date=12/10 13:42:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2023.4M, current mem=3746.6M)
[12/10 13:42:43   3841s] #- Begin Save routing data ... (date=12/10 13:42:43, mem=3746.6M)
[12/10 13:42:43   3841s] Saving route file ...
[12/10 13:42:49   3843s] *** Completed saveRoute (cpu=0:00:02.2 real=0:00:06.0 mem=3746.6M) ***
[12/10 13:42:49   3843s] #- End Save routing data ... (date=12/10 13:42:49, total cpu=0:00:02.3, real=0:00:06.0, peak res=2023.8M, current mem=3746.6M)
[12/10 13:42:49   3843s] Saving property file eyeriss_top_powerroute_clk_filler.enc.dat.tmp/eyeriss_top.prop
[12/10 13:42:49   3844s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=3746.6M) ***
[12/10 13:42:49   3844s] #Saving pin access info...
[12/10 13:42:49   3844s] #
[12/10 13:42:49   3844s] #- Begin Save power constraints data ... (date=12/10 13:42:49, mem=3746.6M)
[12/10 13:42:49   3844s] #- End Save power constraints data ... (date=12/10 13:42:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2023.9M, current mem=3746.6M)
[12/10 13:42:49   3844s] No integration constraint in the design.
[12/10 13:42:50   3844s] Generated self-contained design eyeriss_top_powerroute_clk_filler.enc.dat.tmp
[12/10 13:42:50   3844s] *** Message Summary: 0 warning(s), 0 error(s)
[12/10 13:42:50   3844s] 
[12/10 13:42:50   3844s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 400 -prefix eyeriss_top_postRoute -outDir timingReports
[12/10 13:42:50   3844s] Switching SI Aware to true by default in postroute mode   
[12/10 13:42:50   3844s]  Reset EOS DB
[12/10 13:42:50   3844s] Ignoring AAE DB Resetting ...
[12/10 13:42:50   3844s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for tQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'tQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for tQuantus extraction to take place.
[12/10 13:42:50   3844s] Extraction called for design 'eyeriss_top' of instances=563298 and nets=236296 using extraction engine 'postRoute' at effort level 'low' .
[12/10 13:42:50   3844s] PostRoute (effortLevel low) RC Extraction called for design eyeriss_top.
[12/10 13:42:50   3844s] RC Extraction called in multi-corner(1) mode.
[12/10 13:42:50   3844s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 13:42:50   3844s] Type 'man IMPEXT-6197' for more detail.
[12/10 13:42:50   3844s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/10 13:42:50   3844s] * Layer Id             : 1 - M1
[12/10 13:42:50   3844s]       Thickness        : 0.13
[12/10 13:42:50   3844s]       Min Width        : 0.07
[12/10 13:42:50   3844s]       Layer Dielectric : 4.1
[12/10 13:42:50   3844s] * Layer Id             : 2 - M2
[12/10 13:42:50   3844s]       Thickness        : 0.14
[12/10 13:42:50   3844s]       Min Width        : 0.07
[12/10 13:42:50   3844s]       Layer Dielectric : 4.1
[12/10 13:42:50   3844s] * Layer Id             : 3 - M3
[12/10 13:42:50   3844s]       Thickness        : 0.14
[12/10 13:42:50   3844s]       Min Width        : 0.07
[12/10 13:42:50   3844s]       Layer Dielectric : 4.1
[12/10 13:42:50   3844s] * Layer Id             : 4 - M4
[12/10 13:42:50   3844s]       Thickness        : 0.28
[12/10 13:42:50   3844s]       Min Width        : 0.14
[12/10 13:42:50   3844s]       Layer Dielectric : 4.1
[12/10 13:42:50   3844s] * Layer Id             : 5 - M5
[12/10 13:42:50   3844s]       Thickness        : 0.28
[12/10 13:42:50   3844s]       Min Width        : 0.14
[12/10 13:42:50   3844s]       Layer Dielectric : 4.1
[12/10 13:42:50   3844s] * Layer Id             : 6 - M6
[12/10 13:42:50   3844s]       Thickness        : 0.28
[12/10 13:42:50   3844s]       Min Width        : 0.14
[12/10 13:42:50   3844s]       Layer Dielectric : 4.1
[12/10 13:42:50   3844s] * Layer Id             : 7 - M7
[12/10 13:42:50   3844s]       Thickness        : 0.8
[12/10 13:42:50   3844s]       Min Width        : 0.4
[12/10 13:42:50   3844s]       Layer Dielectric : 4.1
[12/10 13:42:50   3844s] * Layer Id             : 8 - M8
[12/10 13:42:50   3844s]       Thickness        : 0.8
[12/10 13:42:50   3844s]       Min Width        : 0.4
[12/10 13:42:50   3844s]       Layer Dielectric : 4.1
[12/10 13:42:50   3844s] * Layer Id             : 9 - M9
[12/10 13:42:50   3844s]       Thickness        : 2
[12/10 13:42:50   3844s]       Min Width        : 0.8
[12/10 13:42:50   3844s]       Layer Dielectric : 4.1
[12/10 13:42:50   3844s] * Layer Id             : 10 - M10
[12/10 13:42:50   3844s]       Thickness        : 2
[12/10 13:42:50   3844s]       Min Width        : 0.8
[12/10 13:42:50   3844s]       Layer Dielectric : 4.1
[12/10 13:42:50   3844s] extractDetailRC Option : -outfile /tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb.d  -basic
[12/10 13:42:50   3844s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/10 13:42:50   3844s]       RC Corner Indexes            0   
[12/10 13:42:50   3844s] Capacitance Scaling Factor   : 1.00000 
[12/10 13:42:50   3844s] Coupling Cap. Scaling Factor : 1.00000 
[12/10 13:42:50   3844s] Resistance Scaling Factor    : 1.00000 
[12/10 13:42:50   3844s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 13:42:50   3844s] Clock Res. Scaling Factor    : 1.00000 
[12/10 13:42:50   3844s] Shrink Factor                : 1.00000
[12/10 13:42:53   3847s] Initializing multi-corner resistance tables ...
[12/10 13:42:54   3848s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3233.5M)
[12/10 13:42:54   3848s] Creating parasitic data file '/tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb.d' for storing RC.
[12/10 13:42:56   3851s] Extracted 10.0001% (CPU Time= 0:00:04.1  MEM= 3288.7M)
[12/10 13:43:02   3856s] Extracted 20% (CPU Time= 0:00:09.7  MEM= 3288.7M)
[12/10 13:43:03   3858s] Extracted 30% (CPU Time= 0:00:11.2  MEM= 3292.7M)
[12/10 13:43:06   3861s] Extracted 40.0001% (CPU Time= 0:00:14.1  MEM= 3292.7M)
[12/10 13:43:10   3865s] Extracted 50.0001% (CPU Time= 0:00:18.3  MEM= 3292.7M)
[12/10 13:43:16   3870s] Extracted 60% (CPU Time= 0:00:23.6  MEM= 3292.7M)
[12/10 13:43:26   3881s] Extracted 70.0001% (CPU Time= 0:00:34.3  MEM= 3292.7M)
[12/10 13:43:28   3883s] Extracted 80.0001% (CPU Time= 0:00:36.2  MEM= 3292.7M)
[12/10 13:43:33   3888s] Extracted 90% (CPU Time= 0:00:41.3  MEM= 3292.7M)
[12/10 13:43:40   3894s] Extracted 100% (CPU Time= 0:00:47.6  MEM= 3355.7M)
[12/10 13:43:41   3895s] Number of Extracted Resistors     : 4241615
[12/10 13:43:41   3895s] Number of Extracted Ground Cap.   : 4414791
[12/10 13:43:41   3895s] Number of Extracted Coupling Cap. : 8614988
[12/10 13:43:41   3895s] Opening parasitic data file '/tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb.d' for reading.
[12/10 13:43:41   3895s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[12/10 13:43:42   3896s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3331.7M)
[12/10 13:43:42   3896s] Creating parasitic data file '/tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb_Filter.rcdb.d' for storing RC.
[12/10 13:43:44   3898s] Closing parasitic data file '/tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb.d'. 174726 times net's RC data read were performed.
[12/10 13:43:44   3898s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3363.723M)
[12/10 13:43:44   3898s] Opening parasitic data file '/tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb.d' for reading.
[12/10 13:43:44   3898s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3363.723M)
[12/10 13:43:44   3898s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:53.6  Real Time: 0:00:54.0  MEM: 3363.723M)
[12/10 13:43:47   3901s] Starting SI iteration 1 using Infinite Timing Windows
[12/10 13:43:47   3901s] #################################################################################
[12/10 13:43:47   3901s] # Design Stage: PostRoute
[12/10 13:43:47   3901s] # Design Name: eyeriss_top
[12/10 13:43:47   3901s] # Design Mode: 45nm
[12/10 13:43:47   3901s] # Analysis Mode: MMMC OCV 
[12/10 13:43:47   3901s] # Parasitics Mode: SPEF/RCDB
[12/10 13:43:47   3901s] # Signoff Settings: SI On 
[12/10 13:43:47   3901s] #################################################################################
[12/10 13:43:48   3901s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:43:48   3901s] Setting infinite Tws ...
[12/10 13:43:48   3902s] First Iteration Infinite Tw... 
[12/10 13:43:48   3902s] Calculate early delays in OCV mode...
[12/10 13:43:48   3902s] Calculate late delays in OCV mode...
[12/10 13:43:48   3902s] Topological Sorting (REAL = 0:00:00.0, MEM = 3361.7M, InitMEM = 3361.7M)
[12/10 13:43:49   3902s] Initializing multi-corner resistance tables ...
[12/10 13:43:49   3903s] End AAE Lib Interpolated Model. (MEM=3389.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:43:49   3903s] Opening parasitic data file '/tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb.d' for reading.
[12/10 13:43:49   3903s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3389.1M)
[12/10 13:43:49   3903s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:48:07   4160s] Total number of fetched objects 234826
[12/10 13:48:07   4160s] AAE_INFO-618: Total number of nets in the design is 236296,  99.4 percent of the nets selected for SI analysis
[12/10 13:48:08   4162s] End Timing Check Calculation. (CPU Time=0:00:01.8, Real Time=0:00:01.0)
[12/10 13:48:08   4162s] End delay calculation. (MEM=3675.24 CPU=0:04:18 REAL=0:04:18)
[12/10 13:48:08   4162s] *** CDM Built up (cpu=0:04:21  real=0:04:21  mem= 3675.2M) ***
[12/10 13:48:12   4165s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3675.2M)
[12/10 13:48:12   4165s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/10 13:48:12   4165s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3675.2M)
[12/10 13:48:12   4165s] Starting SI iteration 2
[12/10 13:48:13   4167s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:48:13   4167s] Calculate early delays in OCV mode...
[12/10 13:48:13   4167s] Calculate late delays in OCV mode...
[12/10 13:48:13   4167s] End AAE Lib Interpolated Model. (MEM=3675.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:49:39   4252s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[12/10 13:49:39   4252s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 234826. 
[12/10 13:49:39   4252s] Total number of fetched objects 234826
[12/10 13:49:39   4252s] AAE_INFO-618: Total number of nets in the design is 236296,  15.3 percent of the nets selected for SI analysis
[12/10 13:49:39   4252s] End delay calculation. (MEM=3643.29 CPU=0:01:26 REAL=0:01:26)
[12/10 13:49:39   4252s] *** CDM Built up (cpu=0:01:26  real=0:01:26  mem= 3643.3M) ***
[12/10 13:49:41   4255s] Effort level <high> specified for reg2reg path_group
[12/10 13:49:42   4255s] End AAE Lib Interpolated Model. (MEM=3330.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:49:42   4255s] Begin: glitch net info
[12/10 13:49:43   4256s] glitch slack range: number of glitch nets
[12/10 13:49:43   4256s] glitch slack < -0.32 : 0
[12/10 13:49:43   4256s] -0.32 < glitch slack < -0.28 : 0
[12/10 13:49:43   4256s] -0.28 < glitch slack < -0.24 : 0
[12/10 13:49:43   4256s] -0.24 < glitch slack < -0.2 : 0
[12/10 13:49:43   4256s] -0.2 < glitch slack < -0.16 : 0
[12/10 13:49:43   4256s] -0.16 < glitch slack < -0.12 : 0
[12/10 13:49:43   4256s] -0.12 < glitch slack < -0.08 : 0
[12/10 13:49:43   4256s] -0.08 < glitch slack < -0.04 : 0
[12/10 13:49:43   4256s] -0.04 < glitch slack : 0
[12/10 13:49:43   4256s] End: glitch net info
[12/10 13:49:55   4268s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.145  | -0.120  | -0.145  |
|           TNS (ns):| -29.125 | -9.286  | -20.437 |
|    Violating Paths:|  1527   |   393   |  1170   |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.050   |     58 (58)      |
|   max_tran     |    130 (541)     |   -0.030   |    132 (562)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[12/10 13:49:55   4268s] Total CPU time: 424.56 sec
[12/10 13:49:55   4268s] Total Real time: 425.0 sec
[12/10 13:49:55   4268s] Total Memory Usage: 3329.816406 Mbytes
[12/10 13:49:55   4269s] Reset AAE Options
[12/10 13:49:55   4269s] <CMD> clearClockDomains
[12/10 13:49:55   4269s] **WARN: (IMPSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
[12/10 13:49:55   4269s]  be discontinued in a future release of the software. You should update your scripts to be 
[12/10 13:49:55   4269s]  compatible with the path group based flow - refer to the reset_path_group command. 
[12/10 13:49:55   4269s]  In this release, the clearClockDomains command will be translated to the equivalent commands 
[12/10 13:49:55   4269s]  for the path group flow.
[12/10 13:49:55   4269s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 400 -prefix eyeriss_top_postRoute -outDir timingReports
[12/10 13:49:55   4269s]  Reset EOS DB
[12/10 13:49:55   4269s] Ignoring AAE DB Resetting ...
[12/10 13:49:55   4269s] Closing parasitic data file '/tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb.d'. 184770 times net's RC data read were performed.
[12/10 13:49:55   4269s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for tQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'tQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for tQuantus extraction to take place.
[12/10 13:49:55   4269s] Extraction called for design 'eyeriss_top' of instances=563298 and nets=236296 using extraction engine 'postRoute' at effort level 'low' .
[12/10 13:49:55   4269s] PostRoute (effortLevel low) RC Extraction called for design eyeriss_top.
[12/10 13:49:55   4269s] RC Extraction called in multi-corner(1) mode.
[12/10 13:49:55   4269s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 13:49:55   4269s] Type 'man IMPEXT-6197' for more detail.
[12/10 13:49:56   4269s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/10 13:49:56   4269s] * Layer Id             : 1 - M1
[12/10 13:49:56   4269s]       Thickness        : 0.13
[12/10 13:49:56   4269s]       Min Width        : 0.07
[12/10 13:49:56   4269s]       Layer Dielectric : 4.1
[12/10 13:49:56   4269s] * Layer Id             : 2 - M2
[12/10 13:49:56   4269s]       Thickness        : 0.14
[12/10 13:49:56   4269s]       Min Width        : 0.07
[12/10 13:49:56   4269s]       Layer Dielectric : 4.1
[12/10 13:49:56   4269s] * Layer Id             : 3 - M3
[12/10 13:49:56   4269s]       Thickness        : 0.14
[12/10 13:49:56   4269s]       Min Width        : 0.07
[12/10 13:49:56   4269s]       Layer Dielectric : 4.1
[12/10 13:49:56   4269s] * Layer Id             : 4 - M4
[12/10 13:49:56   4269s]       Thickness        : 0.28
[12/10 13:49:56   4269s]       Min Width        : 0.14
[12/10 13:49:56   4269s]       Layer Dielectric : 4.1
[12/10 13:49:56   4269s] * Layer Id             : 5 - M5
[12/10 13:49:56   4269s]       Thickness        : 0.28
[12/10 13:49:56   4269s]       Min Width        : 0.14
[12/10 13:49:56   4269s]       Layer Dielectric : 4.1
[12/10 13:49:56   4269s] * Layer Id             : 6 - M6
[12/10 13:49:56   4269s]       Thickness        : 0.28
[12/10 13:49:56   4269s]       Min Width        : 0.14
[12/10 13:49:56   4269s]       Layer Dielectric : 4.1
[12/10 13:49:56   4269s] * Layer Id             : 7 - M7
[12/10 13:49:56   4269s]       Thickness        : 0.8
[12/10 13:49:56   4269s]       Min Width        : 0.4
[12/10 13:49:56   4269s]       Layer Dielectric : 4.1
[12/10 13:49:56   4269s] * Layer Id             : 8 - M8
[12/10 13:49:56   4269s]       Thickness        : 0.8
[12/10 13:49:56   4269s]       Min Width        : 0.4
[12/10 13:49:56   4269s]       Layer Dielectric : 4.1
[12/10 13:49:56   4269s] * Layer Id             : 9 - M9
[12/10 13:49:56   4269s]       Thickness        : 2
[12/10 13:49:56   4269s]       Min Width        : 0.8
[12/10 13:49:56   4269s]       Layer Dielectric : 4.1
[12/10 13:49:56   4269s] * Layer Id             : 10 - M10
[12/10 13:49:56   4269s]       Thickness        : 2
[12/10 13:49:56   4269s]       Min Width        : 0.8
[12/10 13:49:56   4269s]       Layer Dielectric : 4.1
[12/10 13:49:56   4269s] extractDetailRC Option : -outfile /tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb.d -maxResLength 200  -basic
[12/10 13:49:56   4269s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/10 13:49:56   4269s]       RC Corner Indexes            0   
[12/10 13:49:56   4269s] Capacitance Scaling Factor   : 1.00000 
[12/10 13:49:56   4269s] Coupling Cap. Scaling Factor : 1.00000 
[12/10 13:49:56   4269s] Resistance Scaling Factor    : 1.00000 
[12/10 13:49:56   4269s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 13:49:56   4269s] Clock Res. Scaling Factor    : 1.00000 
[12/10 13:49:56   4269s] Shrink Factor                : 1.00000
[12/10 13:49:59   4272s] Initializing multi-corner resistance tables ...
[12/10 13:50:00   4273s] Checking LVS Completed (CPU Time= 0:00:00.6  MEM= 3329.8M)
[12/10 13:50:00   4273s] Creating parasitic data file '/tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb.d' for storing RC.
[12/10 13:50:02   4275s] Extracted 10.0001% (CPU Time= 0:00:03.8  MEM= 3399.6M)
[12/10 13:50:07   4281s] Extracted 20% (CPU Time= 0:00:09.1  MEM= 3399.6M)
[12/10 13:50:09   4282s] Extracted 30% (CPU Time= 0:00:10.5  MEM= 3403.6M)
[12/10 13:50:11   4285s] Extracted 40.0001% (CPU Time= 0:00:13.3  MEM= 3403.6M)
[12/10 13:50:16   4289s] Extracted 50.0001% (CPU Time= 0:00:17.5  MEM= 3403.6M)
[12/10 13:50:20   4294s] Extracted 60% (CPU Time= 0:00:22.2  MEM= 3403.6M)
[12/10 13:50:30   4304s] Extracted 70.0001% (CPU Time= 0:00:32.1  MEM= 3403.6M)
[12/10 13:50:32   4305s] Extracted 80.0001% (CPU Time= 0:00:33.7  MEM= 3403.6M)
[12/10 13:50:36   4310s] Extracted 90% (CPU Time= 0:00:38.5  MEM= 3403.6M)
[12/10 13:50:42   4316s] Extracted 100% (CPU Time= 0:00:44.4  MEM= 3466.6M)
[12/10 13:50:44   4317s] Number of Extracted Resistors     : 4241615
[12/10 13:50:44   4317s] Number of Extracted Ground Cap.   : 4414791
[12/10 13:50:44   4317s] Number of Extracted Coupling Cap. : 8614988
[12/10 13:50:44   4317s] Opening parasitic data file '/tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb.d' for reading.
[12/10 13:50:44   4317s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[12/10 13:50:45   4318s] Checking LVS Completed (CPU Time= 0:00:00.6  MEM= 3442.6M)
[12/10 13:50:45   4318s] Creating parasitic data file '/tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb_Filter.rcdb.d' for storing RC.
[12/10 13:50:47   4319s] Closing parasitic data file '/tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb.d'. 174726 times net's RC data read were performed.
[12/10 13:50:47   4319s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3474.613M)
[12/10 13:50:47   4319s] Opening parasitic data file '/tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb.d' for reading.
[12/10 13:50:47   4319s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3474.613M)
[12/10 13:50:47   4319s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:50.3  Real Time: 0:00:52.0  MEM: 3474.613M)
[12/10 13:50:51   4323s] Effort level <high> specified for reg2reg path_group
[12/10 13:50:55   4327s] Starting SI iteration 1 using Infinite Timing Windows
[12/10 13:50:55   4327s] #################################################################################
[12/10 13:50:55   4327s] # Design Stage: PostRoute
[12/10 13:50:55   4327s] # Design Name: eyeriss_top
[12/10 13:50:55   4327s] # Design Mode: 45nm
[12/10 13:50:55   4327s] # Analysis Mode: MMMC OCV 
[12/10 13:50:55   4327s] # Parasitics Mode: SPEF/RCDB
[12/10 13:50:55   4327s] # Signoff Settings: SI On 
[12/10 13:50:55   4327s] #################################################################################
[12/10 13:50:55   4328s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:50:55   4328s] Setting infinite Tws ...
[12/10 13:50:55   4328s] First Iteration Infinite Tw... 
[12/10 13:50:56   4328s] Calculate late delays in OCV mode...
[12/10 13:50:56   4328s] Calculate early delays in OCV mode...
[12/10 13:50:56   4328s] Topological Sorting (REAL = 0:00:00.0, MEM = 3340.4M, InitMEM = 3325.6M)
[12/10 13:50:56   4329s] Initializing multi-corner resistance tables ...
[12/10 13:50:57   4329s] End AAE Lib Interpolated Model. (MEM=3367.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:50:57   4329s] Opening parasitic data file '/tmp/innovus_temp_1003565_joker.ece.northwestern.edu_mwp8699_CT1hBB/eyeriss_top_1003565_475Bks.rcdb.d' for reading.
[12/10 13:50:57   4329s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3367.8M)
[12/10 13:50:57   4329s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:54:59   4571s] Total number of fetched objects 234826
[12/10 13:54:59   4571s] AAE_INFO-618: Total number of nets in the design is 236296,  99.4 percent of the nets selected for SI analysis
[12/10 13:55:01   4573s] End Timing Check Calculation. (CPU Time=0:00:01.5, Real Time=0:00:02.0)
[12/10 13:55:01   4573s] End delay calculation. (MEM=3691.16 CPU=0:04:03 REAL=0:04:03)
[12/10 13:55:01   4573s] *** CDM Built up (cpu=0:04:06  real=0:04:06  mem= 3691.2M) ***
[12/10 13:55:05   4577s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3691.2M)
[12/10 13:55:05   4577s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/10 13:55:05   4577s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3691.2M)
[12/10 13:55:05   4577s] Starting SI iteration 2
[12/10 13:55:06   4578s] AAE_INFO: 1 threads acquired from CTE.
[12/10 13:55:06   4578s] Calculate late delays in OCV mode...
[12/10 13:55:06   4578s] Calculate early delays in OCV mode...
[12/10 13:55:06   4578s] End AAE Lib Interpolated Model. (MEM=3691.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 13:55:35   4607s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[12/10 13:55:35   4607s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 102. 
[12/10 13:55:35   4607s] Total number of fetched objects 234826
[12/10 13:55:35   4607s] AAE_INFO-618: Total number of nets in the design is 236296,  7.6 percent of the nets selected for SI analysis
[12/10 13:55:35   4607s] End delay calculation. (MEM=3659.2 CPU=0:00:28.7 REAL=0:00:29.0)
[12/10 13:55:35   4607s] *** CDM Built up (cpu=0:00:28.9  real=0:00:29.0  mem= 3659.2M) ***
[12/10 13:55:37   4609s] *** Done Building Timing Graph (cpu=0:04:42 real=0:04:42 totSessionCpu=1:16:50 mem=3659.2M)
[12/10 13:55:41   4613s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 an 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.007  |  0.013  | -0.007  |
|           TNS (ns):| -0.190  |  0.000  | -0.190  |
|    Violating Paths:|   75    |    0    |   75    |
|          All Paths:|1.71e+05 |1.37e+05 |  40485  |
+--------------------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
[12/10 13:55:42   4614s] Total CPU time: 345.3 sec
[12/10 13:55:42   4614s] Total Real time: 347.0 sec
[12/10 13:55:42   4614s] Total Memory Usage: 3280.683594 Mbytes
[12/10 13:55:42   4614s] Reset AAE Options
[12/10 13:55:42   4614s] <CMD> saveDesign eyeriss_top_final_layout.enc
[12/10 13:55:42   4614s] The in-memory database contained RC information but was not saved. To save 
[12/10 13:55:42   4614s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/10 13:55:42   4614s] so it should only be saved when it is really desired.
[12/10 13:55:42   4614s] #- Begin Save netlist data ... (date=12/10 13:55:42, mem=3280.7M)
[12/10 13:55:42   4614s] Writing Binary DB to eyeriss_top_final_layout.enc.dat/eyeriss_top.v.bin ...
[12/10 13:55:42   4614s] #- End Save netlist data ... (date=12/10 13:55:42, total cpu=0:00:00.2, real=0:00:00.0, peak res=2252.3M, current mem=3794.7M)
[12/10 13:55:42   4614s] #- Begin Save AAE data ... (date=12/10 13:55:42, mem=3794.7M)
[12/10 13:55:42   4614s] Saving AAE Data ...
[12/10 13:55:42   4614s] #- End Save AAE data ... (date=12/10 13:55:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2252.3M, current mem=3794.7M)
[12/10 13:55:42   4614s] #- Begin Save clock tree data ... (date=12/10 13:55:42, mem=3794.7M)
[12/10 13:55:42   4614s] #- End Save clock tree data ... (date=12/10 13:55:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2252.4M, current mem=3794.7M)
[12/10 13:55:42   4614s] Saving preference file eyeriss_top_final_layout.enc.dat/gui.pref.tcl ...
[12/10 13:55:42   4614s] Saving mode setting ...
[12/10 13:55:42   4614s] Saving global file ...
[12/10 13:55:43   4614s] #- Begin Save floorplan data ... (date=12/10 13:55:43, mem=3794.7M)
[12/10 13:55:43   4614s] Saving floorplan file ...
[12/10 13:55:44   4616s] #- End Save floorplan data ... (date=12/10 13:55:44, total cpu=0:00:01.4, real=0:00:01.0, peak res=2260.4M, current mem=3794.7M)
[12/10 13:55:44   4616s] Saving Drc markers ...
[12/10 13:55:44   4616s] ... No Drc file written since there is no markers found.
[12/10 13:55:44   4616s] #- Begin Save placement data ... (date=12/10 13:55:44, mem=3794.7M)
[12/10 13:55:44   4616s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/10 13:55:45   4616s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=3794.7M) ***
[12/10 13:55:45   4616s] #- End Save placement data ... (date=12/10 13:55:45, total cpu=0:00:00.1, real=0:00:01.0, peak res=2271.1M, current mem=3794.7M)
[12/10 13:55:45   4616s] #- Begin Save routing data ... (date=12/10 13:55:45, mem=3794.7M)
[12/10 13:55:45   4616s] Saving route file ...
[12/10 13:55:51   4618s] *** Completed saveRoute (cpu=0:00:02.4 real=0:00:06.0 mem=3794.7M) ***
[12/10 13:55:51   4618s] #- End Save routing data ... (date=12/10 13:55:51, total cpu=0:00:02.4, real=0:00:06.0, peak res=2271.1M, current mem=3794.7M)
[12/10 13:55:51   4618s] Saving property file eyeriss_top_final_layout.enc.dat/eyeriss_top.prop
[12/10 13:55:51   4619s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=3794.7M) ***
[12/10 13:55:51   4619s] #Saving pin access info...
[12/10 13:55:51   4619s] #
[12/10 13:55:51   4619s] #- Begin Save power constraints data ... (date=12/10 13:55:51, mem=3794.7M)
[12/10 13:55:51   4619s] #- End Save power constraints data ... (date=12/10 13:55:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2271.1M, current mem=3794.7M)
[12/10 13:55:51   4619s] No integration constraint in the design.
[12/10 13:55:52   4619s] Generated self-contained design eyeriss_top_final_layout.enc.dat
[12/10 13:55:52   4619s] *** Message Summary: 0 warning(s), 0 error(s)
[12/10 13:55:52   4619s] 
[12/10 14:15:58   4667s] <CMD> saveNetlist -phys -includePowerGround eyeriss_top_phy.v -excludeLeafCell
[12/10 14:15:58   4667s] Writing Netlist "eyeriss_top_phy.v" ...
[12/10 14:15:58   4668s] Pwr name (VDD).
[12/10 14:15:58   4668s] Gnd name (VSS).
[12/10 14:15:58   4668s] 1 Pwr names and 1 Gnd names.
[12/10 14:15:59   4668s] Creating all pg connections for top cell (eyeriss_top).
[12/10 14:15:59   4669s] <CMD> saveNetlist eyeriss_top_nophy.v -excludeLeafCell
[12/10 14:15:59   4669s] Writing Netlist "eyeriss_top_nophy.v" ...
[12/10 14:15:59   4669s] <CMD> write_sdf eyeriss_top.sdf
[12/10 14:16:00   4669s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[12/10 14:16:00   4669s] Starting SI iteration 1 using Infinite Timing Windows
[12/10 14:16:00   4669s] #################################################################################
[12/10 14:16:00   4669s] # Design Stage: PostRoute
[12/10 14:16:00   4669s] # Design Name: eyeriss_top
[12/10 14:16:00   4669s] # Design Mode: 45nm
[12/10 14:16:00   4669s] # Analysis Mode: MMMC OCV 
[12/10 14:16:00   4669s] # Parasitics Mode: SPEF/RCDB
[12/10 14:16:00   4669s] # Signoff Settings: SI On 
[12/10 14:16:00   4669s] #################################################################################
[12/10 14:16:03   4672s] Setting infinite Tws ...
[12/10 14:16:03   4672s] First Iteration Infinite Tw... 
[12/10 14:16:03   4673s] Topological Sorting (REAL = 0:00:00.0, MEM = 3323.9M, InitMEM = 3309.0M)
[12/10 14:16:04   4673s] End AAE Lib Interpolated Model. (MEM=3339.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 14:20:37   4945s] Total number of fetched objects 234826
[12/10 14:20:37   4945s] AAE_INFO-618: Total number of nets in the design is 236296,  99.4 percent of the nets selected for SI analysis
[12/10 14:20:39   4948s] End Timing Check Calculation. (CPU Time=0:00:02.5, Real Time=0:00:02.0)
[12/10 14:20:39   4948s] End delay calculation. (MEM=3695.36 CPU=0:04:34 REAL=0:04:34)
[12/10 14:20:39   4948s] *** CDM Built up (cpu=0:04:39  real=0:04:39  mem= 3695.4M) ***
[12/10 14:20:43   4951s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3695.4M)
[12/10 14:20:43   4951s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/10 14:20:43   4952s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3695.4M)
[12/10 14:20:43   4952s] Starting SI iteration 2
[12/10 14:20:43   4952s] End AAE Lib Interpolated Model. (MEM=3695.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 14:22:48   5077s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[12/10 14:22:48   5077s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 234826. 
[12/10 14:22:48   5077s] Total number of fetched objects 234826
[12/10 14:22:48   5077s] AAE_INFO-618: Total number of nets in the design is 236296,  22.7 percent of the nets selected for SI analysis
[12/10 14:22:48   5077s] End delay calculation. (MEM=3663.36 CPU=0:02:05 REAL=0:02:05)
[12/10 14:22:48   5077s] *** CDM Built up (cpu=0:02:05  real=0:02:05  mem= 3663.4M) ***
[12/10 14:22:57   5085s] <CMD> verify_drc -report cnn.drc.rpt -limit 1000
[12/10 14:22:57   5085s] #-report cnn.drc.rpt                     # string, default="", user setting
[12/10 14:22:57   5085s]  *** Starting Verify DRC (MEM: 3647.3) ***
[12/10 14:22:57   5085s] 
[12/10 14:22:57   5085s]   VERIFY DRC ...... Starting Verification
[12/10 14:22:57   5085s]   VERIFY DRC ...... Initializing
[12/10 14:22:57   5085s]   VERIFY DRC ...... Deleting Existing Violations
[12/10 14:22:57   5085s]   VERIFY DRC ...... Creating Sub-Areas
[12/10 14:22:57   5085s]   VERIFY DRC ...... Using new threading
[12/10 14:22:57   5085s]   VERIFY DRC ...... Sub-Area : 1 of 121
[12/10 14:22:57   5086s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/10 14:22:57   5086s]   VERIFY DRC ...... Sub-Area : 2 of 121
[12/10 14:22:58   5086s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/10 14:22:58   5086s]   VERIFY DRC ...... Sub-Area : 3 of 121
[12/10 14:22:58   5086s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/10 14:22:58   5086s]   VERIFY DRC ...... Sub-Area : 4 of 121
[12/10 14:22:58   5087s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/10 14:22:58   5087s]   VERIFY DRC ...... Sub-Area : 5 of 121
[12/10 14:22:59   5087s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/10 14:22:59   5087s]   VERIFY DRC ...... Sub-Area : 6 of 121
[12/10 14:22:59   5087s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/10 14:22:59   5087s]   VERIFY DRC ...... Sub-Area : 7 of 121
[12/10 14:22:59   5088s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/10 14:22:59   5088s]   VERIFY DRC ...... Sub-Area : 8 of 121
[12/10 14:23:00   5088s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/10 14:23:00   5088s]   VERIFY DRC ...... Sub-Area : 9 of 121
[12/10 14:23:00   5088s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/10 14:23:00   5088s]   VERIFY DRC ...... Sub-Area : 10 of 121
[12/10 14:23:00   5089s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/10 14:23:00   5089s]   VERIFY DRC ...... Sub-Area : 11 of 121
[12/10 14:23:01   5089s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/10 14:23:01   5089s]   VERIFY DRC ...... Sub-Area : 12 of 121
[12/10 14:23:01   5089s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/10 14:23:01   5089s]   VERIFY DRC ...... Sub-Area : 13 of 121
[12/10 14:23:01   5089s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/10 14:23:01   5089s]   VERIFY DRC ...... Sub-Area : 14 of 121
[12/10 14:23:02   5090s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/10 14:23:02   5090s]   VERIFY DRC ...... Sub-Area : 15 of 121
[12/10 14:23:02   5090s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/10 14:23:02   5090s]   VERIFY DRC ...... Sub-Area : 16 of 121
[12/10 14:23:02   5091s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/10 14:23:02   5091s]   VERIFY DRC ...... Sub-Area : 17 of 121
[12/10 14:23:03   5091s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/10 14:23:03   5091s]   VERIFY DRC ...... Sub-Area : 18 of 121
[12/10 14:23:03   5091s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/10 14:23:03   5091s]   VERIFY DRC ...... Sub-Area : 19 of 121
[12/10 14:23:03   5092s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/10 14:23:03   5092s]   VERIFY DRC ...... Sub-Area : 20 of 121
[12/10 14:23:04   5092s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/10 14:23:04   5092s]   VERIFY DRC ...... Sub-Area : 21 of 121
[12/10 14:23:04   5092s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/10 14:23:04   5092s]   VERIFY DRC ...... Sub-Area : 22 of 121
[12/10 14:23:05   5093s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/10 14:23:05   5093s]   VERIFY DRC ...... Sub-Area : 23 of 121
[12/10 14:23:05   5093s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/10 14:23:05   5093s]   VERIFY DRC ...... Sub-Area : 24 of 121
[12/10 14:23:05   5093s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/10 14:23:05   5093s]   VERIFY DRC ...... Sub-Area : 25 of 121
[12/10 14:23:06   5094s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/10 14:23:06   5094s]   VERIFY DRC ...... Sub-Area : 26 of 121
[12/10 14:23:06   5094s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/10 14:23:06   5094s]   VERIFY DRC ...... Sub-Area : 27 of 121
[12/10 14:23:06   5095s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/10 14:23:06   5095s]   VERIFY DRC ...... Sub-Area : 28 of 121
[12/10 14:23:07   5095s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/10 14:23:07   5095s]   VERIFY DRC ...... Sub-Area : 29 of 121
[12/10 14:23:07   5095s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/10 14:23:07   5095s]   VERIFY DRC ...... Sub-Area : 30 of 121
[12/10 14:23:07   5096s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/10 14:23:07   5096s]   VERIFY DRC ...... Sub-Area : 31 of 121
[12/10 14:23:08   5096s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/10 14:23:08   5096s]   VERIFY DRC ...... Sub-Area : 32 of 121
[12/10 14:23:08   5096s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/10 14:23:08   5096s]   VERIFY DRC ...... Sub-Area : 33 of 121
[12/10 14:23:08   5097s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/10 14:23:08   5097s]   VERIFY DRC ...... Sub-Area : 34 of 121
[12/10 14:23:09   5097s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/10 14:23:09   5097s]   VERIFY DRC ...... Sub-Area : 35 of 121
[12/10 14:23:09   5097s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/10 14:23:09   5097s]   VERIFY DRC ...... Sub-Area : 36 of 121
[12/10 14:23:09   5098s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/10 14:23:09   5098s]   VERIFY DRC ...... Sub-Area : 37 of 121
[12/10 14:23:10   5098s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/10 14:23:10   5098s]   VERIFY DRC ...... Sub-Area : 38 of 121
[12/10 14:23:10   5098s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/10 14:23:10   5098s]   VERIFY DRC ...... Sub-Area : 39 of 121
[12/10 14:23:10   5099s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/10 14:23:10   5099s]   VERIFY DRC ...... Sub-Area : 40 of 121
[12/10 14:23:11   5099s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/10 14:23:11   5099s]   VERIFY DRC ...... Sub-Area : 41 of 121
[12/10 14:23:11   5099s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/10 14:23:11   5099s]   VERIFY DRC ...... Sub-Area : 42 of 121
[12/10 14:23:11   5100s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/10 14:23:11   5100s]   VERIFY DRC ...... Sub-Area : 43 of 121
[12/10 14:23:12   5100s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/10 14:23:12   5100s]   VERIFY DRC ...... Sub-Area : 44 of 121
[12/10 14:23:12   5100s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/10 14:23:12   5100s]   VERIFY DRC ...... Sub-Area : 45 of 121
[12/10 14:23:12   5101s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/10 14:23:12   5101s]   VERIFY DRC ...... Sub-Area : 46 of 121
[12/10 14:23:13   5101s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/10 14:23:13   5101s]   VERIFY DRC ...... Sub-Area : 47 of 121
[12/10 14:23:13   5101s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/10 14:23:13   5101s]   VERIFY DRC ...... Sub-Area : 48 of 121
[12/10 14:23:14   5102s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/10 14:23:14   5102s]   VERIFY DRC ...... Sub-Area : 49 of 121
[12/10 14:23:14   5102s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/10 14:23:14   5102s]   VERIFY DRC ...... Sub-Area : 50 of 121
[12/10 14:23:14   5102s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/10 14:23:14   5102s]   VERIFY DRC ...... Sub-Area : 51 of 121
[12/10 14:23:15   5103s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/10 14:23:15   5103s]   VERIFY DRC ...... Sub-Area : 52 of 121
[12/10 14:23:15   5103s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/10 14:23:15   5103s]   VERIFY DRC ...... Sub-Area : 53 of 121
[12/10 14:23:15   5103s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/10 14:23:15   5103s]   VERIFY DRC ...... Sub-Area : 54 of 121
[12/10 14:23:16   5104s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/10 14:23:16   5104s]   VERIFY DRC ...... Sub-Area : 55 of 121
[12/10 14:23:16   5104s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/10 14:23:16   5104s]   VERIFY DRC ...... Sub-Area : 56 of 121
[12/10 14:23:16   5104s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/10 14:23:16   5104s]   VERIFY DRC ...... Sub-Area : 57 of 121
[12/10 14:23:17   5105s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/10 14:23:17   5105s]   VERIFY DRC ...... Sub-Area : 58 of 121
[12/10 14:23:17   5105s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/10 14:23:17   5105s]   VERIFY DRC ...... Sub-Area : 59 of 121
[12/10 14:23:17   5105s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/10 14:23:17   5105s]   VERIFY DRC ...... Sub-Area : 60 of 121
[12/10 14:23:17   5106s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/10 14:23:17   5106s]   VERIFY DRC ...... Sub-Area : 61 of 121
[12/10 14:23:18   5106s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/10 14:23:18   5106s]   VERIFY DRC ...... Sub-Area : 62 of 121
[12/10 14:23:18   5106s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/10 14:23:18   5106s]   VERIFY DRC ...... Sub-Area : 63 of 121
[12/10 14:23:19   5107s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/10 14:23:19   5107s]   VERIFY DRC ...... Sub-Area : 64 of 121
[12/10 14:23:19   5107s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/10 14:23:19   5107s]   VERIFY DRC ...... Sub-Area : 65 of 121
[12/10 14:23:19   5107s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/10 14:23:19   5107s]   VERIFY DRC ...... Sub-Area : 66 of 121
[12/10 14:23:19   5108s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/10 14:23:19   5108s]   VERIFY DRC ...... Sub-Area : 67 of 121
[12/10 14:23:20   5108s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/10 14:23:20   5108s]   VERIFY DRC ...... Sub-Area : 68 of 121
[12/10 14:23:20   5108s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/10 14:23:20   5108s]   VERIFY DRC ...... Sub-Area : 69 of 121
[12/10 14:23:21   5109s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/10 14:23:21   5109s]   VERIFY DRC ...... Sub-Area : 70 of 121
[12/10 14:23:21   5109s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/10 14:23:21   5109s]   VERIFY DRC ...... Sub-Area : 71 of 121
[12/10 14:23:21   5109s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/10 14:23:21   5109s]   VERIFY DRC ...... Sub-Area : 72 of 121
[12/10 14:23:22   5110s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/10 14:23:22   5110s]   VERIFY DRC ...... Sub-Area : 73 of 121
[12/10 14:23:22   5110s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/10 14:23:22   5110s]   VERIFY DRC ...... Sub-Area : 74 of 121
[12/10 14:23:22   5110s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/10 14:23:22   5110s]   VERIFY DRC ...... Sub-Area : 75 of 121
[12/10 14:23:23   5111s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/10 14:23:23   5111s]   VERIFY DRC ...... Sub-Area : 76 of 121
[12/10 14:23:23   5111s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/10 14:23:23   5111s]   VERIFY DRC ...... Sub-Area : 77 of 121
[12/10 14:23:23   5111s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/10 14:23:23   5111s]   VERIFY DRC ...... Sub-Area : 78 of 121
[12/10 14:23:24   5112s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/10 14:23:24   5112s]   VERIFY DRC ...... Sub-Area : 79 of 121
[12/10 14:23:24   5112s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/10 14:23:24   5112s]   VERIFY DRC ...... Sub-Area : 80 of 121
[12/10 14:23:24   5113s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/10 14:23:24   5113s]   VERIFY DRC ...... Sub-Area : 81 of 121
[12/10 14:23:25   5113s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/10 14:23:25   5113s]   VERIFY DRC ...... Sub-Area : 82 of 121
[12/10 14:23:25   5113s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/10 14:23:25   5113s]   VERIFY DRC ...... Sub-Area : 83 of 121
[12/10 14:23:26   5114s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/10 14:23:26   5114s]   VERIFY DRC ...... Sub-Area : 84 of 121
[12/10 14:23:26   5114s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/10 14:23:26   5114s]   VERIFY DRC ...... Sub-Area : 85 of 121
[12/10 14:23:26   5114s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/10 14:23:26   5114s]   VERIFY DRC ...... Sub-Area : 86 of 121
[12/10 14:23:27   5115s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/10 14:23:27   5115s]   VERIFY DRC ...... Sub-Area : 87 of 121
[12/10 14:23:27   5115s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/10 14:23:27   5115s]   VERIFY DRC ...... Sub-Area : 88 of 121
[12/10 14:23:27   5115s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/10 14:23:27   5115s]   VERIFY DRC ...... Sub-Area : 89 of 121
[12/10 14:23:28   5116s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/10 14:23:28   5116s]   VERIFY DRC ...... Sub-Area : 90 of 121
[12/10 14:23:28   5116s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/10 14:23:28   5116s]   VERIFY DRC ...... Sub-Area : 91 of 121
[12/10 14:23:28   5117s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/10 14:23:28   5117s]   VERIFY DRC ...... Sub-Area : 92 of 121
[12/10 14:23:29   5117s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/10 14:23:29   5117s]   VERIFY DRC ...... Sub-Area : 93 of 121
[12/10 14:23:29   5117s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/10 14:23:29   5117s]   VERIFY DRC ...... Sub-Area : 94 of 121
[12/10 14:23:30   5118s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/10 14:23:30   5118s]   VERIFY DRC ...... Sub-Area : 95 of 121
[12/10 14:23:30   5118s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/10 14:23:30   5118s]   VERIFY DRC ...... Sub-Area : 96 of 121
[12/10 14:23:30   5118s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/10 14:23:30   5118s]   VERIFY DRC ...... Sub-Area : 97 of 121
[12/10 14:23:30   5119s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/10 14:23:30   5119s]   VERIFY DRC ...... Sub-Area : 98 of 121
[12/10 14:23:31   5119s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/10 14:23:31   5119s]   VERIFY DRC ...... Sub-Area : 99 of 121
[12/10 14:23:31   5119s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/10 14:23:31   5119s]   VERIFY DRC ...... Sub-Area : 100 of 121
[12/10 14:23:32   5120s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/10 14:23:32   5120s]   VERIFY DRC ...... Sub-Area : 101 of 121
[12/10 14:23:32   5120s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/10 14:23:32   5120s]   VERIFY DRC ...... Sub-Area : 102 of 121
[12/10 14:23:33   5121s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/10 14:23:33   5121s]   VERIFY DRC ...... Sub-Area : 103 of 121
[12/10 14:23:33   5121s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/10 14:23:33   5121s]   VERIFY DRC ...... Sub-Area : 104 of 121
[12/10 14:23:33   5121s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/10 14:23:33   5121s]   VERIFY DRC ...... Sub-Area : 105 of 121
[12/10 14:23:34   5122s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/10 14:23:34   5122s]   VERIFY DRC ...... Sub-Area : 106 of 121
[12/10 14:23:34   5122s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/10 14:23:34   5122s]   VERIFY DRC ...... Sub-Area : 107 of 121
[12/10 14:23:34   5122s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/10 14:23:34   5122s]   VERIFY DRC ...... Sub-Area : 108 of 121
[12/10 14:23:35   5123s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/10 14:23:35   5123s]   VERIFY DRC ...... Sub-Area : 109 of 121
[12/10 14:23:35   5123s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/10 14:23:35   5123s]   VERIFY DRC ...... Sub-Area : 110 of 121
[12/10 14:23:35   5123s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/10 14:23:35   5123s]   VERIFY DRC ...... Sub-Area : 111 of 121
[12/10 14:23:35   5123s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/10 14:23:35   5123s]   VERIFY DRC ...... Sub-Area : 112 of 121
[12/10 14:23:36   5124s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/10 14:23:36   5124s]   VERIFY DRC ...... Sub-Area : 113 of 121
[12/10 14:23:36   5124s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/10 14:23:36   5124s]   VERIFY DRC ...... Sub-Area : 114 of 121
[12/10 14:23:36   5124s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/10 14:23:36   5124s]   VERIFY DRC ...... Sub-Area : 115 of 121
[12/10 14:23:37   5125s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/10 14:23:37   5125s]   VERIFY DRC ...... Sub-Area : 116 of 121
[12/10 14:23:37   5125s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/10 14:23:37   5125s]   VERIFY DRC ...... Sub-Area : 117 of 121
[12/10 14:23:37   5125s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/10 14:23:37   5125s]   VERIFY DRC ...... Sub-Area : 118 of 121
[12/10 14:23:37   5125s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/10 14:23:37   5125s]   VERIFY DRC ...... Sub-Area : 119 of 121
[12/10 14:23:38   5126s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/10 14:23:38   5126s]   VERIFY DRC ...... Sub-Area : 120 of 121
[12/10 14:23:38   5126s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/10 14:23:38   5126s]   VERIFY DRC ...... Sub-Area : 121 of 121
[12/10 14:23:38   5126s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/10 14:23:38   5126s] 
[12/10 14:23:38   5126s]   Verification Complete : 0 Viols.
[12/10 14:23:38   5126s] 
[12/10 14:23:38   5126s]  *** End Verify DRC (CPU: 0:00:40.9  ELAPSED TIME: 41.00  MEM: 100.0M) ***
[12/10 14:23:38   5126s] 
[12/10 14:23:38   5126s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/10 14:23:38   5126s] VERIFY_CONNECTIVITY use new engine.
[12/10 14:23:38   5126s] 
[12/10 14:23:38   5126s] ******** Start: VERIFY CONNECTIVITY ********
[12/10 14:23:38   5126s] Start Time: Wed Dec 10 14:23:38 2025
[12/10 14:23:38   5126s] 
[12/10 14:23:38   5126s] Design Name: eyeriss_top
[12/10 14:23:38   5126s] Database Units: 2000
[12/10 14:23:38   5126s] Design Boundary: (0.0000, 0.0000) (897.9400, 896.0000)
[12/10 14:23:38   5126s] Error Limit = 1000; Warning Limit = 50
[12/10 14:23:38   5126s] Check all nets
[12/10 14:23:38   5126s] **** 14:23:38 **** Processed 5000 nets.
[12/10 14:23:39   5127s] **** 14:23:39 **** Processed 10000 nets.
[12/10 14:23:39   5128s] **** 14:23:39 **** Processed 15000 nets.
[12/10 14:23:48   5136s] **** 14:23:48 **** Processed 20000 nets.
[12/10 14:23:48   5137s] **** 14:23:48 **** Processed 25000 nets.
[12/10 14:23:49   5137s] **** 14:23:49 **** Processed 30000 nets.
[12/10 14:23:49   5137s] **** 14:23:49 **** Processed 35000 nets.
[12/10 14:23:49   5137s] **** 14:23:49 **** Processed 40000 nets.
[12/10 14:23:49   5137s] **** 14:23:49 **** Processed 45000 nets.
[12/10 14:23:49   5137s] **** 14:23:49 **** Processed 50000 nets.
[12/10 14:23:49   5137s] **** 14:23:49 **** Processed 55000 nets.
[12/10 14:23:49   5137s] **** 14:23:49 **** Processed 60000 nets.
[12/10 14:23:49   5137s] **** 14:23:49 **** Processed 65000 nets.
[12/10 14:23:49   5137s] **** 14:23:49 **** Processed 70000 nets.
[12/10 14:23:49   5138s] **** 14:23:49 **** Processed 75000 nets.
[12/10 14:23:50   5138s] **** 14:23:50 **** Processed 80000 nets.
[12/10 14:23:50   5138s] **** 14:23:50 **** Processed 85000 nets.
[12/10 14:23:50   5138s] **** 14:23:50 **** Processed 90000 nets.
[12/10 14:23:50   5138s] **** 14:23:50 **** Processed 95000 nets.
[12/10 14:23:50   5138s] **** 14:23:50 **** Processed 100000 nets.
[12/10 14:23:50   5138s] **** 14:23:50 **** Processed 105000 nets.
[12/10 14:23:50   5138s] **** 14:23:50 **** Processed 110000 nets.
[12/10 14:23:50   5138s] **** 14:23:50 **** Processed 115000 nets.
[12/10 14:23:50   5138s] **** 14:23:50 **** Processed 120000 nets.
[12/10 14:23:50   5139s] **** 14:23:50 **** Processed 125000 nets.
[12/10 14:23:51   5139s] **** 14:23:51 **** Processed 130000 nets.
[12/10 14:23:51   5139s] **** 14:23:51 **** Processed 135000 nets.
[12/10 14:23:51   5139s] **** 14:23:51 **** Processed 140000 nets.
[12/10 14:23:51   5139s] **** 14:23:51 **** Processed 145000 nets.
[12/10 14:23:51   5139s] **** 14:23:51 **** Processed 150000 nets.
[12/10 14:23:51   5139s] **** 14:23:51 **** Processed 155000 nets.
[12/10 14:23:51   5139s] **** 14:23:51 **** Processed 160000 nets.
[12/10 14:23:51   5139s] **** 14:23:51 **** Processed 165000 nets.
[12/10 14:23:51   5139s] **** 14:23:51 **** Processed 170000 nets.
[12/10 14:23:51   5139s] **** 14:23:51 **** Processed 175000 nets.
[12/10 14:23:51   5139s] **** 14:23:51 **** Processed 180000 nets.
[12/10 14:23:51   5140s] **** 14:23:51 **** Processed 185000 nets.
[12/10 14:23:52   5140s] **** 14:23:52 **** Processed 190000 nets.
[12/10 14:23:52   5140s] **** 14:23:52 **** Processed 195000 nets.
[12/10 14:23:52   5140s] **** 14:23:52 **** Processed 200000 nets.
[12/10 14:23:52   5140s] **** 14:23:52 **** Processed 205000 nets.
[12/10 14:23:52   5140s] **** 14:23:52 **** Processed 210000 nets.
[12/10 14:23:52   5140s] **** 14:23:52 **** Processed 215000 nets.
[12/10 14:23:52   5140s] **** 14:23:52 **** Processed 220000 nets.
[12/10 14:23:52   5140s] **** 14:23:52 **** Processed 225000 nets.
[12/10 14:23:52   5140s] **** 14:23:52 **** Processed 230000 nets.
[12/10 14:23:52   5140s] **** 14:23:52 **** Processed 235000 nets.
[12/10 14:23:52   5141s] 
[12/10 14:23:52   5141s] Begin Summary 
[12/10 14:23:52   5141s]   Found no problems or warnings.
[12/10 14:23:52   5141s] End Summary
[12/10 14:23:52   5141s] 
[12/10 14:23:52   5141s] End Time: Wed Dec 10 14:23:52 2025
[12/10 14:23:52   5141s] Time Elapsed: 0:00:14.0
[12/10 14:23:52   5141s] 
[12/10 14:23:52   5141s] ******** End: VERIFY CONNECTIVITY ********
[12/10 14:23:52   5141s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/10 14:23:52   5141s]   (CPU Time: 0:00:14.1  MEM: -0.012M)
[12/10 14:23:52   5141s] 
[12/10 14:23:53   5141s] <CMD> verifyProcessAntenna -reportfile cnn.antenna.rpt -error 1000
[12/10 14:23:53   5141s] 
[12/10 14:23:53   5141s] ******* START VERIFY ANTENNA ********
[12/10 14:23:53   5141s] Report File: cnn.antenna.rpt
[12/10 14:23:53   5141s] LEF Macro File: eyeriss_top.antenna.lef
[12/10 14:23:53   5141s] 5000 nets processed: 0 violations
[12/10 14:23:54   5142s] 10000 nets processed: 0 violations
[12/10 14:23:55   5143s] 15000 nets processed: 0 violations
[12/10 14:23:58   5146s] 20000 nets processed: 0 violations
[12/10 14:23:58   5146s] 25000 nets processed: 0 violations
[12/10 14:23:58   5146s] 30000 nets processed: 0 violations
[12/10 14:23:58   5146s] 35000 nets processed: 0 violations
[12/10 14:23:58   5146s] 40000 nets processed: 0 violations
[12/10 14:23:58   5146s] 45000 nets processed: 0 violations
[12/10 14:23:59   5147s] 50000 nets processed: 0 violations
[12/10 14:23:59   5147s] 55000 nets processed: 0 violations
[12/10 14:23:59   5147s] 60000 nets processed: 0 violations
[12/10 14:23:59   5147s] 65000 nets processed: 0 violations
[12/10 14:23:59   5147s] 70000 nets processed: 0 violations
[12/10 14:23:59   5147s] 75000 nets processed: 0 violations
[12/10 14:23:59   5147s] 80000 nets processed: 0 violations
[12/10 14:24:00   5148s] 85000 nets processed: 0 violations
[12/10 14:24:00   5148s] 90000 nets processed: 0 violations
[12/10 14:24:00   5148s] 95000 nets processed: 0 violations
[12/10 14:24:00   5148s] 100000 nets processed: 0 violations
[12/10 14:24:00   5148s] 105000 nets processed: 0 violations
[12/10 14:24:00   5148s] 110000 nets processed: 0 violations
[12/10 14:24:00   5149s] 115000 nets processed: 0 violations
[12/10 14:24:01   5149s] 120000 nets processed: 0 violations
[12/10 14:24:01   5149s] 125000 nets processed: 0 violations
[12/10 14:24:01   5149s] 130000 nets processed: 0 violations
[12/10 14:24:01   5149s] 135000 nets processed: 0 violations
[12/10 14:24:01   5149s] 140000 nets processed: 0 violations
[12/10 14:24:01   5149s] 145000 nets processed: 0 violations
[12/10 14:24:01   5150s] 150000 nets processed: 0 violations
[12/10 14:24:02   5150s] 155000 nets processed: 0 violations
[12/10 14:24:02   5150s] 160000 nets processed: 0 violations
[12/10 14:24:02   5150s] 165000 nets processed: 0 violations
[12/10 14:24:02   5150s] 170000 nets processed: 0 violations
[12/10 14:24:02   5150s] 175000 nets processed: 0 violations
[12/10 14:24:02   5150s] 180000 nets processed: 0 violations
[12/10 14:24:02   5150s] 185000 nets processed: 0 violations
[12/10 14:24:02   5150s] 190000 nets processed: 0 violations
[12/10 14:24:02   5150s] 195000 nets processed: 0 violations
[12/10 14:24:02   5151s] 200000 nets processed: 0 violations
[12/10 14:24:03   5151s] 205000 nets processed: 0 violations
[12/10 14:24:03   5151s] 210000 nets processed: 0 violations
[12/10 14:24:03   5151s] 215000 nets processed: 0 violations
[12/10 14:24:03   5151s] 220000 nets processed: 0 violations
[12/10 14:24:03   5151s] 225000 nets processed: 0 violations
[12/10 14:24:03   5151s] 230000 nets processed: 0 violations
[12/10 14:24:03   5152s] 235000 nets processed: 0 violations
[12/10 14:24:04   5152s] Verification Complete: 0 Violations
[12/10 14:24:04   5152s] ******* DONE VERIFY ANTENNA ********
[12/10 14:24:04   5152s] (CPU Time: 0:00:11.0  MEM: 125.000M)
[12/10 14:24:04   5152s] 
[12/10 14:25:30   5158s] <CMD> fit
>>>>>>> e1f77d9 (genus tcl)
