Fitter report for fpga_target
Wed Aug 05 10:02:36 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Wed Aug 05 10:02:35 2015            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; fpga_target                                      ;
; Top-level Entity Name              ; fpga_top                                         ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE115F29C7                                    ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 73,761 / 114,480 ( 64 % )                        ;
;     Total combinational functions  ; 63,663 / 114,480 ( 56 % )                        ;
;     Dedicated logic registers      ; 26,126 / 114,480 ( 23 % )                        ;
; Total registers                    ; 26126                                            ;
; Total pins                         ; 153 / 529 ( 29 % )                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 1,526,423 / 3,981,312 ( 38 % )                   ;
; Embedded Multiplier 9-bit elements ; 128 / 532 ( 24 % )                               ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.84        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  61.5%      ;
;     Processor 3            ;  61.2%      ;
;     Processor 4            ;  61.0%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; red_led[0]    ; Missing drive strength and slew rate ;
; red_led[1]    ; Missing drive strength and slew rate ;
; red_led[2]    ; Missing drive strength and slew rate ;
; red_led[3]    ; Missing drive strength and slew rate ;
; red_led[4]    ; Missing drive strength and slew rate ;
; red_led[5]    ; Missing drive strength and slew rate ;
; red_led[6]    ; Missing drive strength and slew rate ;
; red_led[7]    ; Missing drive strength and slew rate ;
; red_led[8]    ; Missing drive strength and slew rate ;
; red_led[9]    ; Missing drive strength and slew rate ;
; red_led[10]   ; Missing drive strength and slew rate ;
; red_led[11]   ; Missing drive strength and slew rate ;
; red_led[12]   ; Missing drive strength and slew rate ;
; red_led[13]   ; Missing drive strength and slew rate ;
; red_led[14]   ; Missing drive strength and slew rate ;
; red_led[15]   ; Missing drive strength and slew rate ;
; red_led[16]   ; Missing drive strength and slew rate ;
; red_led[17]   ; Missing drive strength and slew rate ;
; green_led[0]  ; Missing drive strength and slew rate ;
; green_led[1]  ; Missing drive strength and slew rate ;
; green_led[2]  ; Missing drive strength and slew rate ;
; green_led[3]  ; Missing drive strength and slew rate ;
; green_led[4]  ; Missing drive strength and slew rate ;
; green_led[5]  ; Missing drive strength and slew rate ;
; green_led[6]  ; Missing drive strength and slew rate ;
; green_led[7]  ; Missing drive strength and slew rate ;
; green_led[8]  ; Missing drive strength and slew rate ;
; hex0[0]       ; Incomplete set of assignments        ;
; hex0[1]       ; Incomplete set of assignments        ;
; hex0[2]       ; Incomplete set of assignments        ;
; hex0[3]       ; Incomplete set of assignments        ;
; hex0[4]       ; Incomplete set of assignments        ;
; hex0[5]       ; Incomplete set of assignments        ;
; hex0[6]       ; Incomplete set of assignments        ;
; hex1[0]       ; Incomplete set of assignments        ;
; hex1[1]       ; Incomplete set of assignments        ;
; hex1[2]       ; Incomplete set of assignments        ;
; hex1[3]       ; Incomplete set of assignments        ;
; hex1[4]       ; Incomplete set of assignments        ;
; hex1[5]       ; Incomplete set of assignments        ;
; hex1[6]       ; Incomplete set of assignments        ;
; hex2[0]       ; Incomplete set of assignments        ;
; hex2[1]       ; Incomplete set of assignments        ;
; hex2[2]       ; Incomplete set of assignments        ;
; hex2[3]       ; Incomplete set of assignments        ;
; hex2[4]       ; Incomplete set of assignments        ;
; hex2[5]       ; Incomplete set of assignments        ;
; hex2[6]       ; Incomplete set of assignments        ;
; hex3[0]       ; Incomplete set of assignments        ;
; hex3[1]       ; Incomplete set of assignments        ;
; hex3[2]       ; Incomplete set of assignments        ;
; hex3[3]       ; Incomplete set of assignments        ;
; hex3[4]       ; Incomplete set of assignments        ;
; hex3[5]       ; Incomplete set of assignments        ;
; hex3[6]       ; Incomplete set of assignments        ;
; uart_tx       ; Missing drive strength               ;
; dram_clk      ; Missing drive strength               ;
; dram_cke      ; Missing drive strength               ;
; dram_cs_n     ; Missing drive strength               ;
; dram_ras_n    ; Missing drive strength               ;
; dram_cas_n    ; Missing drive strength               ;
; dram_we_n     ; Missing drive strength               ;
; dram_ba[0]    ; Missing drive strength               ;
; dram_ba[1]    ; Missing drive strength               ;
; dram_addr[0]  ; Missing drive strength               ;
; dram_addr[1]  ; Missing drive strength               ;
; dram_addr[2]  ; Missing drive strength               ;
; dram_addr[3]  ; Missing drive strength               ;
; dram_addr[4]  ; Missing drive strength               ;
; dram_addr[5]  ; Missing drive strength               ;
; dram_addr[6]  ; Missing drive strength               ;
; dram_addr[7]  ; Missing drive strength               ;
; dram_addr[8]  ; Missing drive strength               ;
; dram_addr[9]  ; Missing drive strength               ;
; dram_addr[10] ; Missing drive strength               ;
; dram_addr[11] ; Missing drive strength               ;
; dram_addr[12] ; Missing drive strength               ;
; dram_dqm[0]   ; Missing drive strength               ;
; dram_dqm[1]   ; Missing drive strength               ;
; dram_dqm[2]   ; Missing drive strength               ;
; dram_dqm[3]   ; Missing drive strength               ;
; vga_r[0]      ; Missing drive strength               ;
; vga_r[1]      ; Missing drive strength               ;
; vga_r[2]      ; Missing drive strength               ;
; vga_r[3]      ; Missing drive strength               ;
; vga_r[4]      ; Missing drive strength               ;
; vga_r[5]      ; Missing drive strength               ;
; vga_r[6]      ; Missing drive strength               ;
; vga_r[7]      ; Missing drive strength               ;
; vga_g[0]      ; Missing drive strength               ;
; vga_g[1]      ; Missing drive strength               ;
; vga_g[2]      ; Missing drive strength               ;
; vga_g[3]      ; Missing drive strength               ;
; vga_g[4]      ; Missing drive strength               ;
; vga_g[5]      ; Missing drive strength               ;
; vga_g[6]      ; Missing drive strength               ;
; vga_g[7]      ; Missing drive strength               ;
; vga_b[0]      ; Missing drive strength               ;
; vga_b[1]      ; Missing drive strength               ;
; vga_b[2]      ; Missing drive strength               ;
; vga_b[3]      ; Missing drive strength               ;
; vga_b[4]      ; Missing drive strength               ;
; vga_b[5]      ; Missing drive strength               ;
; vga_b[6]      ; Missing drive strength               ;
; vga_b[7]      ; Missing drive strength               ;
; vga_clk       ; Missing drive strength               ;
; vga_blank_n   ; Missing drive strength               ;
; vga_hs        ; Missing drive strength               ;
; vga_vs        ; Missing drive strength               ;
; vga_sync_n    ; Missing drive strength               ;
; sd_clk        ; Missing drive strength               ;
; dram_dq[0]    ; Missing drive strength               ;
; dram_dq[1]    ; Missing drive strength               ;
; dram_dq[2]    ; Missing drive strength               ;
; dram_dq[3]    ; Missing drive strength               ;
; dram_dq[4]    ; Missing drive strength               ;
; dram_dq[5]    ; Missing drive strength               ;
; dram_dq[6]    ; Missing drive strength               ;
; dram_dq[7]    ; Missing drive strength               ;
; dram_dq[8]    ; Missing drive strength               ;
; dram_dq[9]    ; Missing drive strength               ;
; dram_dq[10]   ; Missing drive strength               ;
; dram_dq[11]   ; Missing drive strength               ;
; dram_dq[12]   ; Missing drive strength               ;
; dram_dq[13]   ; Missing drive strength               ;
; dram_dq[14]   ; Missing drive strength               ;
; dram_dq[15]   ; Missing drive strength               ;
; dram_dq[16]   ; Missing drive strength               ;
; dram_dq[17]   ; Missing drive strength               ;
; dram_dq[18]   ; Missing drive strength               ;
; dram_dq[19]   ; Missing drive strength               ;
; dram_dq[20]   ; Missing drive strength               ;
; dram_dq[21]   ; Missing drive strength               ;
; dram_dq[22]   ; Missing drive strength               ;
; dram_dq[23]   ; Missing drive strength               ;
; dram_dq[24]   ; Missing drive strength               ;
; dram_dq[25]   ; Missing drive strength               ;
; dram_dq[26]   ; Missing drive strength               ;
; dram_dq[27]   ; Missing drive strength               ;
; dram_dq[28]   ; Missing drive strength               ;
; dram_dq[29]   ; Missing drive strength               ;
; dram_dq[30]   ; Missing drive strength               ;
; dram_dq[31]   ; Missing drive strength               ;
; sd_cmd        ; Missing drive strength               ;
; sd_dat[0]     ; Missing drive strength               ;
; sd_dat[1]     ; Missing drive strength               ;
; sd_dat[2]     ; Missing drive strength               ;
; sd_dat[3]     ; Missing drive strength               ;
; ps2_clk       ; Missing drive strength               ;
; ps2_data      ; Missing drive strength               ;
; clk50         ; Incomplete set of assignments        ;
; reset_btn     ; Incomplete set of assignments        ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                        ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                        ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][0]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][1]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][2]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][3]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][4]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][5]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][6]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][7]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][8]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][9]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][10]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][11]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][12]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][13]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][14]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][14]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][15]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][15]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][16]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][16]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][17]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][17]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[0][17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][0]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][1]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][2]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][3]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][4]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][5]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][6]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][7]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][8]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][9]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][10]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][11]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][12]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][13]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][14]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][14]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][15]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][15]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][16]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][16]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][17]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][17]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[1][17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][0]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][1]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][2]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][3]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][4]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][5]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][6]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][7]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][8]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][9]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][10]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][11]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][12]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][13]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][14]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][14]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][15]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][15]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][16]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][16]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][17]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][17]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[2][17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][0]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][1]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][2]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][3]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][4]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][5]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][6]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][7]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][8]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][9]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][10]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][11]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][12]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][13]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][14]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][14]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][15]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][15]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][16]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][16]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][17]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][17]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[3][17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][0]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][1]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][2]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][3]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][4]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][5]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][6]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][7]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][8]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][9]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][10]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][11]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][12]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][13]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][14]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][14]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][15]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][15]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][16]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][16]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][17]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][17]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[4][17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][0]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][1]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][2]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][3]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][4]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][5]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][6]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][7]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][8]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][9]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][10]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][11]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][12]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][13]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][14]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][14]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][15]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][15]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][16]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][16]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][17]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][17]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[5][17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][0]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][1]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][2]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][3]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][4]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][5]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][6]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][7]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][8]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][9]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][10]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][11]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][12]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][13]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][14]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][14]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][15]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][15]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][16]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][16]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][17]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][17]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[6][17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][0]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][1]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][2]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][3]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][4]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][5]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][6]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][7]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][8]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][9]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][10]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][11]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][12]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][13]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][14]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][14]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][15]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][15]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][16]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][16]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][17]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][17]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[7][17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][0]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][1]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][2]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][3]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][4]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][5]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][6]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][7]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][8]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][9]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][10]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][11]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][12]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][13]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][14]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][14]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][15]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][15]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][16]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][16]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][17]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][17]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[8][17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][0]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][1]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][2]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][3]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][4]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][5]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][6]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][7]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][8]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][9]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][10]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][11]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][12]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][13]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][14]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][14]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][15]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][15]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][16]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][16]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][17]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][17]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[9][17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][0]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][1]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][2]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][3]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][4]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][5]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][6]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][7]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][8]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][9]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][10]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][11]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][12]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][13]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][14]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][15]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][16]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][17]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[10][17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][0]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][1]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][2]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][3]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][4]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][5]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][6]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][7]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][8]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][9]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][10]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][11]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][12]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][13]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][14]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][15]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][16]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][17]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[11][17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][0]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][1]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][2]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][3]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][4]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][5]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][6]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][7]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][8]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][9]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][10]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][11]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][12]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][13]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][14]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][15]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][16]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][17]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[12][17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][0]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][1]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][2]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][3]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][4]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][5]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][6]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][7]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][8]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][9]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][10]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][11]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][12]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][13]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][14]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][15]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][16]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][17]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[13][17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][0]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][1]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][2]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][3]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][4]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][5]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][6]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][7]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][8]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][9]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][10]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][11]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][12]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][13]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][14]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][15]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][16]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][17]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[14][17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][0]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][1]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][2]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][3]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][4]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][5]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][6]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][7]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][8]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][9]~_Duplicate_1              ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][10]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][11]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][12]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][13]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][14]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][15]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][16]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][17]~_Duplicate_1             ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplicand[15][17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][0]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][0]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][1]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][1]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][2]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][2]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][3]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][3]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][4]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][4]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][5]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][5]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][6]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][6]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][7]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][7]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][8]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][8]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][9]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][9]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][10]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][10]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][11]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][11]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][12]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][12]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][13]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][13]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][14]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][14]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][15]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][15]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][16]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][16]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][16]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][17]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][17]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[0][17]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][0]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][0]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][1]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][1]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][2]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][2]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][3]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][3]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][4]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][4]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][5]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][5]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][6]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][6]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][7]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][7]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][8]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][8]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][9]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][9]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][10]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][10]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][11]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][11]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][12]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][12]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][13]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][13]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][14]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][14]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][15]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][15]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][16]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][16]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][16]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][17]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][17]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[1][17]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][0]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][0]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][1]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][1]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][2]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][2]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][3]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][3]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][4]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][4]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][5]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][5]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][6]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][6]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][7]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][7]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][8]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][8]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][9]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][9]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][10]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][10]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][11]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][11]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][12]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][12]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][13]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][13]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][14]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][14]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][15]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][15]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][16]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][16]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][16]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][17]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][17]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[2][17]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][0]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][0]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][1]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][1]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][2]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][2]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][3]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][3]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][4]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][4]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][5]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][5]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][6]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][6]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][7]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][7]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][8]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][8]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][9]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][9]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][10]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][10]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][11]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][11]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][12]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][12]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][13]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][13]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][14]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][14]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][15]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][15]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][16]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][16]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][16]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][17]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][17]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[3][17]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][0]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][0]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][1]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][1]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][2]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][2]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][3]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][3]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][4]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][4]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][5]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][5]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][6]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][6]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][7]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][7]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][8]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][8]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][9]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][9]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][10]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][10]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][11]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][11]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][12]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][12]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][13]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][13]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][14]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][14]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][15]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][15]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][16]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][16]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][16]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][17]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][17]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[4][17]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][0]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][0]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][1]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][1]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][2]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][2]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][3]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][3]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][4]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][4]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][5]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][5]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][6]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][6]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][7]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][7]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][8]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][8]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][9]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][9]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][10]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][10]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][11]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][11]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][12]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][12]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][13]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][13]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][14]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][14]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][15]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][15]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][16]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][16]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][16]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][17]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][17]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[5][17]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][0]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][0]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][1]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][1]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][2]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][2]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][3]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][3]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][4]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][4]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][5]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][5]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][6]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][6]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][7]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][7]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][8]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][8]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][9]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][9]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][10]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][10]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][11]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][11]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][12]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][12]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][13]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][13]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][14]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][14]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][15]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][15]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][16]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][16]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][16]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][17]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][17]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[6][17]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][0]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][0]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][1]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][1]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][2]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][2]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][3]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][3]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][4]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][4]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][5]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][5]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][6]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][6]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][7]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][7]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][8]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][8]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][9]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][9]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][10]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][10]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][11]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][11]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][12]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][12]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][13]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][13]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][14]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][14]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][15]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][15]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][16]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][16]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][16]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][17]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][17]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[7][17]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][0]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][0]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][1]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][1]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][2]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][2]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][3]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][3]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][4]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][4]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][5]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][5]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][6]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][6]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][7]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][7]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][8]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][8]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][9]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][9]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][10]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][10]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][11]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][11]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][12]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][12]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][13]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][13]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][14]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][14]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][15]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][15]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][16]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][16]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][16]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][17]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][17]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[8][17]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][0]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][0]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][1]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][1]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][2]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][2]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][3]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][3]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][4]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][4]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][5]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][5]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][6]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][6]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][7]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][7]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][8]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][8]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][9]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][9]~_Duplicate_1                 ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][10]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][10]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][11]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][11]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][12]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][12]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][13]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][13]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][14]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][14]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][15]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][15]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][16]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][16]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][16]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][17]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][17]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[9][17]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][0]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][0]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][0]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][1]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][1]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][1]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][2]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][2]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][2]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][3]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][3]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][3]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][4]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][4]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][4]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][5]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][5]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][5]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][6]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][6]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][6]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][7]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][7]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][7]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][8]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][8]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][8]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][9]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][9]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][9]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][10]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][10]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][10]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][11]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][11]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][11]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][12]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][12]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][12]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][13]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][13]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][13]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][14]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][14]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][15]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][15]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][16]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][16]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][16]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][17]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][17]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[10][17]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][0]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][0]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][0]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][1]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][1]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][1]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][2]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][2]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][2]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][3]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][3]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][3]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][4]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][4]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][4]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][5]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][5]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][5]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][6]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][6]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][6]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][7]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][7]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][7]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][8]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][8]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][8]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][9]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][9]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][9]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][10]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][10]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][10]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][11]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][11]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][11]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][12]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][12]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][12]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][13]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][13]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][13]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][14]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][14]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][15]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][15]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][16]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][16]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][16]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][17]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][17]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[11][17]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][0]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][0]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][0]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][1]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][1]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][1]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][2]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][2]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][2]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][3]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][3]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][3]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][4]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][4]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][4]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][5]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][5]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][5]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][6]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][6]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][6]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][7]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][7]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][7]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][8]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][8]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][8]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][9]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][9]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][9]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][10]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][10]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][10]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][11]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][11]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][11]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][12]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][12]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][12]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][13]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][13]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][13]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][14]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][14]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][15]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][15]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][16]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][16]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][16]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][17]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][17]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[12][17]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][0]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][0]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][0]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][1]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][1]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][1]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][2]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][2]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][2]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][3]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][3]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][3]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][4]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][4]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][4]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][5]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][5]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][5]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][6]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][6]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][6]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][7]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][7]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][7]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][8]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][8]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][8]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][9]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][9]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][9]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][10]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][10]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][10]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][11]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][11]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][11]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][12]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][12]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][12]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][13]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][13]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][13]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][14]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][14]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][15]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][15]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][16]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][16]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][16]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][17]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][17]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[13][17]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][0]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][0]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][0]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][1]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][1]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][1]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][2]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][2]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][2]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][3]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][3]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][3]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][4]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][4]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][4]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][5]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][5]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][5]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][6]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][6]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][6]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][7]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][7]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][7]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][8]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][8]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][8]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][9]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][9]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][9]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][10]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][10]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][10]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][11]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][11]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][11]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][12]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][12]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][12]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][13]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][13]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][13]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][14]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][14]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][15]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][15]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][16]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][16]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][16]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][17]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][17]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[14][17]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][0]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][0]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][0]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][1]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][1]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][1]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][2]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][2]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][2]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][3]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][3]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][3]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][4]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][4]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][4]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][5]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][5]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][5]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][6]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][6]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][6]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][7]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][7]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][7]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][8]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][8]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][8]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][9]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][9]~_Duplicate_1                ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][9]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][10]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][10]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][10]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][11]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][11]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][11]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][12]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][12]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][12]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][13]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][13]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][13]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][14]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][14]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][15]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][15]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][16]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][16]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][16]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][17]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][17]~_Duplicate_1               ; Q                ;                       ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_multiplier[15][17]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ; DATAB            ;                       ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 96638 ( 0.00 % )   ;
;     -- Achieved     ; 0 / 96638 ( 0.00 % )   ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 96628   ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/output_files/fpga_target.pin.


+------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Total logic elements                        ; 73,761 / 114,480 ( 64 % )      ;
;     -- Combinational with no register       ; 47635                          ;
;     -- Register only                        ; 10098                          ;
;     -- Combinational with a register        ; 16028                          ;
;                                             ;                                ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 40695                          ;
;     -- 3 input functions                    ; 16407                          ;
;     -- <=2 input functions                  ; 6561                           ;
;     -- Register only                        ; 10098                          ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 57934                          ;
;     -- arithmetic mode                      ; 5729                           ;
;                                             ;                                ;
; Total registers*                            ; 26,126 / 117,053 ( 22 % )      ;
;     -- Dedicated logic registers            ; 26,126 / 114,480 ( 23 % )      ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )              ;
;                                             ;                                ;
; Total LABs:  partially or completely used   ; 6,530 / 7,155 ( 91 % )         ;
; Virtual pins                                ; 0                              ;
; I/O pins                                    ; 153 / 529 ( 29 % )             ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )                 ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                  ;
;                                             ;                                ;
; Global signals                              ; 3                              ;
; M9Ks                                        ; 305 / 432 ( 71 % )             ;
; Total block memory bits                     ; 1,526,423 / 3,981,312 ( 38 % ) ;
; Total block memory implementation bits      ; 2,810,880 / 3,981,312 ( 71 % ) ;
; Embedded Multiplier 9-bit elements          ; 128 / 532 ( 24 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )                  ;
; Global clocks                               ; 3 / 20 ( 15 % )                ;
; JTAGs                                       ; 0 / 1 ( 0 % )                  ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                  ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                  ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                  ;
; Average interconnect usage (total/H/V)      ; 43% / 41% / 45%                ;
; Peak interconnect usage (total/H/V)         ; 62% / 61% / 72%                ;
; Maximum fan-out                             ; 26703                          ;
; Highest non-global fan-out                  ; 2057                           ;
; Total fan-out                               ; 326295                         ;
; Average fan-out                             ; 3.28                           ;
+---------------------------------------------+--------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                            ;
+---------------------------------------------+-------------------------+--------------------------------+
; Statistic                                   ; Top                     ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                     ; Low                            ;
;                                             ;                         ;                                ;
; Total logic elements                        ; 73761 / 114480 ( 64 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 47635                   ; 0                              ;
;     -- Register only                        ; 10098                   ; 0                              ;
;     -- Combinational with a register        ; 16028                   ; 0                              ;
;                                             ;                         ;                                ;
; Logic element usage by number of LUT inputs ;                         ;                                ;
;     -- 4 input functions                    ; 40695                   ; 0                              ;
;     -- 3 input functions                    ; 16407                   ; 0                              ;
;     -- <=2 input functions                  ; 6561                    ; 0                              ;
;     -- Register only                        ; 10098                   ; 0                              ;
;                                             ;                         ;                                ;
; Logic elements by mode                      ;                         ;                                ;
;     -- normal mode                          ; 57934                   ; 0                              ;
;     -- arithmetic mode                      ; 5729                    ; 0                              ;
;                                             ;                         ;                                ;
; Total registers                             ; 26126                   ; 0                              ;
;     -- Dedicated logic registers            ; 26126 / 114480 ( 23 % ) ; 0 / 114480 ( 0 % )             ;
;                                             ;                         ;                                ;
; Total LABs:  partially or completely used   ; 6530 / 7155 ( 91 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                         ;                                ;
; Virtual pins                                ; 0                       ; 0                              ;
; I/O pins                                    ; 153                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 128 / 532 ( 24 % )      ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 1526423                 ; 0                              ;
; Total RAM block bits                        ; 2810880                 ; 0                              ;
; M9K                                         ; 305 / 432 ( 70 % )      ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 3 / 24 ( 12 % )         ; 0 / 24 ( 0 % )                 ;
;                                             ;                         ;                                ;
; Connections                                 ;                         ;                                ;
;     -- Input Connections                    ; 39                      ; 0                              ;
;     -- Registered Input Connections         ; 0                       ; 0                              ;
;     -- Output Connections                   ; 39                      ; 0                              ;
;     -- Registered Output Connections        ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Internal Connections                        ;                         ;                                ;
;     -- Total Connections                    ; 332344                  ; 5                              ;
;     -- Registered Connections               ; 128112                  ; 0                              ;
;                                             ;                         ;                                ;
; External Connections                        ;                         ;                                ;
;     -- Top                                  ; 78                      ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Partition Interface                         ;                         ;                                ;
;     -- Input Ports                          ; 3                       ; 0                              ;
;     -- Output Ports                         ; 111                     ; 0                              ;
;     -- Bidir Ports                          ; 39                      ; 0                              ;
;                                             ;                         ;                                ;
; Registered Ports                            ;                         ;                                ;
;     -- Registered Input Ports               ; 0                       ; 0                              ;
;     -- Registered Output Ports              ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Port Connectivity                           ;                         ;                                ;
;     -- Input Ports driven by GND            ; 0                       ; 0                              ;
;     -- Output Ports driven by GND           ; 0                       ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                       ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                       ; 0                              ;
;     -- Input Ports with no Source           ; 0                       ; 0                              ;
;     -- Output Ports with no Source          ; 0                       ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                       ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                       ; 0                              ;
+---------------------------------------------+-------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk50     ; Y2    ; 2        ; 0            ; 36           ; 14           ; 26704                 ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; reset_btn ; M23   ; 6        ; 115          ; 40           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; uart_rx   ; G12   ; 8        ; 27           ; 73           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; dram_addr[0]  ; R6    ; 2        ; 0            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_addr[10] ; R5    ; 2        ; 0            ; 32           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_addr[11] ; AA5   ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_addr[12] ; Y7    ; 2        ; 0            ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_addr[1]  ; V8    ; 2        ; 0            ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_addr[2]  ; U8    ; 2        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_addr[3]  ; P1    ; 1        ; 0            ; 42           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_addr[4]  ; V5    ; 2        ; 0            ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_addr[5]  ; W8    ; 2        ; 0            ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_addr[6]  ; W7    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_addr[7]  ; AA7   ; 2        ; 0            ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_addr[8]  ; Y5    ; 2        ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_addr[9]  ; Y6    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_ba[0]    ; U7    ; 2        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_ba[1]    ; R4    ; 2        ; 0            ; 33           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_cas_n    ; V7    ; 2        ; 0            ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_cke      ; AA6   ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_clk      ; AE5   ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_cs_n     ; T4    ; 2        ; 0            ; 33           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_dqm[0]   ; U2    ; 2        ; 0            ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_dqm[1]   ; W4    ; 2        ; 0            ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_dqm[2]   ; K8    ; 1        ; 0            ; 48           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_dqm[3]   ; N8    ; 1        ; 0            ; 42           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_ras_n    ; U6    ; 2        ; 0            ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dram_we_n     ; V6    ; 2        ; 0            ; 16           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; green_led[0]  ; E21   ; 7        ; 107          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; green_led[1]  ; E22   ; 7        ; 111          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; green_led[2]  ; E25   ; 7        ; 83           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; green_led[3]  ; E24   ; 7        ; 85           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; green_led[4]  ; H21   ; 7        ; 72           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; green_led[5]  ; G20   ; 7        ; 74           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; green_led[6]  ; G22   ; 7        ; 72           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; green_led[7]  ; G21   ; 7        ; 74           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; green_led[8]  ; F17   ; 7        ; 67           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex0[0]       ; G18   ; 7        ; 69           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex0[1]       ; F22   ; 7        ; 107          ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex0[2]       ; E17   ; 7        ; 67           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex0[3]       ; L26   ; 6        ; 115          ; 50           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex0[4]       ; L25   ; 6        ; 115          ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex0[5]       ; J22   ; 6        ; 115          ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex0[6]       ; H22   ; 6        ; 115          ; 69           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex1[0]       ; M24   ; 6        ; 115          ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex1[1]       ; Y22   ; 5        ; 115          ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex1[2]       ; W21   ; 5        ; 115          ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex1[3]       ; W22   ; 5        ; 115          ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex1[4]       ; W25   ; 5        ; 115          ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex1[5]       ; U23   ; 5        ; 115          ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex1[6]       ; U24   ; 5        ; 115          ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex2[0]       ; AA25  ; 5        ; 115          ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex2[1]       ; AA26  ; 5        ; 115          ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex2[2]       ; Y25   ; 5        ; 115          ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex2[3]       ; W26   ; 5        ; 115          ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex2[4]       ; Y26   ; 5        ; 115          ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex2[5]       ; W27   ; 5        ; 115          ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex2[6]       ; W28   ; 5        ; 115          ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex3[0]       ; V21   ; 5        ; 115          ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex3[1]       ; U21   ; 5        ; 115          ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex3[2]       ; AB20  ; 4        ; 100          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex3[3]       ; AA21  ; 4        ; 111          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex3[4]       ; AD24  ; 4        ; 105          ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex3[5]       ; AF23  ; 4        ; 105          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hex3[6]       ; Y19   ; 4        ; 105          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[0]    ; G19   ; 7        ; 69           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[10]   ; J15   ; 7        ; 60           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[11]   ; H16   ; 7        ; 65           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[12]   ; J16   ; 7        ; 65           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[13]   ; H17   ; 7        ; 67           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[14]   ; F15   ; 7        ; 58           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[15]   ; G15   ; 7        ; 65           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[16]   ; G16   ; 7        ; 67           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[17]   ; H15   ; 7        ; 60           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[1]    ; F19   ; 7        ; 94           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[2]    ; E19   ; 7        ; 94           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[3]    ; F21   ; 7        ; 107          ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[4]    ; F18   ; 7        ; 87           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[5]    ; E18   ; 7        ; 87           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[6]    ; J19   ; 7        ; 72           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[7]    ; H19   ; 7        ; 72           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[8]    ; J17   ; 7        ; 69           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; red_led[9]    ; G17   ; 7        ; 83           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_clk        ; AE13  ; 3        ; 42           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; uart_tx       ; G9    ; 8        ; 13           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_b[0]      ; B10   ; 8        ; 38           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_b[1]      ; A10   ; 8        ; 38           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_b[2]      ; C11   ; 8        ; 23           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_b[3]      ; B11   ; 8        ; 42           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_b[4]      ; A11   ; 8        ; 42           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_b[5]      ; C12   ; 8        ; 52           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_b[6]      ; D11   ; 8        ; 23           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_b[7]      ; D12   ; 8        ; 52           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_blank_n   ; F11   ; 8        ; 31           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_clk       ; A12   ; 8        ; 47           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_g[0]      ; G8    ; 8        ; 11           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_g[1]      ; G11   ; 8        ; 25           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_g[2]      ; F8    ; 8        ; 11           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_g[3]      ; H12   ; 8        ; 25           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_g[4]      ; C8    ; 8        ; 16           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_g[5]      ; B8    ; 8        ; 16           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_g[6]      ; F10   ; 8        ; 20           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_g[7]      ; C9    ; 8        ; 23           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_hs        ; G13   ; 8        ; 38           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_r[0]      ; E12   ; 8        ; 33           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_r[1]      ; E11   ; 8        ; 31           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_r[2]      ; D10   ; 8        ; 35           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_r[3]      ; F12   ; 8        ; 33           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_r[4]      ; G10   ; 8        ; 20           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_r[5]      ; J12   ; 8        ; 40           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_r[6]      ; H8    ; 8        ; 11           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_r[7]      ; H10   ; 8        ; 20           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_sync_n    ; C10   ; 8        ; 35           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_vs        ; C13   ; 8        ; 54           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                         ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+
; dram_dq[0]  ; W3    ; 2        ; 0            ; 13           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[10] ; AB1   ; 2        ; 0            ; 27           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[11] ; AA3   ; 2        ; 0            ; 19           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[12] ; AB2   ; 2        ; 0            ; 27           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[13] ; AC1   ; 2        ; 0            ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[14] ; AB3   ; 2        ; 0            ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[15] ; AC2   ; 2        ; 0            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[16] ; M8    ; 1        ; 0            ; 45           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[17] ; L8    ; 1        ; 0            ; 48           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[18] ; P2    ; 1        ; 0            ; 43           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[19] ; N3    ; 1        ; 0            ; 46           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[1]  ; W2    ; 2        ; 0            ; 26           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[20] ; N4    ; 1        ; 0            ; 46           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[21] ; M4    ; 1        ; 0            ; 52           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[22] ; M7    ; 1        ; 0            ; 45           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[23] ; L7    ; 1        ; 0            ; 47           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[24] ; U5    ; 2        ; 0            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[25] ; R7    ; 2        ; 0            ; 35           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[26] ; R1    ; 2        ; 0            ; 35           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[27] ; R2    ; 2        ; 0            ; 35           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[28] ; R3    ; 2        ; 0            ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[29] ; T3    ; 2        ; 0            ; 32           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[2]  ; V4    ; 2        ; 0            ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[30] ; U4    ; 2        ; 0            ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[31] ; U1    ; 2        ; 0            ; 30           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[3]  ; W1    ; 2        ; 0            ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[4]  ; V3    ; 2        ; 0            ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[5]  ; V2    ; 2        ; 0            ; 28           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[6]  ; V1    ; 2        ; 0            ; 28           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[7]  ; U3    ; 2        ; 0            ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[8]  ; Y3    ; 2        ; 0            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; dram_dq[9]  ; Y4    ; 2        ; 0            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_controller:sdram_controller|output_enable~0 (inverted) ; -                   ;
; ps2_clk     ; G6    ; 1        ; 0            ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                            ; -                   ;
; ps2_data    ; H5    ; 1        ; 0            ; 59           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                            ; -                   ;
; sd_cmd      ; AD14  ; 3        ; 56           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; gpio_controller:gpio_controller|direction[4] (inverted)      ; -                   ;
; sd_dat[0]   ; AE14  ; 3        ; 49           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; gpio_controller:gpio_controller|direction[0] (inverted)      ; -                   ;
; sd_dat[1]   ; AF13  ; 3        ; 42           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; gpio_controller:gpio_controller|direction[1] (inverted)      ; -                   ;
; sd_dat[2]   ; AB14  ; 3        ; 54           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; gpio_controller:gpio_controller|direction[2] (inverted)      ; -                   ;
; sd_dat[3]   ; AC14  ; 3        ; 56           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; gpio_controller:gpio_controller|direction[3] (inverted)      ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; G6       ; DIFFIO_L3p, nRESET                       ; Use as regular IO        ; ps2_clk                 ; Dual Purpose Pin          ;
; F4       ; DIFFIO_L5n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; R8       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; C12      ; DIFFIO_T29n, PADD16                      ; Use as regular IO        ; vga_b[5]                ; Dual Purpose Pin          ;
; D12      ; DIFFIO_T29p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; vga_b[7]                ; Dual Purpose Pin          ;
; A11      ; DIFFIO_T25n, DATA2                       ; Use as regular IO        ; vga_b[4]                ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T25p, DATA3                       ; Use as regular IO        ; vga_b[3]                ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T23n, PADD18                      ; Use as regular IO        ; vga_b[1]                ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T23p, DATA4                       ; Use as regular IO        ; vga_b[0]                ; Dual Purpose Pin          ;
; G13      ; DIFFIO_T22n, PADD19                      ; Use as regular IO        ; vga_hs                  ; Dual Purpose Pin          ;
; E12      ; DIFFIO_T20n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; vga_r[0]                ; Dual Purpose Pin          ;
; F12      ; DIFFIO_T20p, DATA13                      ; Use as regular IO        ; vga_r[3]                ; Dual Purpose Pin          ;
; C11      ; DIFFIO_T15n, DATA7                       ; Use as regular IO        ; vga_b[2]                ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 17 / 56 ( 30 % ) ; 3.3V          ; --           ;
; 2        ; 46 / 63 ( 73 % ) ; 3.3V          ; --           ;
; 3        ; 7 / 73 ( 10 % )  ; 3.3V          ; --           ;
; 4        ; 5 / 71 ( 7 % )   ; 2.5V          ; --           ;
; 5        ; 15 / 65 ( 23 % ) ; 2.5V          ; --           ;
; 6        ; 7 / 58 ( 12 % )  ; 2.5V          ; --           ;
; 7        ; 30 / 72 ( 42 % ) ; 2.5V          ; --           ;
; 8        ; 31 / 71 ( 44 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; vga_b[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 487        ; 8        ; vga_b[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 482        ; 8        ; vga_clk                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; dram_dq[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; dram_addr[11]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA6      ; 118        ; 2        ; dram_cke                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA7      ; 120        ; 2        ; dram_addr[7]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; hex3[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; hex2[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA26     ; 293        ; 5        ; hex2[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; dram_dq[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB2      ; 85         ; 2        ; dram_dq[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB3      ; 99         ; 2        ; dram_dq[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; sd_dat[2]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; hex3[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC1      ; 94         ; 2        ; dram_dq[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC2      ; 93         ; 2        ; dram_dq[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; sd_dat[3]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC27     ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC28     ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; sd_cmd                                                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; hex3[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; dram_clk                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; sd_clk                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE14     ; 183        ; 3        ; sd_dat[0]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; sd_dat[1]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; hex3[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; vga_g[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; vga_b[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 488        ; 8        ; vga_b[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; vga_g[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 510        ; 8        ; vga_g[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 495        ; 8        ; vga_sync_n                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 508        ; 8        ; vga_b[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 478        ; 8        ; vga_b[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 474        ; 8        ; vga_vs                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; vga_r[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ; 509        ; 8        ; vga_b[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 479        ; 8        ; vga_b[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; vga_r[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 497        ; 8        ; vga_r[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; hex0[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E18      ; 427        ; 7        ; red_led[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E19      ; 421        ; 7        ; red_led[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; green_led[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E22      ; 403        ; 7        ; green_led[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; green_led[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E25      ; 434        ; 7        ; green_led[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; vga_g[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; vga_g[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 500        ; 8        ; vga_blank_n                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 498        ; 8        ; vga_r[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; red_led[14]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; green_led[8]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F18      ; 428        ; 7        ; red_led[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F19      ; 420        ; 7        ; red_led[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; red_led[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F22      ; 409        ; 7        ; hex0[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; ps2_clk                                                   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; vga_g[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G9       ; 525        ; 8        ; uart_tx                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G10      ; 513        ; 8        ; vga_r[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 506        ; 8        ; vga_g[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ; 503        ; 8        ; uart_rx                                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G13      ; 493        ; 8        ; vga_hs                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; red_led[15]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 453        ; 7        ; red_led[16]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 437        ; 7        ; red_led[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G18      ; 452        ; 7        ; hex0[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G19      ; 451        ; 7        ; red_led[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G20      ; 444        ; 7        ; green_led[5]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G21      ; 445        ; 7        ; green_led[7]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G22      ; 449        ; 7        ; green_led[6]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; ps2_data                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; vga_r[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; vga_r[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; vga_g[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; red_led[17]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H16      ; 459        ; 7        ; red_led[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H17      ; 454        ; 7        ; red_led[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; red_led[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; green_led[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H22      ; 399        ; 6        ; hex0[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; vga_r[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; red_led[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J16      ; 458        ; 7        ; red_led[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J17      ; 450        ; 7        ; red_led[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; red_led[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; hex0[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; dram_dqm[2]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; dram_dq[23]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 40         ; 1        ; dram_dq[17]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; hex0[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L26      ; 363        ; 6        ; hex0[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; dram_dq[21]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; dram_dq[22]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M8       ; 46         ; 1        ; dram_dq[16]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; reset_btn                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; hex1[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; dram_dq[19]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 44         ; 1        ; dram_dq[20]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; dram_dqm[3]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; dram_addr[3]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 52         ; 1        ; dram_dq[18]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; dram_dq[26]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 67         ; 2        ; dram_dq[27]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 73         ; 2        ; dram_dq[28]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 74         ; 2        ; dram_ba[1]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 77         ; 2        ; dram_addr[10]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 70         ; 2        ; dram_addr[0]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 69         ; 2        ; dram_dq[25]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; dram_dq[29]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 75         ; 2        ; dram_cs_n                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; dram_dq[31]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 79         ; 2        ; dram_dqm[0]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 71         ; 2        ; dram_dq[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 72         ; 2        ; dram_dq[30]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 90         ; 2        ; dram_dq[24]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U6       ; 89         ; 2        ; dram_ras_n                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U7       ; 103        ; 2        ; dram_ba[0]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U8       ; 104        ; 2        ; dram_addr[2]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; hex3[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; hex1[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U24      ; 316        ; 5        ; hex1[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; dram_dq[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 83         ; 2        ; dram_dq[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 82         ; 2        ; dram_dq[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 81         ; 2        ; dram_dq[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 108        ; 2        ; dram_addr[4]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V6       ; 107        ; 2        ; dram_we_n                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V7       ; 110        ; 2        ; dram_cas_n                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V8       ; 109        ; 2        ; dram_addr[1]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; hex3[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; dram_dq[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 87         ; 2        ; dram_dq[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 112        ; 2        ; dram_dq[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W4       ; 111        ; 2        ; dram_dqm[1]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; dram_addr[6]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W8       ; 116        ; 2        ; dram_addr[5]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; hex1[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ; 321        ; 5        ; hex1[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; hex1[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W26      ; 299        ; 5        ; hex2[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W27      ; 301        ; 5        ; hex2[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W28      ; 302        ; 5        ; hex2[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; clk50                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; dram_dq[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y4       ; 91         ; 2        ; dram_dq[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y5       ; 114        ; 2        ; dram_addr[8]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y6       ; 113        ; 2        ; dram_addr[9]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y7       ; 117        ; 2        ; dram_addr[12]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; hex3[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; hex1[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; hex2[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y26      ; 297        ; 5        ; hex2[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------+---------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+---------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                        ; Logic Cells   ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs  ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                    ; Library Name ;
+-------------------------------------------------------------------+---------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+---------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fpga_top                                                         ; 73761 (94)    ; 26126 (63)                ; 0 (0)         ; 1526423     ; 305  ; 128          ; 0       ; 64        ; 153  ; 0            ; 47635 (29)    ; 10098 (30)        ; 16028 (37)       ; |fpga_top                                                                                                                                                                                                              ; work         ;
;    |axi_interconnect:axi_interconnect|                            ; 140 (140)     ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)       ; 4 (4)             ; 97 (97)          ; |fpga_top|axi_interconnect:axi_interconnect                                                                                                                                                                            ; work         ;
;    |gpio_controller:gpio_controller|                              ; 18 (18)       ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)         ; 12 (12)           ; 1 (1)            ; |fpga_top|gpio_controller:gpio_controller                                                                                                                                                                              ; work         ;
;    |nyuzi:nyuzi|                                                  ; 72669 (0)     ; 25480 (0)                 ; 0 (0)         ; 1522647     ; 300  ; 128          ; 0       ; 64        ; 0    ; 0            ; 47174 (0)     ; 9965 (0)          ; 15530 (0)        ; |fpga_top|nyuzi:nyuzi                                                                                                                                                                                                  ; work         ;
;       |core:core_gen[0].core|                                     ; 60529 (0)     ; 18215 (0)                 ; 0 (0)         ; 424175      ; 123  ; 128          ; 0       ; 64        ; 0    ; 0            ; 42291 (0)     ; 6310 (0)          ; 11928 (0)        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core                                                                                                                                                                            ; work         ;
;          |control_registers:control_registers|                    ; 538 (538)     ; 371 (371)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 167 (167)     ; 185 (185)         ; 186 (186)        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers                                                                                                                                        ; work         ;
;          |dcache_data_stage:dcache_data_stage|                    ; 1843 (1306)   ; 625 (111)                 ; 0 (0)         ; 131072      ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 992 (968)     ; 478 (63)          ; 373 (275)        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage                                                                                                                                        ; work         ;
;             |idx_to_oh:idx_to_oh_cache_lane|                      ; 16 (16)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|idx_to_oh:idx_to_oh_cache_lane                                                                                                         ; work         ;
;             |oh_to_idx:encode_hit_way|                            ; 2 (2)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|oh_to_idx:encode_hit_way                                                                                                               ; work         ;
;             |sram_1r1w:l1d_data|                                  ; 520 (518)     ; 514 (513)                 ; 0 (0)         ; 131072      ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)         ; 415 (415)         ; 99 (98)          ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data                                                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 2 (0)         ; 1 (0)                     ; 0 (0)         ; 131072      ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|altsyncram:data0                                                                                                    ; work         ;
;                   |altsyncram_eas:auto_generated|                 ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 131072      ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|altsyncram:data0|altsyncram_eas:auto_generated                                                                      ; work         ;
;          |dcache_tag_stage:dcache_tag_stage|                      ; 1639 (1581)   ; 866 (824)                 ; 0 (0)         ; 10432       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 770 (753)     ; 439 (424)         ; 430 (404)        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage                                                                                                                                          ; work         ;
;             |cache_lru:lru|                                       ; 22 (13)       ; 12 (7)                    ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (6)        ; 1 (1)             ; 11 (6)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru                                                                                                                            ; work         ;
;                |sram_1r1w:lru_data|                               ; 9 (8)         ; 5 (4)                     ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)         ; 0 (0)             ; 5 (4)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data                                                                                                         ; work         ;
;                   |altsyncram:data0|                              ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|altsyncram:data0                                                                                        ; work         ;
;                      |altsyncram_04s:auto_generated|              ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated                                                          ; work         ;
;             |sram_2r1w:way_tag_gen[0].sram_tags|                  ; 5 (3)         ; 3 (2)                     ; 0 (0)         ; 2560        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)         ; 0 (0)             ; 3 (2)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 2 (0)         ; 1 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data1                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated                                                        ; work         ;
;             |sram_2r1w:way_tag_gen[1].sram_tags|                  ; 4 (4)         ; 2 (2)                     ; 0 (0)         ; 2560        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)         ; 0 (0)             ; 2 (2)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated                                                        ; work         ;
;             |sram_2r1w:way_tag_gen[2].sram_tags|                  ; 5 (4)         ; 2 (2)                     ; 0 (0)         ; 2560        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 4 (3)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;                |altsyncram:data1|                                 ; 1 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data1                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated                                                        ; work         ;
;             |sram_2r1w:way_tag_gen[3].sram_tags|                  ; 25 (24)       ; 23 (22)                   ; 0 (0)         ; 2560        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)         ; 14 (14)           ; 9 (8)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;                |altsyncram:data1|                                 ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated                                                        ; work         ;
;          |fp_execute_stage1:fp_execute_stage1|                    ; 4128 (4127)   ; 1626 (1625)               ; 0 (0)         ; 384         ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2473 (2473)   ; 260 (260)         ; 1395 (1394)      ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1                                                                                                                                        ; work         ;
;             |altshift_taps:fx1_result_is_inf_rtl_0|               ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 384         ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0                                                                                                  ; work         ;
;                |shift_taps_28m:auto_generated|                    ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 384         ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated                                                                    ; work         ;
;                   |altsyncram_8h81:altsyncram2|                   ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 384         ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2                                        ; work         ;
;                   |cntr_4pf:cntr1|                                ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|cntr_4pf:cntr1                                                     ; work         ;
;          |fp_execute_stage2:fp_execute_stage2|                    ; 5488 (4744)   ; 1995 (1991)               ; 0 (0)         ; 672         ; 7    ; 128          ; 0       ; 64        ; 0    ; 0            ; 3324 (2687)   ; 413 (412)         ; 1751 (1645)      ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2                                                                                                                                        ; work         ;
;             |altshift_taps:fx2_mul_exponent_rtl_0|                ; 8 (0)         ; 4 (0)                     ; 0 (0)         ; 672         ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)         ; 1 (0)             ; 6 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0                                                                                                   ; work         ;
;                |shift_taps_t7m:auto_generated|                    ; 8 (3)         ; 4 (2)                     ; 0 (0)         ; 672         ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 1 (1)             ; 6 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_t7m:auto_generated                                                                     ; work         ;
;                   |altsyncram_5o31:altsyncram4|                   ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 672         ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_t7m:auto_generated|altsyncram_5o31:altsyncram4                                         ; work         ;
;                   |cntr_6pf:cntr1|                                ; 5 (5)         ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 5 (5)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_t7m:auto_generated|cntr_6pf:cntr1                                                      ; work         ;
;             |lpm_mult:Mult0|                                      ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 46 (0)        ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 46 (46)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult10|                                     ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 21 (0)        ; 0 (0)             ; 25 (0)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10                                                                                                                        ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 21 (21)       ; 0 (0)             ; 25 (25)          ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated                                                                                                ; work         ;
;             |lpm_mult:Mult11|                                     ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 46 (0)        ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11                                                                                                                        ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 46 (46)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated                                                                                                ; work         ;
;             |lpm_mult:Mult12|                                     ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 29 (0)        ; 0 (0)             ; 17 (0)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12                                                                                                                        ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 29 (29)       ; 0 (0)             ; 17 (17)          ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated                                                                                                ; work         ;
;             |lpm_mult:Mult13|                                     ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 46 (0)        ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13                                                                                                                        ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 46 (46)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated                                                                                                ; work         ;
;             |lpm_mult:Mult14|                                     ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 46 (0)        ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14                                                                                                                        ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 46 (46)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated                                                                                                ; work         ;
;             |lpm_mult:Mult15|                                     ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 21 (0)        ; 0 (0)             ; 25 (0)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15                                                                                                                        ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 21 (21)       ; 0 (0)             ; 25 (25)          ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated                                                                                                ; work         ;
;             |lpm_mult:Mult1|                                      ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 42 (0)        ; 0 (0)             ; 4 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 42 (42)       ; 0 (0)             ; 4 (4)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult2|                                      ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 45 (0)        ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 45 (45)       ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult3|                                      ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 44 (0)        ; 0 (0)             ; 2 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 44 (44)       ; 0 (0)             ; 2 (2)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult4|                                      ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 40 (0)        ; 0 (0)             ; 6 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 40 (40)       ; 0 (0)             ; 6 (6)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult5|                                      ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 46 (0)        ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 46 (46)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult6|                                      ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 45 (0)        ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 45 (45)       ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult7|                                      ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 36 (0)        ; 0 (0)             ; 10 (0)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 36 (36)       ; 0 (0)             ; 10 (10)          ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult8|                                      ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 39 (0)        ; 0 (0)             ; 7 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 39 (39)       ; 0 (0)             ; 7 (7)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult9|                                      ; 46 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 44 (0)        ; 0 (0)             ; 2 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 44 (44)       ; 0 (0)             ; 2 (2)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated                                                                                                 ; work         ;
;          |fp_execute_stage3:fp_execute_stage3|                    ; 1995 (1984)   ; 1565 (1559)               ; 0 (0)         ; 1647        ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 262 (257)     ; 686 (684)         ; 1047 (1043)      ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3                                                                                                                                        ; work         ;
;             |altshift_taps:fx3_instruction.has_dest_rtl_0|        ; 11 (0)        ; 6 (0)                     ; 0 (0)         ; 1647        ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)         ; 2 (0)             ; 4 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0                                                                                           ; work         ;
;                |shift_taps_9mm:auto_generated|                    ; 11 (4)        ; 6 (3)                     ; 0 (0)         ; 1647        ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (1)         ; 2 (2)             ; 4 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated                                                             ; work         ;
;                   |altsyncram_nc61:altsyncram4|                   ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1647        ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|altsyncram_nc61:altsyncram4                                 ; work         ;
;                   |cntr_6pf:cntr1|                                ; 5 (5)         ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)         ; 0 (0)             ; 2 (2)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|cntr_6pf:cntr1                                              ; work         ;
;                   |cntr_p8h:cntr5|                                ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|cntr_p8h:cntr5                                              ; work         ;
;          |fp_execute_stage4:fp_execute_stage4|                    ; 2443 (2443)   ; 1655 (1655)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 779 (779)     ; 661 (661)         ; 1003 (1003)      ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4                                                                                                                                        ; work         ;
;          |fp_execute_stage5:fp_execute_stage5|                    ; 7907 (7907)   ; 514 (514)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6281 (6281)   ; 92 (92)           ; 1534 (1534)      ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5                                                                                                                                        ; work         ;
;          |ifetch_data_stage:ifetch_data_stage|                    ; 841 (833)     ; 35 (33)                   ; 0 (0)         ; 131072      ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 779 (773)     ; 26 (26)           ; 36 (34)          ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage                                                                                                                                        ; work         ;
;             |oh_to_idx:oh_to_idx_hit_way|                         ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|oh_to_idx:oh_to_idx_hit_way                                                                                                            ; work         ;
;             |sram_1r1w:sram_l1i_data|                             ; 7 (6)         ; 2 (1)                     ; 0 (0)         ; 131072      ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)         ; 0 (0)             ; 2 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data                                                                                                                ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 131072      ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|altsyncram:data0                                                                                               ; work         ;
;                   |altsyncram_eas:auto_generated|                 ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 131072      ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|altsyncram:data0|altsyncram_eas:auto_generated                                                                 ; work         ;
;          |ifetch_tag_stage:ifetch_tag_stage|                      ; 707 (661)     ; 450 (429)                 ; 0 (0)         ; 5312        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 253 (231)     ; 12 (8)            ; 442 (422)        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage                                                                                                                                          ; work         ;
;             |arbiter:arbiter_thread_select|                       ; 13 (13)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)         ; 0 (0)             ; 4 (4)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|arbiter:arbiter_thread_select                                                                                                            ; work         ;
;             |cache_lru:cache_lru|                                 ; 26 (17)       ; 12 (7)                    ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (7)        ; 4 (4)             ; 11 (6)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru                                                                                                                      ; work         ;
;                |sram_1r1w:lru_data|                               ; 9 (8)         ; 5 (4)                     ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)         ; 0 (0)             ; 5 (4)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data                                                                                                   ; work         ;
;                   |altsyncram:data0|                              ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0                                                                                  ; work         ;
;                      |altsyncram_04s:auto_generated|              ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated                                                    ; work         ;
;             |oh_to_idx:oh_to_idx_selected_thread|                 ; 2 (2)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|oh_to_idx:oh_to_idx_selected_thread                                                                                                      ; work         ;
;             |sram_1r1w:way_tag_gen[0].sram_tags|                  ; 2 (1)         ; 2 (1)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 2 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;             |sram_1r1w:way_tag_gen[1].sram_tags|                  ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;             |sram_1r1w:way_tag_gen[2].sram_tags|                  ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;             |sram_1r1w:way_tag_gen[3].sram_tags|                  ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;          |instruction_decode_stage:instruction_decode_stage|      ; 233 (233)     ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (120)     ; 37 (37)           ; 76 (76)          ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage                                                                                                                          ; work         ;
;          |int_execute_stage:int_execute_stage|                    ; 20366 (19907) ; 583 (583)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19699 (19240) ; 48 (48)           ; 619 (619)        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage                                                                                                                                        ; work         ;
;             |reciprocal_rom:lane_alu_gen[0].rom|                  ; 29 (29)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[0].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[10].rom|                 ; 28 (28)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[10].rom                                                                                                    ; work         ;
;             |reciprocal_rom:lane_alu_gen[11].rom|                 ; 29 (29)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[11].rom                                                                                                    ; work         ;
;             |reciprocal_rom:lane_alu_gen[12].rom|                 ; 29 (29)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[12].rom                                                                                                    ; work         ;
;             |reciprocal_rom:lane_alu_gen[13].rom|                 ; 28 (28)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[13].rom                                                                                                    ; work         ;
;             |reciprocal_rom:lane_alu_gen[14].rom|                 ; 29 (29)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[14].rom                                                                                                    ; work         ;
;             |reciprocal_rom:lane_alu_gen[15].rom|                 ; 28 (28)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[15].rom                                                                                                    ; work         ;
;             |reciprocal_rom:lane_alu_gen[1].rom|                  ; 29 (29)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[1].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[2].rom|                  ; 29 (29)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[2].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[3].rom|                  ; 29 (29)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[3].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[4].rom|                  ; 29 (29)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[4].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[5].rom|                  ; 28 (28)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[5].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[6].rom|                  ; 29 (29)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[6].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[7].rom|                  ; 28 (28)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[7].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[8].rom|                  ; 29 (29)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[8].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[9].rom|                  ; 29 (29)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[9].rom                                                                                                     ; work         ;
;          |io_request_queue:io_request_queue|                      ; 372 (356)     ; 241 (237)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (105)     ; 33 (33)           ; 222 (220)        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue                                                                                                                                          ; work         ;
;             |arbiter:arbiter_send|                                ; 15 (15)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)       ; 0 (0)             ; 4 (4)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|arbiter:arbiter_send                                                                                                                     ; work         ;
;             |oh_to_idx:oh_to_idx_send_thread|                     ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|oh_to_idx:oh_to_idx_send_thread                                                                                                          ; work         ;
;          |l2_cache_interface:l2_cache_interface|                  ; 4367 (178)    ; 3341 (47)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1020 (126)    ; 1557 (33)         ; 1790 (18)        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface                                                                                                                                      ; work         ;
;             |idx_to_oh:idx_to_oh_dfill_way|                       ; 4 (4)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way                                                                                                        ; work         ;
;             |l1_load_miss_queue:l1_load_miss_queue_dcache|        ; 230 (214)     ; 136 (132)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (80)       ; 72 (72)           ; 65 (64)          ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache                                                                                         ; work         ;
;                |arbiter:arbiter_send|                             ; 15 (15)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)       ; 0 (0)             ; 4 (4)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|arbiter:arbiter_send                                                                    ; work         ;
;                |oh_to_idx:oh_to_idx_send_grant|                   ; 2 (2)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|oh_to_idx:oh_to_idx_send_grant                                                          ; work         ;
;             |l1_load_miss_queue:l1_load_miss_queue_icache|        ; 218 (200)     ; 132 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (70)       ; 40 (40)           ; 92 (90)          ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache                                                                                         ; work         ;
;                |arbiter:arbiter_send|                             ; 14 (14)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)       ; 0 (0)             ; 4 (4)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|arbiter:arbiter_send                                                                    ; work         ;
;                |idx_to_oh:idx_to_oh_miss_thread|                  ; 4 (4)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|idx_to_oh:idx_to_oh_miss_thread                                                         ; work         ;
;                |oh_to_idx:oh_to_idx_send_grant|                   ; 2 (2)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|oh_to_idx:oh_to_idx_send_grant                                                          ; work         ;
;             |l1_store_queue:l1_store_queue|                       ; 3739 (3724)   ; 3026 (3022)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 711 (699)     ; 1412 (1412)       ; 1616 (1613)      ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue                                                                                                        ; work         ;
;                |arbiter:arbiter_send|                             ; 15 (15)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)       ; 0 (0)             ; 4 (4)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|arbiter:arbiter_send                                                                                   ; work         ;
;                |oh_to_idx:oh_to_idx_send_grant|                   ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|oh_to_idx:oh_to_idx_send_grant                                                                         ; work         ;
;          |operand_fetch_stage:operand_fetch_stage|                ; 2467 (2463)   ; 1814 (1810)               ; 0 (0)         ; 139264      ; 34   ; 0            ; 0       ; 0         ; 0    ; 0            ; 641 (641)     ; 801 (801)         ; 1025 (1021)      ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage                                                                                                                                    ; work         ;
;             |sram_2r1w:scalar_registers|                          ; 2 (0)         ; 2 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 2 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers                                                                                                         ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data0                                                                                        ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data0|altsyncram_67s:auto_generated                                                          ; work         ;
;                |altsyncram:data1|                                 ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data1                                                                                        ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data1|altsyncram_67s:auto_generated                                                          ; work         ;
;             |sram_2r1w:vector_lane_gen[0].vector_registers|       ; 2 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 2 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 1 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[10].vector_registers|      ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data0                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                      ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data1                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                      ; work         ;
;             |sram_2r1w:vector_lane_gen[11].vector_registers|      ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data0                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                      ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data1                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                      ; work         ;
;             |sram_2r1w:vector_lane_gen[12].vector_registers|      ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data0                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                      ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data1                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                      ; work         ;
;             |sram_2r1w:vector_lane_gen[13].vector_registers|      ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data0                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                      ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data1                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                      ; work         ;
;             |sram_2r1w:vector_lane_gen[14].vector_registers|      ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data0                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                      ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data1                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                      ; work         ;
;             |sram_2r1w:vector_lane_gen[15].vector_registers|      ; 2 (0)         ; 2 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 2 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                      ; work         ;
;                |altsyncram:data1|                                 ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                      ; work         ;
;             |sram_2r1w:vector_lane_gen[1].vector_registers|       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[2].vector_registers|       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[3].vector_registers|       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[4].vector_registers|       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[5].vector_registers|       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[6].vector_registers|       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[7].vector_registers|       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[8].vector_registers|       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[9].vector_registers|       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;          |thread_select_stage:thread_select_stage|                ; 4392 (4240)   ; 1886 (1810)               ; 0 (0)         ; 4320        ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2503 (2428)   ; 582 (581)         ; 1307 (1232)      ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage                                                                                                                                    ; work         ;
;             |arbiter:thread_select_arbiter|                       ; 13 (13)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)         ; 1 (1)             ; 3 (3)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter                                                                                                      ; work         ;
;             |oh_to_idx:thread_oh_to_idx|                          ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|oh_to_idx:thread_oh_to_idx                                                                                                         ; work         ;
;             |sync_fifo:thread_logic_gen[0].instruction_fifo|      ; 36 (0)        ; 18 (0)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)        ; 0 (0)             ; 18 (0)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo                                                                                     ; work         ;
;                |scfifo:scfifo|                                    ; 36 (0)        ; 18 (0)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)        ; 0 (0)             ; 18 (0)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo                                                                       ; work         ;
;                   |scfifo_qhu:auto_generated|                     ; 36 (2)        ; 18 (1)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (1)        ; 0 (0)             ; 18 (1)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated                                             ; work         ;
;                      |a_dpfifo_art:dpfifo|                        ; 34 (23)       ; 17 (9)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (14)       ; 0 (0)             ; 17 (9)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo                         ; work         ;
;                         |altsyncram_7e81:FIFOram|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram ; work         ;
;                         |cntr_ao7:usedw_counter|                  ; 4 (4)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 3 (3)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_ao7:usedw_counter  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                     ; 3 (3)         ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 2 (2)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_tnb:rd_ptr_msb     ; work         ;
;                         |cntr_unb:wr_ptr|                         ; 4 (4)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 3 (3)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_unb:wr_ptr         ; work         ;
;             |sync_fifo:thread_logic_gen[1].instruction_fifo|      ; 34 (0)        ; 18 (0)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)        ; 0 (0)             ; 18 (0)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo                                                                                     ; work         ;
;                |scfifo:scfifo|                                    ; 34 (0)        ; 18 (0)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)        ; 0 (0)             ; 18 (0)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo                                                                       ; work         ;
;                   |scfifo_qhu:auto_generated|                     ; 34 (2)        ; 18 (1)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (1)        ; 0 (0)             ; 18 (1)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated                                             ; work         ;
;                      |a_dpfifo_art:dpfifo|                        ; 32 (21)       ; 17 (9)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (12)       ; 0 (0)             ; 17 (9)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo                         ; work         ;
;                         |altsyncram_7e81:FIFOram|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram ; work         ;
;                         |cntr_ao7:usedw_counter|                  ; 4 (4)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 3 (3)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_ao7:usedw_counter  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                     ; 3 (3)         ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 2 (2)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_tnb:rd_ptr_msb     ; work         ;
;                         |cntr_unb:wr_ptr|                         ; 4 (4)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 3 (3)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_unb:wr_ptr         ; work         ;
;             |sync_fifo:thread_logic_gen[2].instruction_fifo|      ; 34 (0)        ; 18 (0)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)        ; 0 (0)             ; 18 (0)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo                                                                                     ; work         ;
;                |scfifo:scfifo|                                    ; 34 (0)        ; 18 (0)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)        ; 0 (0)             ; 18 (0)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo                                                                       ; work         ;
;                   |scfifo_qhu:auto_generated|                     ; 34 (2)        ; 18 (1)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (1)        ; 0 (0)             ; 18 (1)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated                                             ; work         ;
;                      |a_dpfifo_art:dpfifo|                        ; 32 (21)       ; 17 (9)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (12)       ; 0 (0)             ; 17 (9)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo                         ; work         ;
;                         |altsyncram_7e81:FIFOram|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram ; work         ;
;                         |cntr_ao7:usedw_counter|                  ; 4 (4)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 3 (3)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_ao7:usedw_counter  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                     ; 3 (3)         ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 2 (2)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_tnb:rd_ptr_msb     ; work         ;
;                         |cntr_unb:wr_ptr|                         ; 4 (4)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 3 (3)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_unb:wr_ptr         ; work         ;
;             |sync_fifo:thread_logic_gen[3].instruction_fifo|      ; 34 (0)        ; 18 (0)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)        ; 0 (0)             ; 19 (0)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo                                                                                     ; work         ;
;                |scfifo:scfifo|                                    ; 34 (0)        ; 18 (0)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)        ; 0 (0)             ; 19 (0)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo                                                                       ; work         ;
;                   |scfifo_qhu:auto_generated|                     ; 34 (2)        ; 18 (1)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (1)        ; 0 (0)             ; 19 (1)           ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated                                             ; work         ;
;                      |a_dpfifo_art:dpfifo|                        ; 32 (21)       ; 17 (9)                    ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (11)       ; 0 (0)             ; 18 (10)          ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo                         ; work         ;
;                         |altsyncram_7e81:FIFOram|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1080        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram ; work         ;
;                         |cntr_ao7:usedw_counter|                  ; 4 (4)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 3 (3)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_ao7:usedw_counter  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                     ; 3 (3)         ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 2 (2)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_tnb:rd_ptr_msb     ; work         ;
;                         |cntr_unb:wr_ptr|                         ; 4 (4)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 3 (3)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_unb:wr_ptr         ; work         ;
;          |writeback_stage:writeback_stage|                        ; 2810 (2794)   ; 538 (538)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2111 (2095)   ; 0 (0)             ; 699 (699)        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage                                                                                                                                            ; work         ;
;             |idx_to_oh:convert_dd_lane|                           ; 16 (16)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|idx_to_oh:convert_dd_lane                                                                                                                  ; work         ;
;       |io_arbiter:io_arbiter|                                     ; 15 (15)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 13 (13)           ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|io_arbiter:io_arbiter                                                                                                                                                                            ; work         ;
;       |l2_cache:l2_cache|                                         ; 12395 (0)     ; 7251 (0)                  ; 0 (0)         ; 1098472     ; 177  ; 0            ; 0       ; 0         ; 0    ; 0            ; 4882 (0)      ; 3642 (0)          ; 3871 (0)         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache                                                                                                                                                                                ; work         ;
;          |l2_axi_bus_interface:l2_axi_bus_interface|              ; 1664 (967)    ; 1092 (608)                ; 0 (0)         ; 9192        ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 568 (358)     ; 725 (541)         ; 371 (67)         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface                                                                                                                                      ; work         ;
;             |l2_cache_pending_miss_cam:l2_cache_pending_miss_cam| ; 641 (97)      ; 448 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 190 (79)      ; 183 (0)           ; 268 (19)         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam                                                                                  ; work         ;
;                |cam:cam_pending_miss|                             ; 522 (511)     ; 432 (432)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (78)       ; 183 (183)         ; 250 (250)        ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss                                                             ; work         ;
;                   |oh_to_idx:oh_to_idx_hit|                       ; 11 (11)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|oh_to_idx:oh_to_idx_hit                                     ; work         ;
;                |oh_to_idx:oh_to_idx_next_empty|                   ; 22 (22)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)       ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|oh_to_idx:oh_to_idx_next_empty                                                   ; work         ;
;             |sync_fifo:sync_fifo_pending_load|                    ; 28 (0)        ; 18 (0)                    ; 0 (0)         ; 4888        ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)        ; 0 (0)             ; 18 (0)           ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load                                                                                                     ; work         ;
;                |scfifo:scfifo|                                    ; 28 (0)        ; 18 (0)                    ; 0 (0)         ; 4888        ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)        ; 0 (0)             ; 18 (0)           ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo                                                                                       ; work         ;
;                   |scfifo_uhu:auto_generated|                     ; 28 (4)        ; 18 (1)                    ; 0 (0)         ; 4888        ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (2)        ; 0 (0)             ; 18 (2)           ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated                                                             ; work         ;
;                      |a_dpfifo_frt:dpfifo|                        ; 25 (17)       ; 17 (9)                    ; 0 (0)         ; 4888        ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)         ; 0 (0)             ; 17 (9)           ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo                                         ; work         ;
;                         |altsyncram_he81:FIFOram|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4888        ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram                 ; work         ;
;                         |cntr_ao7:usedw_counter|                  ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 3 (3)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|cntr_ao7:usedw_counter                  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                     ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 2 (2)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|cntr_tnb:rd_ptr_msb                     ; work         ;
;                         |cntr_unb:wr_ptr|                         ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 3 (3)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|cntr_unb:wr_ptr                         ; work         ;
;             |sync_fifo:sync_fifo_pending_writeback|               ; 29 (0)        ; 18 (0)                    ; 0 (0)         ; 4304        ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)        ; 1 (0)             ; 18 (0)           ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback                                                                                                ; work         ;
;                |scfifo:scfifo|                                    ; 29 (0)        ; 18 (0)                    ; 0 (0)         ; 4304        ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)        ; 1 (0)             ; 18 (0)           ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo                                                                                  ; work         ;
;                   |scfifo_0iu:auto_generated|                     ; 29 (4)        ; 18 (1)                    ; 0 (0)         ; 4304        ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (2)        ; 1 (0)             ; 18 (2)           ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated                                                        ; work         ;
;                      |a_dpfifo_hrt:dpfifo|                        ; 25 (17)       ; 17 (9)                    ; 0 (0)         ; 4304        ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)         ; 1 (1)             ; 16 (8)           ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo                                    ; work         ;
;                         |altsyncram_le81:FIFOram|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4304        ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|altsyncram_le81:FIFOram            ; work         ;
;                         |cntr_ao7:usedw_counter|                  ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 3 (3)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|cntr_ao7:usedw_counter             ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                     ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 2 (2)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|cntr_tnb:rd_ptr_msb                ; work         ;
;                         |cntr_unb:wr_ptr|                         ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 3 (3)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|cntr_unb:wr_ptr                    ; work         ;
;          |l2_cache_arb:l2_cache_arb|                              ; 2492 (2492)   ; 1123 (1123)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1118 (1118)   ; 1071 (1071)       ; 303 (303)        ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb                                                                                                                                                      ; work         ;
;          |l2_cache_read:l2_cache_read|                            ; 2198 (1602)   ; 1777 (1263)               ; 0 (0)         ; 1048576     ; 128  ; 0            ; 0       ; 0         ; 0    ; 0            ; 385 (338)     ; 793 (773)         ; 1020 (491)       ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read                                                                                                                                                    ; work         ;
;             |oh_to_idx:oh_to_idx_hit_way|                         ; 2 (2)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|oh_to_idx:oh_to_idx_hit_way                                                                                                                        ; work         ;
;             |sram_1r1w:sram_l2_data|                              ; 595 (593)     ; 514 (513)                 ; 0 (0)         ; 1048576     ; 128  ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (44)       ; 20 (20)           ; 530 (529)        ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data                                                                                                                             ; work         ;
;                |altsyncram:data0|                                 ; 2 (0)         ; 1 (0)                     ; 0 (0)         ; 1048576     ; 128  ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0                                                                                                            ; work         ;
;                   |altsyncram_2ds:auto_generated|                 ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 1048576     ; 128  ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0|altsyncram_2ds:auto_generated                                                                              ; work         ;
;          |l2_cache_tag:l2_cache_tag|                              ; 5032 (4822)   ; 3224 (3179)               ; 0 (0)         ; 40704       ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1804 (1641)   ; 1052 (1037)       ; 2176 (2141)      ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag                                                                                                                                                      ; work         ;
;             |cache_lru:cache_lru|                                 ; 23 (7)        ; 9 (0)                     ; 0 (0)         ; 1792        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (5)        ; 0 (0)             ; 11 (8)           ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru                                                                                                                                  ; work         ;
;                |sram_1r1w:lru_data|                               ; 16 (15)       ; 9 (8)                     ; 0 (0)         ; 1792        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)         ; 0 (0)             ; 9 (8)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data                                                                                                               ; work         ;
;                   |altsyncram:data0|                              ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 1792        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0                                                                                              ; work         ;
;                      |altsyncram_c4s:auto_generated|              ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 1792        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_c4s:auto_generated                                                                ; work         ;
;             |sram_1r1w:way_tags_gen[0].sram_dirty_flags|          ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[0].sram_tags|                 ; 20 (19)       ; 1 (1)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)       ; 0 (0)             ; 2 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[1].sram_dirty_flags|          ; 7 (7)         ; 1 (1)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[1].sram_tags|                 ; 19 (19)       ; 1 (1)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)       ; 0 (0)             ; 2 (2)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[2].sram_dirty_flags|          ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[2].sram_tags|                 ; 19 (19)       ; 1 (1)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)       ; 0 (0)             ; 6 (6)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[3].sram_dirty_flags|          ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[3].sram_tags|                 ; 19 (19)       ; 1 (1)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)       ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[4].sram_dirty_flags|          ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[4].sram_tags|                 ; 19 (19)       ; 1 (1)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)       ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[5].sram_dirty_flags|          ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[5].sram_tags|                 ; 19 (19)       ; 1 (1)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)       ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[6].sram_dirty_flags|          ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[6].sram_tags|                 ; 19 (19)       ; 1 (1)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)       ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[7].sram_dirty_flags|          ; 4 (3)         ; 3 (2)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 3 (2)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 1 (1)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[7].sram_tags|                 ; 37 (37)       ; 19 (19)                   ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)       ; 15 (15)           ; 4 (4)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;          |l2_cache_update:l2_cache_update|                        ; 1577 (1577)   ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1007 (1007)   ; 1 (1)             ; 569 (569)        ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update                                                                                                                                                ; work         ;
;    |ps2_controller:ps2_controller|                                ; 64 (25)       ; 45 (17)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (8)        ; 14 (11)           ; 31 (7)           ; |fpga_top|ps2_controller:ps2_controller                                                                                                                                                                                ; work         ;
;       |sync_fifo:input_fifo|                                      ; 33 (0)        ; 22 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)        ; 0 (0)             ; 22 (0)           ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo                                                                                                                                                           ; work         ;
;          |scfifo:scfifo|                                          ; 33 (0)        ; 22 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)        ; 0 (0)             ; 22 (0)           ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo                                                                                                                                             ; work         ;
;             |scfifo_rhu:auto_generated|                           ; 33 (3)        ; 22 (1)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (2)        ; 0 (0)             ; 22 (1)           ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated                                                                                                                   ; work         ;
;                |a_dpfifo_ppt:dpfifo|                              ; 30 (19)       ; 21 (10)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)         ; 0 (0)             ; 21 (10)          ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo                                                                                               ; work         ;
;                   |altsyncram_5b81:FIFOram|                       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|altsyncram_5b81:FIFOram                                                                       ; work         ;
;                   |cntr_bo7:usedw_counter|                        ; 4 (4)         ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 4 (4)            ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|cntr_bo7:usedw_counter                                                                        ; work         ;
;                   |cntr_unb:rd_ptr_msb|                           ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 3 (3)            ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|cntr_unb:rd_ptr_msb                                                                           ; work         ;
;                   |cntr_vnb:wr_ptr|                               ; 4 (4)         ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 4 (4)            ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|cntr_vnb:wr_ptr                                                                               ; work         ;
;       |synchronizer:input_synchronizer|                           ; 6 (6)         ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 3 (3)             ; 3 (3)            ; |fpga_top|ps2_controller:ps2_controller|synchronizer:input_synchronizer                                                                                                                                                ; work         ;
;    |sdram_controller:sdram_controller|                            ; 435 (382)     ; 204 (170)                 ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 230 (211)     ; 40 (37)           ; 165 (134)        ; |fpga_top|sdram_controller:sdram_controller                                                                                                                                                                            ; work         ;
;       |sync_fifo:load_fifo|                                       ; 26 (0)        ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)         ; 2 (0)             ; 15 (0)           ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo                                                                                                                                                        ; work         ;
;          |scfifo:scfifo|                                          ; 26 (0)        ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)         ; 2 (0)             ; 15 (0)           ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo                                                                                                                                          ; work         ;
;             |scfifo_9gu:auto_generated|                           ; 26 (0)        ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)         ; 2 (0)             ; 15 (0)           ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated                                                                                                                ; work         ;
;                |a_dpfifo_mpt:dpfifo|                              ; 26 (18)       ; 17 (9)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)         ; 2 (2)             ; 15 (7)           ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo                                                                                            ; work         ;
;                   |altsyncram_va81:FIFOram|                       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram                                                                    ; work         ;
;                   |cntr_ao7:usedw_counter|                        ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 3 (3)            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|cntr_ao7:usedw_counter                                                                     ; work         ;
;                   |cntr_tnb:rd_ptr_msb|                           ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 2 (2)            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|cntr_tnb:rd_ptr_msb                                                                        ; work         ;
;                   |cntr_unb:wr_ptr|                               ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 3 (3)            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|cntr_unb:wr_ptr                                                                            ; work         ;
;       |sync_fifo:store_fifo|                                      ; 27 (0)        ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)        ; 1 (0)             ; 16 (0)           ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo                                                                                                                                                       ; work         ;
;          |scfifo:scfifo|                                          ; 27 (0)        ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)        ; 1 (0)             ; 16 (0)           ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo                                                                                                                                         ; work         ;
;             |scfifo_9gu:auto_generated|                           ; 27 (0)        ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)        ; 1 (0)             ; 16 (0)           ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated                                                                                                               ; work         ;
;                |a_dpfifo_mpt:dpfifo|                              ; 27 (19)       ; 17 (9)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)       ; 1 (1)             ; 16 (8)           ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo                                                                                           ; work         ;
;                   |altsyncram_va81:FIFOram|                       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram                                                                   ; work         ;
;                   |cntr_ao7:usedw_counter|                        ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 3 (3)            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|cntr_ao7:usedw_counter                                                                    ; work         ;
;                   |cntr_tnb:rd_ptr_msb|                           ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 2 (2)            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|cntr_tnb:rd_ptr_msb                                                                       ; work         ;
;                   |cntr_unb:wr_ptr|                               ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 3 (3)            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|cntr_unb:wr_ptr                                                                           ; work         ;
;    |synchronizer:reset_synchronizer|                              ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 1 (1)             ; 2 (2)            ; |fpga_top|synchronizer:reset_synchronizer                                                                                                                                                                              ; work         ;
;    |uart:uart|                                                    ; 143 (1)       ; 94 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (1)        ; 12 (0)            ; 83 (0)           ; |fpga_top|uart:uart                                                                                                                                                                                                    ; work         ;
;       |sync_fifo:rx_fifo|                                         ; 28 (0)        ; 17 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)        ; 1 (0)             ; 16 (0)           ; |fpga_top|uart:uart|sync_fifo:rx_fifo                                                                                                                                                                                  ; work         ;
;          |scfifo:scfifo|                                          ; 28 (0)        ; 17 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)        ; 1 (0)             ; 16 (0)           ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo                                                                                                                                                                    ; work         ;
;             |scfifo_seu:auto_generated|                           ; 28 (0)        ; 17 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)        ; 1 (0)             ; 16 (0)           ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated                                                                                                                                          ; work         ;
;                |a_dpfifo_9ot:dpfifo|                              ; 28 (20)       ; 17 (9)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)       ; 1 (1)             ; 16 (8)           ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo                                                                                                                      ; work         ;
;                   |altsyncram_5881:FIFOram|                       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|altsyncram_5881:FIFOram                                                                                              ; work         ;
;                   |cntr_ao7:usedw_counter|                        ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 3 (3)            ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|cntr_ao7:usedw_counter                                                                                               ; work         ;
;                   |cntr_tnb:rd_ptr_msb|                           ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 2 (2)            ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                  ; work         ;
;                   |cntr_unb:wr_ptr|                               ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 3 (3)            ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|cntr_unb:wr_ptr                                                                                                      ; work         ;
;       |uart_receive:uart_receive|                                 ; 51 (47)       ; 31 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)       ; 10 (7)            ; 22 (21)          ; |fpga_top|uart:uart|uart_receive:uart_receive                                                                                                                                                                          ; work         ;
;          |synchronizer:rx_synchronizer|                           ; 4 (4)         ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 3 (3)             ; 1 (1)            ; |fpga_top|uart:uart|uart_receive:uart_receive|synchronizer:rx_synchronizer                                                                                                                                             ; work         ;
;       |uart_transmit:uart_transmit|                               ; 63 (63)       ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)       ; 1 (1)             ; 45 (45)          ; |fpga_top|uart:uart|uart_transmit:uart_transmit                                                                                                                                                                        ; work         ;
;    |vga_controller:vga_controller|                                ; 240 (125)     ; 145 (84)                  ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (37)       ; 20 (19)           ; 129 (69)         ; |fpga_top|vga_controller:vga_controller                                                                                                                                                                                ; work         ;
;       |sync_fifo:pixel_fifo|                                      ; 60 (0)        ; 34 (0)                    ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)        ; 1 (0)             ; 33 (0)           ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo                                                                                                                                                           ; work         ;
;          |scfifo:scfifo|                                          ; 60 (0)        ; 34 (0)                    ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)        ; 1 (0)             ; 33 (0)           ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo                                                                                                                                             ; work         ;
;             |scfifo_bou:auto_generated|                           ; 60 (4)        ; 34 (1)                    ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (3)        ; 1 (0)             ; 33 (1)           ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated                                                                                                                   ; work         ;
;                |a_dpfifo_tst:dpfifo|                              ; 56 (33)       ; 33 (13)                   ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (20)       ; 1 (1)             ; 32 (12)          ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo                                                                                               ; work         ;
;                   |altsyncram_dh81:FIFOram|                       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)         ; 0 (0)             ; 0 (0)            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram                                                                       ; work         ;
;                   |cntr_1ob:rd_ptr_msb|                           ; 7 (7)         ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 6 (6)            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cntr_1ob:rd_ptr_msb                                                                           ; work         ;
;                   |cntr_2ob:wr_ptr|                               ; 8 (8)         ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 7 (7)            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cntr_2ob:wr_ptr                                                                               ; work         ;
;                   |cntr_eo7:usedw_counter|                        ; 8 (8)         ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)         ; 0 (0)             ; 7 (7)            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cntr_eo7:usedw_counter                                                                        ; work         ;
;       |vga_timing_generator:timing_generator|                     ; 55 (55)       ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)       ; 0 (0)             ; 27 (27)          ; |fpga_top|vga_controller:vga_controller|vga_timing_generator:timing_generator                                                                                                                                          ; work         ;
+-------------------------------------------------------------------+---------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+---------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; red_led[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[16]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; red_led[17]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; green_led[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; green_led[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; green_led[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; green_led[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; green_led[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; green_led[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; green_led[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; green_led[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; green_led[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex0[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex0[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex0[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex0[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex0[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex0[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex0[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex1[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex1[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex1[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex1[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex1[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex1[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex1[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex2[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex2[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex2[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex2[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex2[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex2[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex2[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex3[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex3[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex3[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex3[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex3[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex3[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hex3[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_dqm[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_dqm[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_r[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_r[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_r[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_r[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_r[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_r[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_r[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_r[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_g[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_g[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_g[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_g[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_g[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_g[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_g[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_g[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_b[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_b[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_b[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_b[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_b[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_b[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_b[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_b[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_clk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_blank_n   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_hs        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_vs        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_sync_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_clk        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dram_dq[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[3]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[5]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[6]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dram_dq[7]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dram_dq[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[9]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dram_dq[10]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dram_dq[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[12]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dram_dq[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[14]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dram_dq[15]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dram_dq[16]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[17]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dram_dq[18]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[19]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dram_dq[20]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[21]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[22]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dram_dq[23]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[24]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[25]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dram_dq[26]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dram_dq[27]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[28]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[29]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[30]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dram_dq[31]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_cmd        ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sd_dat[0]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sd_dat[1]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sd_dat[2]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_dat[3]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ps2_clk       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ps2_data      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk50         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset_btn     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; uart_rx       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; dram_dq[0]                                                                                                                                                    ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[1]                                                                                                                                                    ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[2]                                                                                                                                                    ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[3]                                                                                                                                                    ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[4]                                                                                                                                                    ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[5]                                                                                                                                                    ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[6]                                                                                                                                                    ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 1                 ; 6       ;
; dram_dq[7]                                                                                                                                                    ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 1                 ; 6       ;
; dram_dq[8]                                                                                                                                                    ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[9]                                                                                                                                                    ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 1                 ; 6       ;
; dram_dq[10]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 1                 ; 6       ;
; dram_dq[11]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[12]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 1                 ; 6       ;
; dram_dq[13]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[14]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 1                 ; 6       ;
; dram_dq[15]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 1                 ; 6       ;
; dram_dq[16]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[17]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 1                 ; 6       ;
; dram_dq[18]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[19]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 1                 ; 6       ;
; dram_dq[20]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[21]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[22]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 1                 ; 6       ;
; dram_dq[23]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[24]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[25]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 1                 ; 6       ;
; dram_dq[26]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 1                 ; 6       ;
; dram_dq[27]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[28]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[29]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[30]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; dram_dq[31]                                                                                                                                                   ;                   ;         ;
;      - sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; sd_cmd                                                                                                                                                        ;                   ;         ;
;      - io_read_data[4]~2                                                                                                                                      ; 1                 ; 6       ;
; sd_dat[0]                                                                                                                                                     ;                   ;         ;
;      - Selector31~2                                                                                                                                           ; 1                 ; 6       ;
; sd_dat[1]                                                                                                                                                     ;                   ;         ;
;      - Selector30~2                                                                                                                                           ; 1                 ; 6       ;
; sd_dat[2]                                                                                                                                                     ;                   ;         ;
;      - io_read_data[2]~0                                                                                                                                      ; 0                 ; 6       ;
; sd_dat[3]                                                                                                                                                     ;                   ;         ;
;      - io_read_data[3]~1                                                                                                                                      ; 1                 ; 6       ;
; ps2_clk                                                                                                                                                       ;                   ;         ;
;      - ps2_controller:ps2_controller|synchronizer:input_synchronizer|sync0[1]~0                                                                               ; 0                 ; 6       ;
; ps2_data                                                                                                                                                      ;                   ;         ;
;      - ps2_controller:ps2_controller|synchronizer:input_synchronizer|sync0[0]~1                                                                               ; 0                 ; 6       ;
; clk50                                                                                                                                                         ;                   ;         ;
; reset_btn                                                                                                                                                     ;                   ;         ;
;      - synchronizer:reset_synchronizer|sync0[0]~0                                                                                                             ; 1                 ; 6       ;
; uart_rx                                                                                                                                                       ;                   ;         ;
;      - uart:uart|uart_receive:uart_receive|synchronizer:rx_synchronizer|sync0[0]~0                                                                            ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                            ; Location            ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; axi_interconnect:axi_interconnect|Equal0~0                                                                                                                                                                      ; LCCOMB_X4_Y30_N0    ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|axi_bus_s0.s_awready~0                                                                                                                                                        ; LCCOMB_X4_Y30_N30   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|read_burst_length[2]~11                                                                                                                                                       ; LCCOMB_X4_Y29_N28   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|read_selected_master~0                                                                                                                                                        ; LCCOMB_X1_Y18_N16   ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|read_state.STATE_ACTIVE_BURST                                                                                                                                                 ; FF_X3_Y29_N19       ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|read_state.STATE_ARBITRATE                                                                                                                                                    ; FF_X4_Y29_N19       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|read_state~10                                                                                                                                                                 ; LCCOMB_X3_Y29_N6    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|read_state~11                                                                                                                                                                 ; LCCOMB_X4_Y29_N24   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|read_state~16                                                                                                                                                                 ; LCCOMB_X4_Y29_N12   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|write_burst_address[12]~1                                                                                                                                                     ; LCCOMB_X3_Y30_N4    ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|write_burst_length[7]~10                                                                                                                                                      ; LCCOMB_X3_Y30_N2    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; clk50                                                                                                                                                                                                           ; PIN_Y2              ; 26479   ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; fb_base_update_en                                                                                                                                                                                               ; LCCOMB_X2_Y10_N18   ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_controller:gpio_controller|direction[0]                                                                                                                                                                    ; FF_X48_Y12_N27      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; gpio_controller:gpio_controller|direction[1]                                                                                                                                                                    ; FF_X48_Y12_N17      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; gpio_controller:gpio_controller|direction[2]                                                                                                                                                                    ; FF_X48_Y12_N15      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; gpio_controller:gpio_controller|direction[3]                                                                                                                                                                    ; FF_X48_Y12_N13      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; gpio_controller:gpio_controller|direction[4]                                                                                                                                                                    ; FF_X48_Y12_N25      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; gpio_controller:gpio_controller|direction[5]                                                                                                                                                                    ; FF_X14_Y13_N29      ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; gpio_controller:gpio_controller|direction[5]~0                                                                                                                                                                  ; LCCOMB_X5_Y14_N12   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_controller:gpio_controller|output_value[5]~0                                                                                                                                                               ; LCCOMB_X5_Y14_N2    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; green_led[0]~0                                                                                                                                                                                                  ; LCCOMB_X9_Y14_N30   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hex0[0]~0                                                                                                                                                                                                       ; LCCOMB_X5_Y10_N28   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hex1[0]~1                                                                                                                                                                                                       ; LCCOMB_X6_Y14_N2    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hex2[0]~0                                                                                                                                                                                                       ; LCCOMB_X9_Y14_N24   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hex3[0]~1                                                                                                                                                                                                       ; LCCOMB_X9_Y14_N6    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; io_read_data[2]~8                                                                                                                                                                                               ; LCCOMB_X6_Y14_N16   ; 4       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; io_read_data~9                                                                                                                                                                                                  ; LCCOMB_X6_Y14_N14   ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_creg_read_val[23]~0                                                                                                                    ; LCCOMB_X34_Y9_N4    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[0][0]~2                                                                                                                   ; LCCOMB_X45_Y4_N18   ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[1][0]~1                                                                                                                   ; LCCOMB_X45_Y1_N12   ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[2][0]~0                                                                                                                   ; LCCOMB_X45_Y4_N28   ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[3][0]~3                                                                                                                   ; LCCOMB_X45_Y4_N20   ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_fault_handler[0]~0                                                                                                                     ; LCCOMB_X42_Y8_N10   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_access_addr~192                                                                                                                     ; LCCOMB_X45_Y4_N24   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_access_addr~193                                                                                                                     ; LCCOMB_X45_Y4_N2    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_access_addr~194                                                                                                                     ; LCCOMB_X45_Y4_N12   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_access_addr~195                                                                                                                     ; LCCOMB_X45_Y4_N10   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|comb~0                                                                                                                                    ; LCCOMB_X26_Y10_N0   ; 17      ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_creg_write_en~1                                                                                                                        ; LCCOMB_X34_Y9_N30   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|altsyncram:data0|altsyncram_eas:auto_generated|ram_block1a0~0                                                          ; LCCOMB_X26_Y10_N30  ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|read_en                                                                                                                       ; LCCOMB_X66_Y9_N14   ; 3       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated|ram_block1a0~0                                              ; LCCOMB_X66_Y9_N12   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|update_lru_en                                                                                                                 ; LCCOMB_X26_Y10_N26  ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|comb~0                                                                                                                                      ; LCCOMB_X16_Y7_N22   ; 5       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_snoop_valid[2]~1                                                                                                                         ; LCCOMB_X11_Y5_N6    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_valid[0]~2                                                                                                                               ; LCCOMB_X16_Y7_N30   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ram_block1a0~0                                            ; LCCOMB_X16_Y7_N16   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ram_block1a0~0                                            ; LCCOMB_X11_Y5_N12   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|Equal5~0                                                                                                                                  ; LCCOMB_X86_Y69_N8   ; 289     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[0][5]                                                                                                                  ; FF_X50_Y65_N1       ; 29      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][5]                                                                                                                 ; FF_X107_Y61_N17     ; 35      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][5]                                                                                                                 ; FF_X108_Y29_N21     ; 35      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][5]                                                                                                                 ; FF_X55_Y65_N9       ; 35      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][5]                                                                                                                 ; FF_X62_Y64_N21      ; 35      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][5]                                                                                                                 ; FF_X45_Y38_N21      ; 35      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][5]                                                                                                                 ; FF_X114_Y38_N11     ; 35      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[1][5]                                                                                                                  ; FF_X73_Y68_N3       ; 29      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[2][5]                                                                                                                  ; FF_X107_Y17_N9      ; 29      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[3][5]                                                                                                                  ; FF_X108_Y65_N5      ; 29      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[4][5]                                                                                                                  ; FF_X91_Y69_N1       ; 29      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[5][5]                                                                                                                  ; FF_X107_Y17_N29     ; 29      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[6][5]                                                                                                                  ; FF_X62_Y62_N29      ; 29      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[7][5]                                                                                                                  ; FF_X100_Y65_N1      ; 29      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[8][5]                                                                                                                  ; FF_X49_Y58_N19      ; 29      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[9][5]                                                                                                                  ; FF_X49_Y67_N1       ; 29      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|cntr_p8h:cntr5|counter_comb_bita0~0                            ; LCCOMB_X61_Y3_N12   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|dffe6                                                          ; FF_X58_Y1_N25       ; 16      ; Async. clear                          ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|Equal4~0                                                                                                                                  ; LCCOMB_X69_Y70_N2   ; 787     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction_valid                                                                                                                     ; FF_X70_Y9_N11       ; 49      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[0][23]~1150                                                                                                                    ; LCCOMB_X38_Y69_N8   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[10][23]~1369                                                                                                                   ; LCCOMB_X111_Y57_N26 ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[11][24]~1410                                                                                                                   ; LCCOMB_X112_Y25_N2  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[12][29]~1478                                                                                                                   ; LCCOMB_X49_Y68_N6   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[13][28]~1337                                                                                                                   ; LCCOMB_X56_Y66_N28  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[14][23]~1384                                                                                                                   ; LCCOMB_X9_Y35_N10   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[15][24]~1432                                                                                                                   ; LCCOMB_X112_Y45_N14 ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[1][23]~1348                                                                                                                    ; LCCOMB_X66_Y62_N22  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[2][23]~1399                                                                                                                    ; LCCOMB_X96_Y15_N2   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[3][23]~1443                                                                                                                    ; LCCOMB_X107_Y69_N28 ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[4][29]~1453                                                                                                                    ; LCCOMB_X80_Y67_N2   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[5][27]~1326                                                                                                                    ; LCCOMB_X105_Y19_N22 ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[6][23]~1358                                                                                                                    ; LCCOMB_X29_Y64_N18  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[7][29]~1421                                                                                                                    ; LCCOMB_X94_Y65_N30  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[8][25]~1463                                                                                                                    ; LCCOMB_X42_Y56_N20  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[9][30]~1316                                                                                                                    ; LCCOMB_X13_Y63_N22  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|Mux6~20                                                                                                                                   ; LCCOMB_X68_Y1_N20   ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|ifd_update_lru_en~0                                                                                                                       ; LCCOMB_X19_Y2_N16   ; 18      ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|altsyncram:data0|altsyncram_eas:auto_generated|ram_block1a0~0                                                     ; LCCOMB_X19_Y2_N14   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|WideOr4~0                                                                                                                                   ; LCCOMB_X20_Y2_N24   ; 17      ; Clock enable, Read enable             ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|read_en                                                                                                                 ; LCCOMB_X11_Y5_N30   ; 3       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated|ram_block1a0~0                                        ; LCCOMB_X16_Y5_N10   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|update_lru_en                                                                                                           ; LCCOMB_X19_Y2_N2    ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][10]~158                                                                                                             ; LCCOMB_X40_Y2_N30   ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][8]~145                                                                                                              ; LCCOMB_X39_Y1_N10   ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][5]~132                                                                                                              ; LCCOMB_X40_Y1_N8    ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][12]~171                                                                                                             ; LCCOMB_X45_Y1_N16   ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ram_block1a0~0                                            ; LCCOMB_X11_Y1_N2    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|WideOr13~0                                                                                                                  ; LCCOMB_X69_Y1_N24   ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|WideNor976~0                                                                                                                              ; LCCOMB_X73_Y3_N16   ; 65      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|always64~2                                                                                                                                ; LCCOMB_X66_Y9_N28   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|arbiter:arbiter_send|Equal0~0                                                                                                               ; LCCOMB_X4_Y11_N30   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[0].value[7]~0                                                                                                               ; LCCOMB_X3_Y10_N26   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[1].value[4]~0                                                                                                               ; LCCOMB_X3_Y10_N28   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[2].value[4]~2                                                                                                               ; LCCOMB_X3_Y10_N14   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[2].value[4]~3                                                                                                               ; LCCOMB_X2_Y12_N0    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[3].value[5]~0                                                                                                               ; LCCOMB_X2_Y12_N12   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request~138                                                                                                                         ; LCCOMB_X3_Y10_N30   ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request~139                                                                                                                         ; LCCOMB_X3_Y10_N0    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request~140                                                                                                                         ; LCCOMB_X3_Y10_N22   ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~0                                                                                                ; LCCOMB_X9_Y8_N16    ; 69      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~1                                                                                                ; LCCOMB_X9_Y8_N4     ; 69      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~2                                                                                                ; LCCOMB_X9_Y8_N20    ; 69      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~3                                                                                                ; LCCOMB_X9_Y8_N28    ; 69      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|WideOr0                                                                                    ; LCCOMB_X12_Y9_N20   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[0].waiting_threads[0]~1                                                    ; LCCOMB_X8_Y9_N20    ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[0].waiting_threads[0]~3                                                    ; LCCOMB_X8_Y9_N22    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[1].waiting_threads[1]~0                                                    ; LCCOMB_X8_Y9_N2     ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[1].waiting_threads[1]~1                                                    ; LCCOMB_X9_Y9_N28    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[2].waiting_threads[3]~0                                                    ; LCCOMB_X7_Y10_N20   ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[2].waiting_threads[3]~1                                                    ; LCCOMB_X9_Y9_N30    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[3].waiting_threads[0]~0                                                    ; LCCOMB_X9_Y10_N0    ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[3].waiting_threads[0]~1                                                    ; LCCOMB_X10_Y9_N18   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|WideOr0                                                                                    ; LCCOMB_X17_Y5_N6    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[0].waiting_threads[2]~0                                                    ; LCCOMB_X13_Y2_N30   ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[0].waiting_threads[2]~1                                                    ; LCCOMB_X18_Y3_N22   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[1].waiting_threads[3]~0                                                    ; LCCOMB_X13_Y2_N20   ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[1].waiting_threads[3]~1                                                    ; LCCOMB_X19_Y3_N4    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[2].waiting_threads[1]~0                                                    ; LCCOMB_X13_Y2_N22   ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[2].waiting_threads[1]~1                                                    ; LCCOMB_X18_Y1_N26   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[3].waiting_threads[0]~0                                                    ; LCCOMB_X13_Y2_N4    ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[3].waiting_threads[0]~1                                                    ; LCCOMB_X17_Y1_N30   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|always8~17                                                                                                ; LCCOMB_X20_Y10_N22  ; 576     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|arbiter:arbiter_send|Equal0~0                                                                             ; LCCOMB_X21_Y12_N18  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].address[6]~1                                                                            ; LCCOMB_X18_Y10_N20  ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[100]~46                                                                            ; LCCOMB_X24_Y3_N0    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[107]~27                                                                            ; LCCOMB_X45_Y28_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[115]~62                                                                            ; LCCOMB_X28_Y26_N20  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[126]~14                                                                            ; LCCOMB_X59_Y3_N16   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[132]~39                                                                            ; LCCOMB_X19_Y6_N22   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[136]~28                                                                            ; LCCOMB_X41_Y18_N16  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[148]~55                                                                            ; LCCOMB_X20_Y20_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[153]~3                                                                             ; LCCOMB_X61_Y10_N14  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[15]~31                                                                             ; LCCOMB_X32_Y11_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[162]~37                                                                            ; LCCOMB_X18_Y11_N18  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[175]~17                                                                            ; LCCOMB_X38_Y25_N2   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[182]~53                                                                            ; LCCOMB_X23_Y19_N30  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[186]~0                                                                             ; LCCOMB_X61_Y5_N10   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[194]~36                                                                            ; LCCOMB_X30_Y3_N14   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[201]~20                                                                            ; LCCOMB_X43_Y20_N20  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[213]~52                                                                            ; LCCOMB_X14_Y21_N30  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[217]~1                                                                             ; LCCOMB_X58_Y7_N22   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[21]~63                                                                             ; LCCOMB_X23_Y15_N20  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[228]~38                                                                            ; LCCOMB_X25_Y7_N18   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[232]~25                                                                            ; LCCOMB_X46_Y21_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[240]~54                                                                            ; LCCOMB_X25_Y22_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[250]~2                                                                             ; LCCOMB_X61_Y15_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[256]~35                                                                            ; LCCOMB_X29_Y1_N4    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[268]~29                                                                            ; LCCOMB_X40_Y23_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[276]~51                                                                            ; LCCOMB_X16_Y16_N26  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[283]~7                                                                             ; LCCOMB_X47_Y8_N30   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[294]~32                                                                            ; LCCOMB_X29_Y2_N26   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[297]~16                                                                            ; LCCOMB_X38_Y21_N4   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[29]~15                                                                             ; LCCOMB_X56_Y7_N10   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[306]~48                                                                            ; LCCOMB_X13_Y18_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[317]~5                                                                             ; LCCOMB_X57_Y4_N16   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[327]~33                                                                            ; LCCOMB_X20_Y3_N6    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[330]~21                                                                            ; LCCOMB_X38_Y24_N20  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[336]~49                                                                            ; LCCOMB_X16_Y23_N0   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[347]~4                                                                             ; LCCOMB_X55_Y1_N10   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[352]~34                                                                            ; LCCOMB_X24_Y1_N14   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[363]~24                                                                            ; LCCOMB_X43_Y30_N26  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[368]~50                                                                            ; LCCOMB_X20_Y25_N18  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[36]~44                                                                             ; LCCOMB_X19_Y7_N26   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[377]~6                                                                             ; LCCOMB_X45_Y6_N26   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[385]~43                                                                            ; LCCOMB_X33_Y1_N0    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[392]~30                                                                            ; LCCOMB_X40_Y15_N18  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[406]~59                                                                            ; LCCOMB_X21_Y26_N20  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[414]~11                                                                            ; LCCOMB_X47_Y3_N10   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[423]~41                                                                            ; LCCOMB_X23_Y2_N4    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[428]~18                                                                            ; LCCOMB_X38_Y27_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[433]~57                                                                            ; LCCOMB_X16_Y22_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[441]~8                                                                             ; LCCOMB_X56_Y16_N10  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[448]~40                                                                            ; LCCOMB_X21_Y4_N6    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[463]~22                                                                            ; LCCOMB_X43_Y26_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[471]~56                                                                            ; LCCOMB_X16_Y24_N14  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[474]~9                                                                             ; LCCOMB_X50_Y7_N0    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[47]~19                                                                             ; LCCOMB_X38_Y29_N14  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[487]~42                                                                            ; LCCOMB_X20_Y1_N30   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[493]~26                                                                            ; LCCOMB_X47_Y29_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[499]~58                                                                            ; LCCOMB_X25_Y25_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[511]~10                                                                            ; LCCOMB_X56_Y2_N2    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[54]~60                                                                             ; LCCOMB_X23_Y22_N30  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[60]~13                                                                             ; LCCOMB_X60_Y8_N30   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[67]~45                                                                             ; LCCOMB_X27_Y1_N14   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[78]~23                                                                             ; LCCOMB_X52_Y30_N2   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[7]~47                                                                              ; LCCOMB_X17_Y13_N10  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[85]~61                                                                             ; LCCOMB_X20_Y21_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[94]~12                                                                             ; LCCOMB_X61_Y1_N2    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].dinvalidate~0                                                                           ; LCCOMB_X19_Y9_N14   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].address[29]~1                                                                           ; LCCOMB_X20_Y9_N0    ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[109]~27                                                                            ; LCCOMB_X45_Y28_N26  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[112]~62                                                                            ; LCCOMB_X27_Y26_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[123]~14                                                                            ; LCCOMB_X59_Y3_N24   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[135]~39                                                                            ; LCCOMB_X18_Y6_N28   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[141]~28                                                                            ; LCCOMB_X41_Y17_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[148]~55                                                                            ; LCCOMB_X24_Y20_N26  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[14]~31                                                                             ; LCCOMB_X32_Y11_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[155]~3                                                                             ; LCCOMB_X61_Y10_N2   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[164]~37                                                                            ; LCCOMB_X19_Y13_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[171]~17                                                                            ; LCCOMB_X38_Y25_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[176]~53                                                                            ; LCCOMB_X24_Y19_N20  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[17]~63                                                                             ; LCCOMB_X23_Y15_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[191]~0                                                                             ; LCCOMB_X61_Y5_N16   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[193]~36                                                                            ; LCCOMB_X30_Y3_N0    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[207]~20                                                                            ; LCCOMB_X43_Y22_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[215]~52                                                                            ; LCCOMB_X17_Y21_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[216]~1                                                                             ; LCCOMB_X58_Y7_N8    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[231]~38                                                                            ; LCCOMB_X26_Y7_N0    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[237]~25                                                                            ; LCCOMB_X47_Y21_N20  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[240]~54                                                                            ; LCCOMB_X26_Y26_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[251]~2                                                                             ; LCCOMB_X60_Y15_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[260]~35                                                                            ; LCCOMB_X29_Y1_N12   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[271]~29                                                                            ; LCCOMB_X39_Y23_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[276]~51                                                                            ; LCCOMB_X18_Y16_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[27]~15                                                                             ; LCCOMB_X56_Y7_N24   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[280]~7                                                                             ; LCCOMB_X47_Y8_N8    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[289]~32                                                                            ; LCCOMB_X30_Y2_N16   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[2]~47                                                                              ; LCCOMB_X21_Y11_N10  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[300]~16                                                                            ; LCCOMB_X39_Y20_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[307]~48                                                                            ; LCCOMB_X17_Y18_N20  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[315]~5                                                                             ; LCCOMB_X57_Y4_N26   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[327]~33                                                                            ; LCCOMB_X20_Y3_N12   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[333]~21                                                                            ; LCCOMB_X38_Y24_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[339]~49                                                                            ; LCCOMB_X19_Y23_N16  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[351]~4                                                                             ; LCCOMB_X55_Y1_N20   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[352]~34                                                                            ; LCCOMB_X23_Y1_N8    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[35]~44                                                                             ; LCCOMB_X20_Y7_N12   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[364]~24                                                                            ; LCCOMB_X41_Y30_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[371]~50                                                                            ; LCCOMB_X19_Y25_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[379]~6                                                                             ; LCCOMB_X45_Y6_N12   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[391]~43                                                                            ; LCCOMB_X33_Y1_N24   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[396]~30                                                                            ; LCCOMB_X42_Y15_N0   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[402]~59                                                                            ; LCCOMB_X24_Y26_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[408]~11                                                                            ; LCCOMB_X47_Y3_N8    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[422]~41                                                                            ; LCCOMB_X23_Y5_N0    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[431]~18                                                                            ; LCCOMB_X38_Y27_N0   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[432]~57                                                                            ; LCCOMB_X18_Y22_N16  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[440]~8                                                                             ; LCCOMB_X56_Y16_N14  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[452]~40                                                                            ; LCCOMB_X20_Y4_N0    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[461]~22                                                                            ; LCCOMB_X42_Y26_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[464]~56                                                                            ; LCCOMB_X16_Y24_N4   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[46]~19                                                                             ; LCCOMB_X38_Y29_N16  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[475]~9                                                                             ; LCCOMB_X50_Y7_N26   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[482]~42                                                                            ; LCCOMB_X20_Y1_N20   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[493]~26                                                                            ; LCCOMB_X46_Y29_N10  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[503]~58                                                                            ; LCCOMB_X26_Y25_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[510]~10                                                                            ; LCCOMB_X56_Y2_N16   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[53]~60                                                                             ; LCCOMB_X23_Y22_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[59]~13                                                                             ; LCCOMB_X61_Y8_N26   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[66]~45                                                                             ; LCCOMB_X26_Y1_N18   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[75]~23                                                                             ; LCCOMB_X53_Y30_N0   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[80]~61                                                                             ; LCCOMB_X21_Y21_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[88]~12                                                                             ; LCCOMB_X60_Y2_N30   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[99]~46                                                                             ; LCCOMB_X25_Y3_N20   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].iinvalidate~0                                                                           ; LCCOMB_X21_Y10_N12  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].address[28]~1                                                                           ; LCCOMB_X18_Y10_N26  ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[101]~46                                                                            ; LCCOMB_X24_Y3_N18   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[111]~27                                                                            ; LCCOMB_X46_Y28_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[113]~62                                                                            ; LCCOMB_X28_Y26_N16  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[124]~14                                                                            ; LCCOMB_X60_Y2_N10   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[128]~39                                                                            ; LCCOMB_X19_Y6_N8    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[136]~28                                                                            ; LCCOMB_X41_Y17_N18  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[147]~55                                                                            ; LCCOMB_X23_Y20_N18  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[158]~3                                                                             ; LCCOMB_X61_Y10_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[162]~37                                                                            ; LCCOMB_X18_Y11_N0   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[175]~17                                                                            ; LCCOMB_X35_Y25_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[183]~53                                                                            ; LCCOMB_X23_Y19_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[188]~0                                                                             ; LCCOMB_X59_Y5_N26   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[199]~36                                                                            ; LCCOMB_X29_Y3_N16   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[19]~63                                                                             ; LCCOMB_X20_Y15_N20  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[201]~20                                                                            ; LCCOMB_X42_Y22_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[208]~52                                                                            ; LCCOMB_X14_Y21_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[223]~1                                                                             ; LCCOMB_X57_Y7_N20   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[231]~38                                                                            ; LCCOMB_X26_Y8_N20   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[232]~25                                                                            ; LCCOMB_X47_Y21_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[245]~54                                                                            ; LCCOMB_X25_Y22_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[251]~2                                                                             ; LCCOMB_X61_Y15_N4   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[257]~35                                                                            ; LCCOMB_X28_Y1_N0    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[271]~29                                                                            ; LCCOMB_X40_Y23_N26  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[276]~51                                                                            ; LCCOMB_X16_Y16_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[27]~15                                                                             ; LCCOMB_X58_Y3_N4    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[280]~7                                                                             ; LCCOMB_X48_Y8_N18   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[294]~32                                                                            ; LCCOMB_X29_Y2_N30   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[299]~16                                                                            ; LCCOMB_X40_Y21_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[308]~48                                                                            ; LCCOMB_X13_Y18_N2   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[315]~5                                                                             ; LCCOMB_X57_Y3_N16   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[326]~33                                                                            ; LCCOMB_X21_Y3_N8    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[32]~44                                                                             ; LCCOMB_X19_Y7_N0    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[335]~21                                                                            ; LCCOMB_X36_Y24_N20  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[339]~49                                                                            ; LCCOMB_X16_Y23_N16  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[350]~4                                                                             ; LCCOMB_X56_Y1_N30   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[355]~34                                                                            ; LCCOMB_X24_Y1_N0    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[367]~24                                                                            ; LCCOMB_X42_Y30_N0   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[368]~50                                                                            ; LCCOMB_X20_Y25_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[376]~6                                                                             ; LCCOMB_X46_Y7_N28   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[389]~43                                                                            ; LCCOMB_X34_Y1_N0    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[392]~30                                                                            ; LCCOMB_X40_Y15_N4   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[401]~59                                                                            ; LCCOMB_X21_Y26_N4   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[412]~11                                                                            ; LCCOMB_X46_Y4_N28   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[422]~41                                                                            ; LCCOMB_X23_Y2_N2    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[428]~18                                                                            ; LCCOMB_X40_Y27_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[439]~57                                                                            ; LCCOMB_X16_Y22_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[446]~8                                                                             ; LCCOMB_X55_Y16_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[451]~40                                                                            ; LCCOMB_X21_Y4_N28   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[459]~22                                                                            ; LCCOMB_X43_Y26_N4   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[471]~56                                                                            ; LCCOMB_X19_Y24_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[472]~9                                                                             ; LCCOMB_X49_Y7_N12   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[47]~19                                                                             ; LCCOMB_X40_Y29_N6   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[482]~42                                                                            ; LCCOMB_X21_Y1_N30   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[488]~26                                                                            ; LCCOMB_X46_Y29_N6   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[498]~58                                                                            ; LCCOMB_X25_Y25_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[50]~60                                                                             ; LCCOMB_X23_Y22_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[511]~10                                                                            ; LCCOMB_X57_Y2_N8    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[63]~13                                                                             ; LCCOMB_X60_Y8_N4    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[64]~45                                                                             ; LCCOMB_X27_Y1_N8    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[6]~47                                                                              ; LCCOMB_X20_Y13_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[73]~23                                                                             ; LCCOMB_X52_Y30_N30  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[84]~61                                                                             ; LCCOMB_X20_Y21_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[88]~12                                                                             ; LCCOMB_X61_Y1_N16   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[8]~31                                                                              ; LCCOMB_X31_Y12_N14  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].dinvalidate~0                                                                           ; LCCOMB_X21_Y8_N24   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[30]~1                                                                           ; LCCOMB_X18_Y10_N12  ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[0]~47                                                                              ; LCCOMB_X21_Y11_N0   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[103]~46                                                                            ; LCCOMB_X25_Y3_N30   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[108]~27                                                                            ; LCCOMB_X46_Y28_N18  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[112]~62                                                                            ; LCCOMB_X28_Y26_N0   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[123]~14                                                                            ; LCCOMB_X59_Y4_N26   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[12]~31                                                                             ; LCCOMB_X32_Y12_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[135]~39                                                                            ; LCCOMB_X18_Y6_N30   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[140]~28                                                                            ; LCCOMB_X41_Y20_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[148]~55                                                                            ; LCCOMB_X25_Y20_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[156]~3                                                                             ; LCCOMB_X61_Y10_N10  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[162]~37                                                                            ; LCCOMB_X19_Y13_N30  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[168]~17                                                                            ; LCCOMB_X34_Y25_N14  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[16]~63                                                                             ; LCCOMB_X20_Y15_N18  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[183]~53                                                                            ; LCCOMB_X24_Y19_N14  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[185]~0                                                                             ; LCCOMB_X61_Y5_N22   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[198]~36                                                                            ; LCCOMB_X29_Y3_N18   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[206]~20                                                                            ; LCCOMB_X43_Y20_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[211]~52                                                                            ; LCCOMB_X17_Y21_N30  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[217]~1                                                                             ; LCCOMB_X57_Y7_N22   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[228]~38                                                                            ; LCCOMB_X27_Y7_N22   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[233]~25                                                                            ; LCCOMB_X47_Y21_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[247]~54                                                                            ; LCCOMB_X26_Y26_N18  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[251]~2                                                                             ; LCCOMB_X60_Y15_N6   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[260]~35                                                                            ; LCCOMB_X28_Y1_N14   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[268]~29                                                                            ; LCCOMB_X39_Y23_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[275]~51                                                                            ; LCCOMB_X17_Y16_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[286]~7                                                                             ; LCCOMB_X48_Y8_N22   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[28]~15                                                                             ; LCCOMB_X58_Y3_N30   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[294]~32                                                                            ; LCCOMB_X30_Y2_N26   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[302]~16                                                                            ; LCCOMB_X40_Y21_N18  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[308]~48                                                                            ; LCCOMB_X19_Y18_N6   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[312]~5                                                                             ; LCCOMB_X57_Y3_N26   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[322]~33                                                                            ; LCCOMB_X21_Y3_N2    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[335]~21                                                                            ; LCCOMB_X36_Y24_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[340]~49                                                                            ; LCCOMB_X19_Y23_N30  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[346]~4                                                                             ; LCCOMB_X57_Y1_N16   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[357]~34                                                                            ; LCCOMB_X23_Y1_N6    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[360]~24                                                                            ; LCCOMB_X41_Y30_N30  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[36]~44                                                                             ; LCCOMB_X20_Y7_N14   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[373]~50                                                                            ; LCCOMB_X19_Y25_N30  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[378]~6                                                                             ; LCCOMB_X46_Y7_N10   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[387]~43                                                                            ; LCCOMB_X34_Y1_N4    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[393]~30                                                                            ; LCCOMB_X42_Y15_N30  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[405]~59                                                                            ; LCCOMB_X24_Y26_N10  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[415]~11                                                                            ; LCCOMB_X47_Y4_N8    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[417]~41                                                                            ; LCCOMB_X23_Y5_N30   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[429]~18                                                                            ; LCCOMB_X40_Y27_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[432]~57                                                                            ; LCCOMB_X18_Y22_N2   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[445]~8                                                                             ; LCCOMB_X57_Y16_N30  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[448]~40                                                                            ; LCCOMB_X20_Y4_N22   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[44]~19                                                                             ; LCCOMB_X39_Y29_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[456]~22                                                                            ; LCCOMB_X42_Y26_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[465]~56                                                                            ; LCCOMB_X19_Y24_N16  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[477]~9                                                                             ; LCCOMB_X49_Y7_N2    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[482]~42                                                                            ; LCCOMB_X21_Y1_N2    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[491]~26                                                                            ; LCCOMB_X47_Y29_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[501]~58                                                                            ; LCCOMB_X23_Y25_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[504]~10                                                                            ; LCCOMB_X57_Y2_N2    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[51]~60                                                                             ; LCCOMB_X27_Y22_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[56]~13                                                                             ; LCCOMB_X61_Y8_N30   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[70]~45                                                                             ; LCCOMB_X26_Y2_N8    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[73]~23                                                                             ; LCCOMB_X50_Y30_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[87]~61                                                                             ; LCCOMB_X21_Y21_N18  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[90]~12                                                                             ; LCCOMB_X59_Y4_N4    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].flush~0                                                                                 ; LCCOMB_X21_Y9_N28   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[0].update_store_entry                                                                ; LCCOMB_X25_Y10_N6   ; 132     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[1].update_store_entry                                                                ; LCCOMB_X21_Y10_N10  ; 132     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[2].update_store_entry                                                                ; LCCOMB_X24_Y10_N18  ; 132     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[3].update_store_entry                                                                ; LCCOMB_X25_Y10_N26  ; 132     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_en                                                                                                                     ; FF_X17_Y11_N23      ; 16      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_en                                                                                                                     ; FF_X26_Y4_N5        ; 16      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[0]~3                                                                                                                 ; LCCOMB_X4_Y1_N18    ; 67      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[1]~0                                                                                                                 ; LCCOMB_X4_Y1_N16    ; 67      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[2]~2                                                                                                                 ; LCCOMB_X4_Y1_N4     ; 67      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[3]~1                                                                                                                 ; LCCOMB_X4_Y1_N28    ; 67      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_snoop_en                                                                                                                            ; LCCOMB_X11_Y5_N22   ; 5       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~0                                                                                                                                ; LCCOMB_X74_Y11_N4   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~1                                                                                                                                ; LCCOMB_X75_Y12_N4   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~10                                                                                                                               ; LCCOMB_X75_Y12_N2   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~11                                                                                                                               ; LCCOMB_X70_Y12_N20  ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~12                                                                                                                               ; LCCOMB_X72_Y11_N6   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~13                                                                                                                               ; LCCOMB_X74_Y9_N10   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~14                                                                                                                               ; LCCOMB_X75_Y11_N4   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~15                                                                                                                               ; LCCOMB_X72_Y11_N26  ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~16                                                                                                                               ; LCCOMB_X74_Y9_N24   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~17                                                                                                                               ; LCCOMB_X72_Y11_N18  ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~18                                                                                                                               ; LCCOMB_X72_Y11_N0   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~2                                                                                                                                ; LCCOMB_X76_Y9_N2    ; 2       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~3                                                                                                                                ; LCCOMB_X81_Y12_N8   ; 2       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~4                                                                                                                                ; LCCOMB_X74_Y9_N8    ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~5                                                                                                                                ; LCCOMB_X72_Y11_N8   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~6                                                                                                                                ; LCCOMB_X74_Y11_N14  ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~7                                                                                                                                ; LCCOMB_X75_Y9_N24   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~8                                                                                                                                ; LCCOMB_X74_Y10_N24  ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~9                                                                                                                                ; LCCOMB_X74_Y9_N6    ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.mask_src[1]                                                                                                          ; FF_X69_Y7_N23       ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.op1_src[1]                                                                                                           ; FF_X88_Y47_N9       ; 1024    ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.op2_src[0]                                                                                                           ; FF_X72_Y14_N15      ; 512     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_instruction.alu_op[5]                                                                                                              ; FF_X75_Y38_N3       ; 469     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data0|altsyncram_67s:auto_generated|ram_block1a0~0                                              ; LCCOMB_X81_Y12_N2   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data1|altsyncram_67s:auto_generated|ram_block1a0~0                                              ; LCCOMB_X76_Y9_N16   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ram_block1a0~0                           ; LCCOMB_X69_Y30_N20  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ram_block1a0~0                           ; LCCOMB_X77_Y23_N16  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal14~0                                                                                                                             ; LCCOMB_X85_Y7_N10   ; 127     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal14~1                                                                                                                             ; LCCOMB_X82_Y7_N28   ; 124     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal14~2                                                                                                                             ; LCCOMB_X67_Y9_N8    ; 127     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter|Equal0~0                                                                                                ; LCCOMB_X84_Y7_N24   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|current_subcycle[0][3]~30                                                                                                             ; LCCOMB_X79_Y10_N24  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|current_subcycle[1][1]~4                                                                                                              ; LCCOMB_X82_Y7_N16   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard_dest_bitmap[1][10]~0                                                                                                       ; LCCOMB_X82_Y7_N4    ; 263     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard_dest_bitmap[3][52]~1                                                                                                       ; LCCOMB_X75_Y7_N4    ; 263     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_ao7:usedw_counter|_~0 ; LCCOMB_X75_Y4_N16   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_tnb:rd_ptr_msb|_~0    ; LCCOMB_X83_Y7_N16   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_unb:wr_ptr|_~0        ; LCCOMB_X81_Y6_N20   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|rd_ptr_lsb~1               ; LCCOMB_X83_Y7_N2    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|valid_wreq~1               ; LCCOMB_X75_Y2_N20   ; 17      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_ao7:usedw_counter|_~0 ; LCCOMB_X75_Y3_N12   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_tnb:rd_ptr_msb|_~0    ; LCCOMB_X82_Y7_N18   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_unb:wr_ptr|_~0        ; LCCOMB_X74_Y6_N14   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|rd_ptr_lsb~1               ; LCCOMB_X82_Y7_N0    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|valid_wreq~1               ; LCCOMB_X75_Y2_N26   ; 15      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_ao7:usedw_counter|_~0 ; LCCOMB_X80_Y4_N0    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_tnb:rd_ptr_msb|_~0    ; LCCOMB_X81_Y6_N30   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_unb:wr_ptr|_~0        ; LCCOMB_X74_Y6_N16   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|rd_ptr_lsb~1               ; LCCOMB_X81_Y6_N16   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|valid_wreq~1               ; LCCOMB_X75_Y2_N28   ; 15      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_ao7:usedw_counter|_~0 ; LCCOMB_X74_Y6_N0    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_tnb:rd_ptr_msb|_~0    ; LCCOMB_X74_Y4_N30   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_unb:wr_ptr|_~0        ; LCCOMB_X74_Y6_N26   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|rd_ptr_lsb~1               ; LCCOMB_X74_Y6_N28   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|valid_wreq~1               ; LCCOMB_X74_Y2_N14   ; 14      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_instr[0].vector_sel2[3]~0                                                                                                      ; LCCOMB_X83_Y7_N12   ; 263     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_instr[2].pc[5]~0                                                                                                               ; LCCOMB_X81_Y6_N14   ; 263     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].rollback_this_thread                                                                                              ; LCCOMB_X100_Y6_N20  ; 124     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|ts_instruction.has_vector1                                                                                                            ; FF_X81_Y11_N25      ; 18      ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|ts_instruction.has_vector2                                                                                                            ; FF_X77_Y11_N9       ; 18      ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|Mux582~6                                                                                                                                      ; LCCOMB_X57_Y14_N8   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_mask[4]~7                                                                                                                        ; LCCOMB_X57_Y13_N26  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_reg[3]~1                                                                                                                         ; LCCOMB_X69_Y10_N0   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[0][25]~19                                                                                                                  ; LCCOMB_X57_Y14_N18  ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[0][5]~4                                                                                                                    ; LCCOMB_X57_Y13_N10  ; 524     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[13][1]~18                                                                                                                  ; LCCOMB_X57_Y14_N24  ; 480     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|io_arbiter:io_arbiter|request_sent                                                                                                                                                                  ; FF_X5_Y14_N9        ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|io_arbiter:io_arbiter|request_thread_idx[1]~0                                                                                                                                                       ; LCCOMB_X4_Y12_N26   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~1                                                                                                                              ; LCCOMB_X20_Y42_N0   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~11                                                                                                                             ; LCCOMB_X29_Y46_N0   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~13                                                                                                                             ; LCCOMB_X26_Y34_N0   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~15                                                                                                                             ; LCCOMB_X20_Y48_N10  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~16                                                                                                                             ; LCCOMB_X20_Y42_N28  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~17                                                                                                                             ; LCCOMB_X26_Y34_N22  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~18                                                                                                                             ; LCCOMB_X29_Y46_N2   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~19                                                                                                                             ; LCCOMB_X20_Y42_N30  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~20                                                                                                                             ; LCCOMB_X20_Y48_N12  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~21                                                                                                                             ; LCCOMB_X29_Y46_N20  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~22                                                                                                                             ; LCCOMB_X26_Y34_N12  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~23                                                                                                                             ; LCCOMB_X20_Y48_N6   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~3                                                                                                                              ; LCCOMB_X26_Y34_N30  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~5                                                                                                                              ; LCCOMB_X29_Y46_N18  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~7                                                                                                                              ; LCCOMB_X20_Y42_N10  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~9                                                                                                                              ; LCCOMB_X20_Y48_N20  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Equal8~0                                                                                                                                ; LCCOMB_X9_Y30_N22   ; 1098    ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~1                                                     ; LCCOMB_X5_Y20_N16   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~11                                                    ; LCCOMB_X9_Y16_N16   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~12                                                    ; LCCOMB_X5_Y17_N6    ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~13                                                    ; LCCOMB_X4_Y18_N24   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~14                                                    ; LCCOMB_X7_Y19_N16   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~16                                                    ; LCCOMB_X9_Y20_N10   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~18                                                    ; LCCOMB_X6_Y21_N14   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~19                                                    ; LCCOMB_X6_Y20_N4    ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~21                                                    ; LCCOMB_X5_Y18_N2    ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~22                                                    ; LCCOMB_X8_Y17_N4    ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~23                                                    ; LCCOMB_X7_Y19_N28   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~3                                                     ; LCCOMB_X5_Y17_N14   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~5                                                     ; LCCOMB_X7_Y19_N0    ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~7                                                     ; LCCOMB_X8_Y18_N20   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~8                                                     ; LCCOMB_X7_Y19_N20   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~9                                                     ; LCCOMB_X10_Y18_N14  ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|_~3                                        ; LCCOMB_X9_Y25_N8    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|_~6                                        ; LCCOMB_X14_Y29_N28  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|valid_rreq                                 ; LCCOMB_X6_Y29_N26   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|valid_wreq                                 ; LCCOMB_X9_Y25_N14   ; 27      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|_~6                                   ; LCCOMB_X9_Y31_N6    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|_~7                                   ; LCCOMB_X7_Y31_N26   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|valid_rreq                            ; LCCOMB_X7_Y31_N12   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|valid_wreq                            ; LCCOMB_X9_Y30_N12   ; 27      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.data[158]~2                                                                                                                                 ; LCCOMB_X18_Y25_N18  ; 576     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.data[158]~3                                                                                                                                 ; LCCOMB_X9_Y28_N2    ; 609     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.valid                                                                                                                                       ; FF_X12_Y21_N29      ; 39      ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~0                                                                                                                                             ; LCCOMB_X12_Y26_N6   ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~1                                                                                                                                             ; LCCOMB_X12_Y26_N12  ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~2                                                                                                                                             ; LCCOMB_X12_Y26_N2   ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~3                                                                                                                                             ; LCCOMB_X12_Y26_N16  ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~4                                                                                                                                             ; LCCOMB_X12_Y26_N26  ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~5                                                                                                                                             ; LCCOMB_X12_Y26_N28  ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~6                                                                                                                                             ; LCCOMB_X12_Y26_N10  ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~7                                                                                                                                             ; LCCOMB_X12_Y26_N0   ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|comb~0                                                                                                                                                ; LCCOMB_X11_Y26_N8   ; 135     ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[0]~13                                                                                                                             ; LCCOMB_X11_Y29_N20  ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[1]~11                                                                                                                             ; LCCOMB_X11_Y29_N26  ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[2]~9                                                                                                                              ; LCCOMB_X11_Y29_N28  ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[3]~15                                                                                                                             ; LCCOMB_X8_Y29_N18   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[4]~1                                                                                                                              ; LCCOMB_X11_Y29_N10  ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[5]~7                                                                                                                              ; LCCOMB_X8_Y29_N12   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[6]~5                                                                                                                              ; LCCOMB_X8_Y29_N22   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[7]~3                                                                                                                              ; LCCOMB_X8_Y29_N16   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0|altsyncram_2ds:auto_generated|ram_block1a0~0                                                                  ; LCCOMB_X11_Y26_N2   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sync_load_address[0][25]~3                                                                                                                            ; LCCOMB_X6_Y24_N0    ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sync_load_address[1][25]~2                                                                                                                            ; LCCOMB_X6_Y22_N4    ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sync_load_address[2][25]~1                                                                                                                            ; LCCOMB_X7_Y23_N24   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sync_load_address[3][25]~4                                                                                                                            ; LCCOMB_X5_Y24_N28   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|read_en                                                                                                                             ; LCCOMB_X14_Y25_N30  ; 2       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_c4s:auto_generated|ram_block1a0~0                                                    ; LCCOMB_X14_Y25_N0   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|update_lru_en~0                                                                                                                     ; LCCOMB_X9_Y26_N28   ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_valid[0]~1                                                                                                                                          ; LCCOMB_X6_Y28_N26   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ram_block1a0~0                                                       ; LCCOMB_X14_Y58_N28  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|always1~1                                                                                                                                         ; LCCOMB_X10_Y30_N18  ; 546     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_en~1                                                                                                                                    ; LCCOMB_X16_Y34_N4   ; 128     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ps2_controller:ps2_controller|always1~0                                                                                                                                                                         ; LCCOMB_X13_Y16_N18  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ps2_controller:ps2_controller|bit_count[2]~0                                                                                                                                                                    ; LCCOMB_X13_Y16_N28  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ps2_controller:ps2_controller|receive_byte[0]~0                                                                                                                                                                 ; LCCOMB_X13_Y16_N16  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ps2_controller:ps2_controller|state_ff~15                                                                                                                                                                       ; LCCOMB_X13_Y16_N12  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|_~10                                                                                             ; LCCOMB_X7_Y16_N28   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|_~13                                                                                             ; LCCOMB_X6_Y16_N18   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|valid_rreq                                                                                       ; LCCOMB_X7_Y16_N10   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|valid_wreq                                                                                       ; LCCOMB_X7_Y16_N8    ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; red_led[0]~0                                                                                                                                                                                                    ; LCCOMB_X9_Y14_N0    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|Equal0~4                                                                                                                                                                      ; LCCOMB_X1_Y30_N30   ; 49      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|active_row[0][12]~7                                                                                                                                                           ; LCCOMB_X2_Y25_N30   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|active_row[1][12]~2                                                                                                                                                           ; LCCOMB_X1_Y25_N24   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|active_row[2][12]~5                                                                                                                                                           ; LCCOMB_X2_Y25_N6    ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|active_row[3][12]~9                                                                                                                                                           ; LCCOMB_X1_Y25_N30   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|always1~2                                                                                                                                                                     ; LCCOMB_X3_Y28_N10   ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|always1~4                                                                                                                                                                     ; LCCOMB_X2_Y28_N20   ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|output_enable~0                                                                                                                                                               ; LCCOMB_X1_Y31_N8    ; 32      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|read_address[24]~89                                                                                                                                                           ; LCCOMB_X2_Y29_N24   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|refresh_timer_ff[0]~14                                                                                                                                                        ; LCCOMB_X1_Y26_N0    ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|_~5                                                                                           ; LCCOMB_X4_Y29_N30   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|_~6                                                                                           ; LCCOMB_X6_Y29_N0    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|valid_wreq~0                                                                                  ; LCCOMB_X6_Y29_N18   ; 12      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|_~3                                                                                          ; LCCOMB_X2_Y31_N16   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|_~7                                                                                          ; LCCOMB_X1_Y31_N24   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|valid_rreq                                                                                   ; LCCOMB_X2_Y31_N30   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|valid_wreq~0                                                                                 ; LCCOMB_X3_Y30_N22   ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram_controller|write_address[10]~45                                                                                                                                                          ; LCCOMB_X4_Y30_N12   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; synchronizer:reset_synchronizer|data_o[0]                                                                                                                                                                       ; FF_X9_Y24_N9        ; 357     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; synchronizer:reset_synchronizer|data_o[0]                                                                                                                                                                       ; FF_X9_Y24_N9        ; 15259   ; Async. clear                          ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|_~5                                                                                                                     ; LCCOMB_X12_Y15_N14  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|_~7                                                                                                                     ; LCCOMB_X7_Y15_N20   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|valid_rreq~1                                                                                                            ; LCCOMB_X7_Y16_N12   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|valid_wreq                                                                                                              ; LCCOMB_X7_Y15_N26   ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; uart:uart|uart_receive:uart_receive|do_shift~0                                                                                                                                                                  ; LCCOMB_X7_Y14_N22   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:uart|uart_receive:uart_receive|do_shift~1                                                                                                                                                                  ; LCCOMB_X7_Y15_N2    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:uart|uart_receive:uart_receive|sample_count_ff[0]~3                                                                                                                                                        ; LCCOMB_X6_Y15_N28   ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; uart:uart|uart_transmit:uart_transmit|baud_divider[1]~34                                                                                                                                                        ; LCCOMB_X2_Y9_N10    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; uart:uart|uart_transmit:uart_transmit|baud_divider[1]~35                                                                                                                                                        ; LCCOMB_X2_Y9_N0     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:uart|uart_transmit:uart_transmit|shift_count[3]~0                                                                                                                                                          ; LCCOMB_X2_Y9_N12    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|Equal2~0                                                                                                                                                                          ; LCCOMB_X1_Y18_N6    ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|Equal2~1                                                                                                                                                                          ; LCCOMB_X3_Y19_N6    ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|axi_state[1]~2                                                                                                                                                                    ; LCCOMB_X4_Y20_N28   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|burst_count[7]~3                                                                                                                                                                  ; LCCOMB_X2_Y19_N26   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|frame_toggle~0                                                                                                                                                                    ; LCCOMB_X4_Y20_N24   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cntr_1ob:rd_ptr_msb|_~0                                                                          ; LCCOMB_X8_Y61_N22   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cntr_2ob:wr_ptr|_~2                                                                              ; LCCOMB_X13_Y61_N2   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cntr_eo7:usedw_counter|_~2                                                                       ; LCCOMB_X9_Y60_N10   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|full_dff~5                                                                                       ; LCCOMB_X14_Y61_N0   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|valid_wreq                                                                                       ; LCCOMB_X9_Y60_N22   ; 12      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|vga_timing_generator:timing_generator|new_frame                                                                                                                                   ; LCCOMB_X10_Y61_N4   ; 40      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|vga_timing_generator:timing_generator|pixel_enable                                                                                                                                ; FF_X11_Y61_N29      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|vga_timing_generator:timing_generator|vertical_counter[1]~0                                                                                                                       ; LCCOMB_X10_Y61_N14  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|vram_addr[27]~0                                                                                                                                                                   ; LCCOMB_X2_Y19_N22   ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                   ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk50                                                                                                                                                  ; PIN_Y2        ; 26479   ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|dffe6 ; FF_X58_Y1_N25 ; 16      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; synchronizer:reset_synchronizer|data_o[0]                                                                                                              ; FF_X9_Y24_N9  ; 15259   ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                  ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal0~1                                                                                                                                                    ; 2057    ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_instruction.alu_op[3]                                                                                                                    ; 1425    ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_instruction.alu_op[1]                                                                                                                    ; 1227    ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_instruction.alu_op[2]                                                                                                                    ; 1122    ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Equal8~0                                                                                                                                      ; 1098    ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_thread_idx[1]                                                                                                                               ; 1091    ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_thread_idx[0]                                                                                                                               ; 1090    ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.op1_src[1]                                                                                                                 ; 1024    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|WideOr0~1                                                                                                       ; 911     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|oh_to_idx:oh_to_idx_send_grant|index[1]~0                                                                       ; 910     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always63~0                                                                                                                                      ; 816     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|Equal4~0                                                                                                                                        ; 787     ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_mask[4]~4                                                                                                                              ; 752     ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_mask[4]~2                                                                                                                              ; 752     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.data[158]~3                                                                                                                                       ; 609     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.data[158]~2                                                                                                                                       ; 576     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|always8~17                                                                                                      ; 576     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|always1~1                                                                                                                                               ; 546     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.op2_src[1]                                                                                                                 ; 544     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_is_l2_fill                                                                                                                                              ; 536     ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[0][5]~4                                                                                                                          ; 524     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_instruction.alu_op[4]                                                                                                                    ; 522     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.op2_src[0]                                                                                                                 ; 512     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|update_data~0                                                                                                                                           ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_en                                                                                                                 ; 512     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|pass_thru_en                                                                                                                         ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.op1_src[0]                                                                                                                 ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.store_value_is_vector                                                                                                      ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[13][1]~18                                                                                                                        ; 480     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_instruction.alu_op[5]                                                                                                                    ; 469     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_instruction.alu_op[0]                                                                                                                    ; 448     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|Equal1~1                                                                                                                                        ; 383     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[0][5]~927                                                                                                                            ; 375     ;
; synchronizer:reset_synchronizer|data_o[0]                                                                                                                                                                             ; 356     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[0][5]~928                                                                                                                            ; 352     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|WideOr0~0                                                                                                                                   ; 308     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|oh_to_idx:thread_oh_to_idx|index[0]~0                                                                                                       ; 306     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][2]~130                                                                                                                             ; 304     ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_rollback_en~0                                                                                                                                    ; 292     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|Equal5~0                                                                                                                                        ; 289     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|is_imul~5                                                                                                                                       ; 288     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[9]                                                                                                                                        ; 283     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[8]                                                                                                                                        ; 283     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[13]                                                                                                                                       ; 274     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[12]                                                                                                                                       ; 274     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|Equal143~0                                                                                                                                      ; 273     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[7]                                                                                                                                        ; 270     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[11]                                                                                                                                       ; 270     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[6]                                                                                                                                        ; 269     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[10]                                                                                                                                       ; 269     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal109~1                                                                                                                                      ; 268     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_instr[0].vector_sel2[3]~0                                                                                                            ; 263     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard_dest_bitmap[3][52]~1                                                                                                             ; 263     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_instr[2].pc[5]~0                                                                                                                     ; 263     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard_dest_bitmap[1][10]~0                                                                                                             ; 263     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~7                                                                                                                                                   ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~6                                                                                                                                                   ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~5                                                                                                                                                   ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~4                                                                                                                                                   ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~3                                                                                                                                                   ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~2                                                                                                                                                   ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~1                                                                                                                                                   ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~0                                                                                                                                                   ; 260     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|rollback_dest[2].thread_idx[1]                                                                                                              ; 258     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|rollback_dest[2].thread_idx[0]                                                                                                              ; 258     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|rollback_dest[2].valid                                                                                                                      ; 257     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_en~1                                                                                                                                          ; 256     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|WideNor1~0                                                                                                                                      ; 242     ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|ifd_pc[2]                                                                                                                                       ; 241     ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|ifd_pc[3]                                                                                                                                       ; 241     ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|ifd_pc[4]                                                                                                                                       ; 241     ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_en                                                                                                            ; 240     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][8]~126                                                                                                                             ; 230     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[4][2]                                                                                                                           ; 222     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[8][2]                                                                                                                           ; 221     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[12][2]                                                                                                                          ; 220     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[3][2]                                                                                                                           ; 220     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[1][2]                                                                                                                           ; 220     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[14][2]                                                                                                                          ; 219     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[0][2]                                                                                                                           ; 219     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[9][2]                                                                                                                           ; 218     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[5][2]                                                                                                                           ; 218     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[2][2]                                                                                                                           ; 218     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[10][2]                                                                                                                          ; 217     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[6][2]                                                                                                                           ; 217     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[2][1]                                                                                                                           ; 217     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[15][1]                                                                                                                          ; 216     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[14][1]                                                                                                                          ; 216     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[13][1]                                                                                                                          ; 216     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[13][2]                                                                                                                          ; 216     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[12][1]                                                                                                                          ; 216     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[10][1]                                                                                                                          ; 216     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[7][1]                                                                                                                           ; 216     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[5][1]                                                                                                                           ; 216     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[4][1]                                                                                                                           ; 216     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[3][1]                                                                                                                           ; 216     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[1][1]                                                                                                                           ; 216     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[15][2]                                                                                                                          ; 215     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[11][1]                                                                                                                          ; 215     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[11][2]                                                                                                                          ; 215     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[9][1]                                                                                                                           ; 215     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[8][1]                                                                                                                           ; 215     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[6][1]                                                                                                                           ; 215     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[0][1]                                                                                                                           ; 215     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[7][2]                                                                                                                           ; 214     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[7][0]                                                                                                                           ; 213     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[5][0]                                                                                                                           ; 213     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[15][0]                                                                                                                          ; 211     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[13][0]                                                                                                                          ; 211     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[10][0]                                                                                                                          ; 211     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[14][0]                                                                                                                          ; 210     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[12][0]                                                                                                                          ; 210     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[11][0]                                                                                                                          ; 210     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[8][0]                                                                                                                           ; 210     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[6][0]                                                                                                                           ; 210     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[2][0]                                                                                                                           ; 210     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[1][0]                                                                                                                           ; 210     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[0][0]                                                                                                                           ; 210     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[9][0]                                                                                                                           ; 209     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[4][0]                                                                                                                           ; 209     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[3][0]                                                                                                                           ; 209     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[12][3]                                                                                                                          ; 196     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[4][3]                                                                                                                           ; 196     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[14][3]                                                                                                                          ; 195     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[9][3]                                                                                                                           ; 195     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[8][3]                                                                                                                           ; 195     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[2][3]                                                                                                                           ; 195     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[1][3]                                                                                                                           ; 195     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[15][3]                                                                                                                          ; 194     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[13][3]                                                                                                                          ; 194     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[11][3]                                                                                                                          ; 194     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[3][3]                                                                                                                           ; 194     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[0][3]                                                                                                                           ; 194     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[10][3]                                                                                                                          ; 193     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[7][3]                                                                                                                           ; 193     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[6][3]                                                                                                                           ; 193     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[5][3]                                                                                                                           ; 193     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][8]~135                                                                                                                             ; 192     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][22]~144                                                                                                                            ; 177     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][8]~132                                                                                                                             ; 177     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][8]~127                                                                                                                             ; 177     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][2]~128                                                                                                                             ; 176     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][8]~125                                                                                                                             ; 176     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[13]                                                                                                                                       ; 174     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[12]                                                                                                                                       ; 174     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[11]                                                                                                                                       ; 174     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[10]                                                                                                                                       ; 174     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[9]                                                                                                                                        ; 174     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[8]                                                                                                                                        ; 174     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[7]                                                                                                                                        ; 174     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[6]                                                                                                                                        ; 174     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][22]~142                                                                                                                            ; 162     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|Equal4~3                                                                                                                                        ; 161     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|read_address[10]~2                                                                                                                                          ; 147     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][27]~150                                                                                                                            ; 144     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|read_address[9]~1                                                                                                                                           ; 144     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|read_address[8]~0                                                                                                                                           ; 142     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][27]~151                                                                                                                            ; 135     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|comb~0                                                                                                                                                      ; 135     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|Equal0~0                                                                                                                                        ; 134     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[3].update_store_entry                                                                      ; 132     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[2].update_store_entry                                                                      ; 132     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[1].update_store_entry                                                                      ; 132     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[0].update_store_entry                                                                      ; 132     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|Equal4~1                                                                                                                                        ; 130     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[10]                                                                                                                                       ; 129     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[9]                                                                                                                                        ; 129     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[8]                                                                                                                                        ; 129     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[7]                                                                                                                                        ; 129     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[6]                                                                                                                                        ; 129     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[5]                                                                                                                                        ; 129     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[4]                                                                                                                                        ; 129     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[3]                                                                                                                                        ; 129     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[2]                                                                                                                                        ; 129     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[1]                                                                                                                                        ; 129     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[0]                                                                                                                                        ; 129     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[0]                                                                                                                                 ; 129     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[1]                                                                                                                                 ; 129     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector474~3                                                                                                                                   ; 128     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector450~0                                                                                                                                   ; 128     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0|altsyncram_2ds:auto_generated|ram_block1a0~0                                                                        ; 128     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal14~2                                                                                                                                   ; 127     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal14~0                                                                                                                                   ; 127     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[3]                                                                                                                                 ; 125     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal14~1                                                                                                                                   ; 124     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].rollback_this_thread                                                                                                    ; 124     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[2]                                                                                                                                 ; 124     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Selector35~2                                                                                                                                  ; 121     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_request_addr.offset[4]                                                                                                                       ; 121     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_request_addr.offset[5]                                                                                                                       ; 121     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_request_addr.offset[2]                                                                                                                       ; 121     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_request_addr.offset[3]                                                                                                                       ; 121     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Selector34~0                                                                                                                                  ; 121     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Selector33~1                                                                                                                                  ; 121     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Selector32~0                                                                                                                                  ; 121     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_subcycle[2]                                                                                                                              ; 121     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_subcycle[3]                                                                                                                              ; 121     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_subcycle[0]                                                                                                                              ; 121     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_subcycle[1]                                                                                                                              ; 121     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][2]~154                                                                                                                             ; 113     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|Equal0~1                                                                                                                                        ; 113     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Selector8~21                                                                                                                                    ; 112     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][22]~148                                                                                                                            ; 112     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|word_store_mask~1                                                                                                                               ; 111     ;
; ~GND                                                                                                                                                                                                                  ; 107     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|is_imulh~6                                                                                                                                      ; 100     ;
; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.thread_idx[0]                                                                                                                                                           ; 100     ;
; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.thread_idx[1]                                                                                                                                                           ; 100     ;
; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.valid                                                                                                                                                                   ; 100     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|Equal0~1                                                                                                                                        ; 99      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][27]~153                                                                                                                            ; 96      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Selector15~33                                                                                                                                   ; 96      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Selector15~31                                                                                                                                   ; 96      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[10]                                                                                                                   ; 82      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[11]                                                                                                                   ; 82      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|altsyncram_nc61:altsyncram4|ram_block7a90                            ; 81      ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|WideOr0~0                                                                                                                                         ; 80      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|WideOr1~9                                                                                                                                       ; 77      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|current_subcycle[3][1]~1                                                                                                                    ; 76      ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|oh_to_idx:oh_to_idx_send_thread|index[0]~0                                                                                                        ; 74      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~3                                                                                                      ; 71      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~2                                                                                                      ; 71      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~1                                                                                                      ; 71      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~0                                                                                                      ; 71      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_fault_access_addr[25]~0                                                                                                                          ; 70      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[3].can_write_combine                                                                       ; 69      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[2].can_write_combine                                                                       ; 69      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[1].can_write_combine                                                                       ; 69      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[0].can_write_combine                                                                       ; 69      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[10]~3                                                                                                                                     ; 68      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[10]~2                                                                                                                                     ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[0]~3                                                                                                                       ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[2]~2                                                                                                                       ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[3]~1                                                                                                                       ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[1]~0                                                                                                                       ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a152                                  ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a97                                   ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always25~3                                                                                                                                  ; 67      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always25~2                                                                                                                                  ; 67      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always25~1                                                                                                                                  ; 67      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always25~0                                                                                                                                  ; 67      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a163                                  ; 67      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_valid~7                                                                                                                                        ; 66      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_valid~5                                                                                                                                        ; 66      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_valid~3                                                                                                                                        ; 66      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_valid~0                                                                                                                                        ; 66      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|WideNor976~0                                                                                                                                    ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_valid~6                                                                                                                                       ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_valid~4                                                                                                                                       ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_valid~2                                                                                                                                       ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_valid~0                                                                                                                                       ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[75]  ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[76]  ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[77]  ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[75]  ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[76]  ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[77]  ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[75]  ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[76]  ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[77]  ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[75]  ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[76]  ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[77]  ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[13].op1_is_larger                                                                                                                ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[4].op1_is_larger                                                                                                                 ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always3~3                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always3~2                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always3~1                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always3~0                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal22~2                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal21~2                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal18~2                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal19~2                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal22~1                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal21~1                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal18~1                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal19~1                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal22~0                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal21~0                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal18~0                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal19~0                                                                                                                                   ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[12].op1_is_larger                                                                                                                ; 63      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[8].op1_is_larger                                                                                                                 ; 63      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[7].op1_is_larger                                                                                                                 ; 63      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[5].op1_is_larger                                                                                                                 ; 63      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[3].op1_is_larger                                                                                                                 ; 63      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[2].op1_is_larger                                                                                                                 ; 63      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[1].op1_is_larger                                                                                                                 ; 63      ;
; vga_controller:vga_controller|axi_state[1]                                                                                                                                                                            ; 63      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a174                                  ; 63      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a108                                  ; 63      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a119                                  ; 63      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a86                                   ; 63      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[15].op1_is_larger                                                                                                                ; 62      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[11].op1_is_larger                                                                                                                ; 62      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[9].op1_is_larger                                                                                                                 ; 62      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[6].op1_is_larger                                                                                                                 ; 62      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[0].op1_is_larger                                                                                                                 ; 62      ;
; vga_controller:vga_controller|axi_state[0]                                                                                                                                                                            ; 62      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[14].op1_is_larger                                                                                                                ; 61      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[10].op1_is_larger                                                                                                                ; 61      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|writeback_way[1]~0                                                                                                                                          ; 61      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[9][2]                                                                                                                        ; 60      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[8][2]                                                                                                                        ; 60      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[7][2]                                                                                                                        ; 60      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[6][2]                                                                                                                        ; 60      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[5][2]                                                                                                                        ; 60      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[4][2]                                                                                                                        ; 60      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[3][2]                                                                                                                        ; 60      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[2][2]                                                                                                                        ; 60      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[1][2]                                                                                                                        ; 60      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[0][2]                                                                                                                        ; 60      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a20                                   ; 60      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9                                    ; 59      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|writeback_way[0]~1                                                                                                                                          ; 58      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a53                                   ; 58      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a31                                   ; 58      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[9][3]                                                                                                                        ; 57      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[8][3]                                                                                                                        ; 57      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[7][3]                                                                                                                        ; 57      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[6][3]                                                                                                                        ; 57      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[5][3]                                                                                                                        ; 57      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[4][3]                                                                                                                        ; 57      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[3][3]                                                                                                                        ; 57      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[2][3]                                                                                                                        ; 57      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[1][3]                                                                                                                        ; 57      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[0][3]                                                                                                                        ; 57      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a130                                  ; 57      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a141                                  ; 57      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][3]                                                                                                                       ; 56      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][3]                                                                                                                       ; 56      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][3]                                                                                                                       ; 56      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][3]                                                                                                                       ; 56      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][3]                                                                                                                       ; 56      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][3]                                                                                                                       ; 56      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a64                                   ; 56      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|Equal0~1                                                                                                                                        ; 55      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2_response.address[7]                                                                                                                                  ; 55      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_rollback_pc[31]~8                                                                                                                                ; 55      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a75                                   ; 55      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a42                                   ; 55      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Mux24~1                                                                                                                                           ; 54      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2_response.address[6]                                                                                                                                  ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][2]                                                                                                                       ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][2]                                                                                                                       ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][2]                                                                                                                       ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][2]                                                                                                                       ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][2]                                                                                                                       ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][2]                                                                                                                       ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|request_addr_nxt.set_idx[1]~2                                                                                                                     ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Mux25~1                                                                                                                                           ; 53      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[3][4]                                                                                                                           ; 53      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[2][4]                                                                                                                           ; 53      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[0][4]                                                                                                                           ; 53      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|request_addr_nxt.set_idx[2]~4                                                                                                                     ; 53      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|request_addr_nxt.set_idx[0]~0                                                                                                                     ; 53      ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.immediate_value[19]                                                                                                ; 52      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[12][3]                                                                                                                           ; 52      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[15][4]                                                                                                                          ; 52      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[7][4]                                                                                                                           ; 52      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[11][3]                                                                                                                           ; 51      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[1][3]                                                                                                                            ; 51      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|oh_to_idx:oh_to_idx_selected_thread|index[0]~1                                                                                                    ; 51      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[13][4]                                                                                                                          ; 51      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[5][4]                                                                                                                           ; 51      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[4][4]                                                                                                                           ; 51      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|request_addr_nxt.set_idx[4]~8                                                                                                                     ; 51      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.alu_op[2]                                                                                                                       ; 50      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.id[1]                                                                                                                                             ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|oh_to_idx:oh_to_idx_selected_thread|index[1]~0                                                                                                    ; 50      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2_response.address[8]                                                                                                                                  ; 50      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2_response.address[9]                                                                                                                                  ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_thread_idx[0]                                                                                                                            ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_thread_idx[1]                                                                                                                            ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[11][4]                                                                                                                          ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[10][4]                                                                                                                          ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_thread_idx[1]                                                                                                                          ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_thread_idx[0]                                                                                                                          ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_reg[4]                                                                                                                                 ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_reg[3]                                                                                                                                 ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_reg[2]                                                                                                                                 ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_reg[1]                                                                                                                                 ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_reg[0]                                                                                                                                 ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[5].add_is_subnormal                                                                                                              ; 49      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.id[0]                                                                                                                                             ; 49      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction_valid                                                                                                                           ; 49      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Mux23~1                                                                                                                                           ; 49      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Mux22~1                                                                                                                                           ; 49      ;
; sdram_controller:sdram_controller|Equal0~4                                                                                                                                                                            ; 49      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[12][4]                                                                                                                          ; 49      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[9][4]                                                                                                                           ; 49      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[1][4]                                                                                                                           ; 49      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[4][3]                                                                                                                            ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[1][2]                                                                                                                            ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction_valid                                                                                                                            ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[14][4]                                                                                                                          ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[6][4]                                                                                                                           ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][31]                                                                                                                          ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][31]                                                                                                                          ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][31]                                                                                                                          ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[15][3]                                                                                                                           ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[11].add_is_subnormal                                                                                                             ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[10][3]                                                                                                                           ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[9][3]                                                                                                                            ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[6].add_is_subnormal                                                                                                              ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[4].add_is_subnormal                                                                                                              ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[3][3]                                                                                                                            ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[3].add_is_subnormal                                                                                                              ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[2].add_is_subnormal                                                                                                              ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[1].add_is_subnormal                                                                                                              ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][1]                                                                                                                       ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][1]                                                                                                                       ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][1]                                                                                                                       ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][1]                                                                                                                       ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][1]                                                                                                                       ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][1]                                                                                                                       ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[8][4]                                                                                                                           ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][31]                                                                                                                          ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][31]                                                                                                                         ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][31]                                                                                                                         ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][31]                                                                                                                         ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][31]                                                                                                                          ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][31]                                                                                                                          ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][31]                                                                                                                          ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[13][3]                                                                                                                           ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[7][3]                                                                                                                            ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[7].add_is_subnormal                                                                                                              ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[6][3]                                                                                                                            ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[5][3]                                                                                                                            ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[3][2]                                                                                                                            ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[2][3]                                                                                                                            ; 46      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2_response.address[11]                                                                                                                                 ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][0]                                                                                                                       ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][0]                                                                                                                       ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][0]                                                                                                                       ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][0]                                                                                                                       ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][0]                                                                                                                       ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][0]                                                                                                                       ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][31]                                                                                                                          ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][31]                                                                                                                         ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][31]                                                                                                                          ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][31]                                                                                                                         ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][31]                                                                                                                          ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][31]                                                                                                                         ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[14][3]                                                                                                                           ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[12].add_is_subnormal                                                                                                             ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[8][2]                                                                                                                            ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal109~0                                                                                                                                      ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Mux20~1                                                                                                                                           ; 45      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2_response.address[10]                                                                                                                                 ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][4]                                                                                                                       ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[9][0]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[9][1]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[8][0]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[8][1]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[7][0]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[7][1]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[6][0]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[6][1]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[5][0]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[5][1]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[4][0]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[4][1]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[3][0]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[3][1]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[2][0]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[2][1]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[1][0]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[1][1]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[0][0]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[0][1]                                                                                                                        ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|request_addr_nxt.set_idx[3]~6                                                                                                                     ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|ifd_pc[5]                                                                                                                                       ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[14].add_is_subnormal                                                                                                             ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[11][2]                                                                                                                           ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[10][2]                                                                                                                           ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[9].add_is_subnormal                                                                                                              ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[8][3]                                                                                                                            ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[8][1]                                                                                                                            ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[8][0]                                                                                                                            ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[7][2]                                                                                                                            ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[0][3]                                                                                                                            ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[0].add_is_subnormal                                                                                                              ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Mux21~1                                                                                                                                           ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][4]                                                                                                                       ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][4]                                                                                                                       ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][4]                                                                                                                       ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][4]                                                                                                                       ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][4]                                                                                                                       ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[15].add_is_subnormal                                                                                                             ; 43      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[14][2]                                                                                                                           ; 43      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[13][2]                                                                                                                           ; 43      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[13].add_is_subnormal                                                                                                             ; 43      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[12][2]                                                                                                                           ; 43      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[9][2]                                                                                                                            ; 43      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[8].add_is_subnormal                                                                                                              ; 43      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[5][2]                                                                                                                            ; 43      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[4][2]                                                                                                                            ; 43      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[2][2]                                                                                                                            ; 43      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[0][2]                                                                                                                            ; 43      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|can_issue_thread[1]                                                                                                                         ; 43      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[15][2]                                                                                                                           ; 42      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[10].add_is_subnormal                                                                                                             ; 42      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[6][2]                                                                                                                            ; 42      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_creg_read_val[8]~2                                                                                                                           ; 42      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_creg_read_val[8]~1                                                                                                                           ; 42      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|oh_to_idx:oh_to_idx_send_grant|index[1]~0                                                        ; 42      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[6][0]                                                                                                                            ; 41      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[5][1]                                                                                                                            ; 41      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|oh_to_idx:oh_to_idx_send_grant|index[0]~1                                                        ; 41      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[0][1]                                                                                                                            ; 41      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|can_issue_thread[2]                                                                                                                         ; 41      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[12][1]                                                                                                                           ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[7][1]                                                                                                                            ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[7][0]                                                                                                                            ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[6][1]                                                                                                                            ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[5][0]                                                                                                                            ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[3][0]                                                                                                                            ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[3][1]                                                                                                                            ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[1][1]                                                                                                                            ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|oh_to_idx:oh_to_idx_send_grant|index[0]~1                                                        ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|oh_to_idx:oh_to_idx_send_grant|index[1]~0                                                        ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[0][0]                                                                                                                            ; 40      ;
; vga_controller:vga_controller|vga_timing_generator:timing_generator|new_frame                                                                                                                                         ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|always0~9                                                                                                                                           ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[15][0]                                                                                                                           ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[14][1]                                                                                                                           ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[14][0]                                                                                                                           ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[13][1]                                                                                                                           ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[10][1]                                                                                                                           ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[10][0]                                                                                                                           ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[9][1]                                                                                                                            ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[4][1]                                                                                                                            ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[4][0]                                                                                                                            ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[2][1]                                                                                                                            ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[1][0]                                                                                                                            ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter|grant_oh[1]~1                                                                                                 ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_request_addr.set_idx[0]                                                                                                                        ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_request_addr.set_idx[1]                                                                                                                        ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_request_addr.set_idx[2]                                                                                                                        ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_request_addr.set_idx[4]                                                                                                                        ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_request_addr.set_idx[5]                                                                                                                        ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_request_addr.set_idx[3]                                                                                                                        ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[15][22]                                                                                                                         ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[13][22]                                                                                                                         ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[10][22]                                                                                                                         ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[7][22]                                                                                                                          ; 39      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.valid                                                                                                                                             ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][30]                                                                                                                          ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[15][1]                                                                                                                           ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[13][0]                                                                                                                           ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[9][0]                                                                                                                            ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[2][0]                                                                                                                            ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter|grant_oh[2]~7                                                                                                 ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.memory_access_type[3]                                                                                                              ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.memory_access_type[2]                                                                                                              ; 38      ;
; axi_interconnect:axi_interconnect|read_selected_master                                                                                                                                                                ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[8][4]                                                                                                                        ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[7][4]                                                                                                                        ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[6][4]                                                                                                                        ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|request_addr_nxt.set_idx[5]~10                                                                                                                    ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][30]                                                                                                                         ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][30]                                                                                                                          ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][30]                                                                                                                          ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][30]                                                                                                                          ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][30]                                                                                                                         ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][30]                                                                                                                          ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][30]                                                                                                                         ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][30]                                                                                                                          ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][30]                                                                                                                         ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][30]                                                                                                                         ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][30]                                                                                                                          ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][30]                                                                                                                          ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][30]                                                                                                                         ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][30]                                                                                                                          ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][30]                                                                                                                          ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[15][5]                                                                                                                           ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[11][1]                                                                                                                           ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[9][5]                                                                                                                            ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter|grant_oh[0]~8                                                                                                 ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter|grant_oh[2]~3                                                                                                 ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|can_issue_thread[0]                                                                                                                         ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[9][4]                                                                                                                        ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[5][4]                                                                                                                        ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[4][4]                                                                                                                        ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[3][4]                                                                                                                        ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[2][4]                                                                                                                        ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[1][4]                                                                                                                        ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[0][4]                                                                                                                        ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[14][22]                                                                                                                         ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[12][22]                                                                                                                         ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[9][22]                                                                                                                          ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[8][22]                                                                                                                          ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[6][22]                                                                                                                          ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[5][22]                                                                                                                          ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][1]                                                                                                                           ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[14][5]                                                                                                                           ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[11][0]                                                                                                                           ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[8][5]                                                                                                                            ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.is_load                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|ts_thread_idx[1]                                                                                                                            ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|ts_thread_idx[0]                                                                                                                            ; 36      ;
; vga_controller:vga_controller|vram_addr[27]~0                                                                                                                                                                         ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_instruction.branch_type[0]                                                                                                               ; 36      ;
; sdram_controller:sdram_controller|always1~4                                                                                                                                                                           ; 36      ;
; sdram_controller:sdram_controller|always1~2                                                                                                                                                                           ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[11][22]                                                                                                                         ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[4][22]                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[3][22]                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[2][22]                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[1][22]                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][29]                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][29]                                                                                                                         ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][29]                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|Mux4~20                                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[3][0]~3                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[0][0]~2                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[1][0]~1                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[2][0]~0                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[12][0]                                                                                                                           ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[10][5]                                                                                                                           ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[7][5]                                                                                                                            ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[3][5]                                                                                                                            ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[0][5]                                                                                                                            ; 35      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[13]                                                                                                                                     ; 35      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[12]                                                                                                                                     ; 35      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[11]                                                                                                                                     ; 35      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[10]                                                                                                                                     ; 35      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[9]                                                                                                                                      ; 35      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[8]                                                                                                                                      ; 35      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[7]                                                                                                                                      ; 35      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[6]                                                                                                                                      ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][5]                                                                                                                       ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][5]                                                                                                                       ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][5]                                                                                                                       ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][5]                                                                                                                       ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][5]                                                                                                                       ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][5]                                                                                                                       ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[14][30]                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[12][30]                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[9][30]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[8][30]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[6][30]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[4][30]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[3][30]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[2][30]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[1][30]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][1]                                                                                                                           ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][1]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][1]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][1]                                                                                                                           ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][1]                                                                                                                           ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][1]                                                                                                                           ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][1]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][1]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][28]                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][28]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][29]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][29]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][29]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][29]                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][29]                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][29]                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][29]                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][29]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][29]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][29]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][29]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][29]                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][29]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][28]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][25]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][24]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][23]                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][7]                                                                                                                           ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][6]                                                                                                                           ; 35      ;
; sdram_controller:sdram_controller|read_address[24]~89                                                                                                                                                                 ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[15]                                                                                                                        ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[14]                                                                                                                        ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[13]                                                                                                                        ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[12]                                                                                                                        ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[11]                                                                                                                        ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[10]                                                                                                                        ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[9]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[8]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[7]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[6]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[5]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[4]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[3]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[2]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[1]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[0]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|Mux7~20                                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[13][5]                                                                                                                           ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[6][5]                                                                                                                            ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[31]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[30]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[29]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[28]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[27]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[26]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[25]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[24]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[23]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[22]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[21]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[20]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[19]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[18]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[17]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[16]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[15]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[14]                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[8]                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[9]                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[6]                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[7]                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|always64~2                                                                                                                                      ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|axi_bus.m_awvalid                                                                                                                             ; 34      ;
; sdram_controller:sdram_controller|write_address[10]~45                                                                                                                                                                ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[11][30]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[0][30]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][1]                                                                                                                           ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][1]                                                                                                                           ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][1]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][1]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][1]                                                                                                                           ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][1]                                                                                                                           ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][1]                                                                                                                           ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][23]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][23]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][23]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][23]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][23]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][23]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][23]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][23]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][23]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][23]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][23]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][23]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][23]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][23]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][23]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][24]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][24]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][24]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][24]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][24]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][24]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][24]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][24]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][24]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][24]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][24]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][24]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][24]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][24]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][24]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][25]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][25]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][25]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][25]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][25]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][25]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][25]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][25]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][25]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][25]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][25]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][25]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][25]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][25]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][25]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][28]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][28]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][28]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][28]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][28]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][28]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][28]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][28]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][28]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][28]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][28]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][28]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][28]                                                                                                                         ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][27]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][26]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][15]                                                                                                                          ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][8]                                                                                                                           ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][5]                                                                                                                           ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][4]                                                                                                                           ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][3]                                                                                                                           ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][2]                                                                                                                           ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_rollback_pc[31]~106                                                                                                                              ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.alu_op[1]                                                                                                                       ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.alu_op[0]                                                                                                                       ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal101~1                                                                                                                                      ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal87~1                                                                                                                                       ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal66~1                                                                                                                                       ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal59~1                                                                                                                                       ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal45~1                                                                                                                                       ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal24~1                                                                                                                                       ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][2]~174                                                                                                                             ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][2]~173                                                                                                                             ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[1][5]                                                                                                                            ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][8]~123                                                                                                                             ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter|grant_oh[0]~6                                                                                                 ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter|grant_oh[1]~4                                                                                                 ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[2]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[1]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[0]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|WideOr0~0                                                                                                       ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[88]  ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[89]  ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[100] ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[101] ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[88]  ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[89]  ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[100] ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[101] ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[88]  ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[89]  ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[100] ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[101] ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[88]  ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[89]  ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[100] ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|q_b[101] ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[0][22]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][4]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][5]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][6]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][6]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][6]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][6]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][6]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][6]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][6]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][6]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][6]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][6]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][6]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][6]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][6]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][6]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][6]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][7]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][7]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][7]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][7]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][7]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][7]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][7]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][7]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][7]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][7]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][7]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][7]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][7]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][7]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][7]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][26]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][26]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][26]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][26]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][26]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][26]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][26]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][26]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][26]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][26]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][26]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][26]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][26]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][26]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][26]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][27]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][27]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][27]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][27]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][27]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][27]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][27]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][27]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][27]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][27]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][27]                                                                                                                         ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][27]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][27]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][27]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][27]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][16]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][14]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][13]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][12]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][11]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][10]                                                                                                                          ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][9]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][0]                                                                                                                           ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][2]~499                                                                                                                             ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][2]~484                                                                                                                             ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_rollback_pc[31]~107                                                                                                                              ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Equal0~0                                                                                                                                        ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~23                                                                                                                                   ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~22                                                                                                                                   ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~21                                                                                                                                   ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~20                                                                                                                                   ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~19                                                                                                                                   ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~18                                                                                                                                   ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~17                                                                                                                                   ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~16                                                                                                                                   ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~15                                                                                                                                   ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~13                                                                                                                                   ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~11                                                                                                                                   ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~9                                                                                                                                    ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~7                                                                                                                                    ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~5                                                                                                                                    ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~3                                                                                                                                    ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~1                                                                                                                                    ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|Mux3~20                                                                                                                                         ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_access_addr~195                                                                                                                           ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_access_addr~194                                                                                                                           ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_access_addr~193                                                                                                                           ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_access_addr~192                                                                                                                           ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|Equal143~1                                                                                                                                      ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[12][5]                                                                                                                           ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal80~1                                                                                                                                       ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|Equal3~0                                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal31~2                                                                                                                                       ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][2]~169                                                                                                                             ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Selector15~92                                                                                                                                   ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal10~3                                                                                                                                       ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][29]~163                                                                                                                            ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][29]~162                                                                                                                            ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][29]~161                                                                                                                            ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][29]~158                                                                                                                            ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_fault_handler[0]~0                                                                                                                           ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_creg_read_val[23]~0                                                                                                                          ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_set[5]                                                                                                                       ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_set[4]                                                                                                                       ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_set[3]                                                                                                                       ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_set[2]                                                                                                                       ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_set[1]                                                                                                                       ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_set[0]                                                                                                                       ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal3~1                                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[0][25]~15                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_rollback_pc[31]~9                                                                                                                                ; 32      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|comb~19                                                                                   ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.mask_src[1]                                                                                                                ; 32      ;
; sdram_controller:sdram_controller|output_enable~0                                                                                                                                                                     ; 32      ;
; uart:uart|uart_transmit:uart_transmit|baud_divider[1]~35                                                                                                                                                              ; 32      ;
; uart:uart|uart_transmit:uart_transmit|baud_divider[1]~34                                                                                                                                                              ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[3].value[5]~0                                                                                                                     ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[0].value[7]~0                                                                                                                     ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[1].value[4]~0                                                                                                                     ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[2].value[4]~2                                                                                                                     ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[15][20]                                                                                                                         ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[15][30]                                                                                                                         ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[13][20]                                                                                                                         ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[13][30]                                                                                                                         ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[10][20]                                                                                                                         ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[10][30]                                                                                                                         ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[7][20]                                                                                                                          ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[7][30]                                                                                                                          ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[5][18]                                                                                                                          ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[4][18]                                                                                                                          ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[3][18]                                                                                                                          ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[2][18]                                                                                                                          ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[31]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[30]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[29]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[28]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[27]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[26]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[25]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[24]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[23]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[22]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[21]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[20]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[19]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[18]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[17]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[16]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[15]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[14]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[13]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[12]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[11]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[10]                                                                                                                        ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[9]                                                                                                                         ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[8]                                                                                                                         ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[7]                                                                                                                         ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[6]                                                                                                                         ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[5]                                                                                                                         ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[4]                                                                                                                         ; 32      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[3]                                                                                                                         ; 32      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|altsyncram:data0|altsyncram_eas:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 512          ; 256          ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 131072  ; 256                         ; 512                         ; 256                         ; 512                         ; 131072              ; 15   ; None ; M9K_X51_Y10_N0, M9K_X37_Y12_N0, M9K_X51_Y11_N0, M9K_X37_Y16_N0, M9K_X37_Y19_N0, M9K_X37_Y20_N0, M9K_X51_Y19_N0, M9K_X51_Y17_N0, M9K_X51_Y20_N0, M9K_X37_Y6_N0, M9K_X37_Y8_N0, M9K_X37_Y4_N0, M9K_X51_Y4_N0, M9K_X51_Y6_N0, M9K_X51_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 3            ; 64           ; 3            ; yes                    ; no                      ; yes                    ; no                      ; 192     ; 64                          ; 3                           ; 64                          ; 3                           ; 192                 ; 1    ; None ; M9K_X15_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1    ; None ; M9K_X15_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1    ; None ; M9K_X15_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1    ; None ; M9K_X15_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1    ; None ; M9K_X15_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1    ; None ; M9K_X15_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1    ; None ; M9K_X15_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1    ; None ; M9K_X15_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1    ; None ; M9K_X15_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 192          ; 2            ; 192          ; yes                    ; no                      ; yes                    ; yes                     ; 384     ; 2                           ; 192                         ; 2                           ; 192                         ; 384                 ; 6    ; None ; M9K_X64_Y64_N0, M9K_X104_Y66_N0, M9K_X51_Y65_N0, M9K_X104_Y59_N0, M9K_X64_Y43_N0, M9K_X78_Y57_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_t7m:auto_generated|altsyncram_5o31:altsyncram4|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 224          ; 3            ; 224          ; yes                    ; no                      ; yes                    ; yes                     ; 672     ; 3                           ; 224                         ; 3                           ; 224                         ; 672                 ; 7    ; None ; M9K_X64_Y63_N0, M9K_X64_Y55_N0, M9K_X104_Y62_N0, M9K_X64_Y67_N0, M9K_X104_Y68_N0, M9K_X64_Y61_N0, M9K_X104_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|altsyncram_nc61:altsyncram4|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 549          ; 3            ; 549          ; yes                    ; no                      ; yes                    ; yes                     ; 1647    ; 3                           ; 549                         ; 3                           ; 549                         ; 1647                ; 16   ; None ; M9K_X64_Y11_N0, M9K_X37_Y15_N0, M9K_X37_Y13_N0, M9K_X37_Y22_N0, M9K_X37_Y17_N0, M9K_X37_Y21_N0, M9K_X37_Y23_N0, M9K_X51_Y21_N0, M9K_X51_Y23_N0, M9K_X51_Y22_N0, M9K_X37_Y10_N0, M9K_X37_Y7_N0, M9K_X37_Y5_N0, M9K_X51_Y5_N0, M9K_X51_Y13_N0, M9K_X64_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|altsyncram:data0|altsyncram_eas:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 512          ; 256          ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 131072  ; 256                         ; 512                         ; 256                         ; 512                         ; 131072              ; 15   ; None ; M9K_X37_Y1_N0, M9K_X37_Y3_N0, M9K_X37_Y2_N0, M9K_X51_Y14_N0, M9K_X51_Y16_N0, M9K_X51_Y12_N0, M9K_X37_Y9_N0, M9K_X37_Y11_N0, M9K_X51_Y18_N0, M9K_X51_Y15_N0, M9K_X37_Y14_N0, M9K_X37_Y18_N0, M9K_X51_Y2_N0, M9K_X51_Y1_N0, M9K_X51_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 3            ; 64           ; 3            ; yes                    ; no                      ; yes                    ; no                      ; 192     ; 64                          ; 3                           ; 64                          ; 3                           ; 192                 ; 1    ; None ; M9K_X15_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1    ; None ; M9K_X15_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1    ; None ; M9K_X15_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1    ; None ; M9K_X15_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1    ; None ; M9K_X15_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X78_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None ; M9K_X64_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 135          ; 8            ; 135          ; yes                    ; no                      ; yes                    ; no                      ; 1080    ; 8                           ; 135                         ; 8                           ; 135                         ; 1080                ; 4    ; None ; M9K_X78_Y7_N0, M9K_X78_Y2_N0, M9K_X64_Y2_N0, M9K_X64_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 135          ; 8            ; 135          ; yes                    ; no                      ; yes                    ; no                      ; 1080    ; 8                           ; 135                         ; 8                           ; 135                         ; 1080                ; 4    ; None ; M9K_X78_Y5_N0, M9K_X78_Y1_N0, M9K_X64_Y1_N0, M9K_X64_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 135          ; 8            ; 135          ; yes                    ; no                      ; yes                    ; no                      ; 1080    ; 8                           ; 135                         ; 8                           ; 135                         ; 1080                ; 4    ; None ; M9K_X78_Y6_N0, M9K_X78_Y3_N0, M9K_X64_Y3_N0, M9K_X64_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 135          ; 8            ; 135          ; yes                    ; no                      ; yes                    ; no                      ; 1080    ; 8                           ; 135                         ; 8                           ; 135                         ; 1080                ; 4    ; None ; M9K_X78_Y8_N0, M9K_X78_Y4_N0, M9K_X64_Y4_N0, M9K_X64_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 617          ; 8            ; 617          ; yes                    ; no                      ; yes                    ; no                      ; 4936    ; 8                           ; 611                         ; 8                           ; 611                         ; 4888                ; 17   ; None ; M9K_X15_Y37_N0, M9K_X15_Y30_N0, M9K_X15_Y18_N0, M9K_X15_Y17_N0, M9K_X15_Y19_N0, M9K_X15_Y29_N0, M9K_X37_Y30_N0, M9K_X37_Y34_N0, M9K_X37_Y35_N0, M9K_X37_Y42_N0, M9K_X15_Y45_N0, M9K_X15_Y41_N0, M9K_X15_Y43_N0, M9K_X15_Y51_N0, M9K_X15_Y56_N0, M9K_X37_Y50_N0, M9K_X37_Y53_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|altsyncram_le81:FIFOram|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 538          ; 8            ; 538          ; yes                    ; no                      ; yes                    ; no                      ; 4304    ; 8                           ; 538                         ; 8                           ; 538                         ; 4304                ; 15   ; None ; M9K_X15_Y31_N0, M9K_X15_Y33_N0, M9K_X15_Y32_N0, M9K_X15_Y35_N0, M9K_X37_Y40_N0, M9K_X37_Y41_N0, M9K_X37_Y47_N0, M9K_X37_Y48_N0, M9K_X15_Y49_N0, M9K_X15_Y48_N0, M9K_X15_Y47_N0, M9K_X15_Y52_N0, M9K_X15_Y60_N0, M9K_X15_Y59_N0, M9K_X15_Y53_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0|altsyncram_2ds:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 512          ; 2048         ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 1048576 ; 2048                        ; 512                         ; 2048                        ; 512                         ; 1048576             ; 128  ; None ; M9K_X51_Y37_N0, M9K_X51_Y30_N0, M9K_X37_Y29_N0, M9K_X51_Y36_N0, M9K_X37_Y28_N0, M9K_X51_Y32_N0, M9K_X37_Y33_N0, M9K_X37_Y25_N0, M9K_X51_Y31_N0, M9K_X64_Y33_N0, M9K_X37_Y26_N0, M9K_X15_Y34_N0, M9K_X37_Y31_N0, M9K_X51_Y33_N0, M9K_X37_Y24_N0, M9K_X51_Y24_N0, M9K_X37_Y27_N0, M9K_X64_Y24_N0, M9K_X51_Y29_N0, M9K_X51_Y35_N0, M9K_X51_Y28_N0, M9K_X51_Y25_N0, M9K_X51_Y26_N0, M9K_X51_Y27_N0, M9K_X37_Y32_N0, M9K_X64_Y26_N0, M9K_X51_Y34_N0, M9K_X37_Y36_N0, M9K_X37_Y37_N0, M9K_X64_Y34_N0, M9K_X64_Y36_N0, M9K_X64_Y35_N0, M9K_X64_Y59_N0, M9K_X64_Y38_N0, M9K_X64_Y41_N0, M9K_X37_Y38_N0, M9K_X51_Y40_N0, M9K_X37_Y39_N0, M9K_X64_Y40_N0, M9K_X51_Y46_N0, M9K_X51_Y38_N0, M9K_X51_Y39_N0, M9K_X51_Y44_N0, M9K_X64_Y37_N0, M9K_X51_Y41_N0, M9K_X64_Y58_N0, M9K_X64_Y42_N0, M9K_X64_Y47_N0, M9K_X51_Y45_N0, M9K_X64_Y39_N0, M9K_X51_Y43_N0, M9K_X64_Y50_N0, M9K_X64_Y48_N0, M9K_X51_Y48_N0, M9K_X64_Y53_N0, M9K_X64_Y56_N0, M9K_X51_Y42_N0, M9K_X64_Y45_N0, M9K_X64_Y44_N0, M9K_X51_Y67_N0, M9K_X64_Y52_N0, M9K_X64_Y46_N0, M9K_X64_Y49_N0, M9K_X64_Y51_N0, M9K_X37_Y55_N0, M9K_X51_Y49_N0, M9K_X37_Y45_N0, M9K_X37_Y57_N0, M9K_X37_Y49_N0, M9K_X15_Y67_N0, M9K_X15_Y68_N0, M9K_X37_Y66_N0, M9K_X15_Y71_N0, M9K_X37_Y44_N0, M9K_X15_Y46_N0, M9K_X51_Y66_N0, M9K_X51_Y53_N0, M9K_X15_Y66_N0, M9K_X51_Y50_N0, M9K_X37_Y54_N0, M9K_X37_Y52_N0, M9K_X51_Y69_N0, M9K_X51_Y52_N0, M9K_X37_Y43_N0, M9K_X15_Y50_N0, M9K_X37_Y46_N0, M9K_X51_Y47_N0, M9K_X51_Y51_N0, M9K_X51_Y55_N0, M9K_X51_Y62_N0, M9K_X51_Y54_N0, M9K_X51_Y61_N0, M9K_X15_Y70_N0, M9K_X15_Y65_N0, M9K_X15_Y72_N0, M9K_X37_Y51_N0, M9K_X64_Y54_N0, M9K_X37_Y67_N0, M9K_X51_Y71_N0, M9K_X15_Y62_N0, M9K_X15_Y69_N0, M9K_X37_Y70_N0, M9K_X51_Y72_N0, M9K_X51_Y57_N0, M9K_X51_Y60_N0, M9K_X51_Y56_N0, M9K_X51_Y70_N0, M9K_X15_Y63_N0, M9K_X51_Y59_N0, M9K_X15_Y64_N0, M9K_X51_Y64_N0, M9K_X37_Y63_N0, M9K_X37_Y56_N0, M9K_X51_Y68_N0, M9K_X37_Y68_N0, M9K_X37_Y62_N0, M9K_X51_Y63_N0, M9K_X51_Y58_N0, M9K_X37_Y58_N0, M9K_X37_Y64_N0, M9K_X37_Y65_N0, M9K_X37_Y72_N0, M9K_X37_Y71_N0, M9K_X37_Y61_N0, M9K_X37_Y69_N0, M9K_X37_Y59_N0, M9K_X37_Y60_N0, M9K_X64_Y57_N0 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_c4s:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 7            ; 256          ; 7            ; yes                    ; no                      ; yes                    ; no                      ; 1792    ; 256                         ; 7                           ; 256                         ; 7                           ; 1792                ; 1    ; None ; M9K_X15_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1    ; None ; M9K_X15_Y57_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None ; M9K_X15_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1    ; None ; M9K_X15_Y58_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None ; M9K_X15_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1    ; None ; M9K_X15_Y55_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None ; M9K_X15_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1    ; None ; M9K_X15_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None ; M9K_X15_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1    ; None ; M9K_X15_Y54_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None ; M9K_X15_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1    ; None ; M9K_X15_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None ; M9K_X15_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1    ; None ; M9K_X15_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None ; M9K_X15_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1    ; None ; M9K_X15_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None ; M9K_X15_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|altsyncram_5b81:FIFOram|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128     ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X15_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None ; M9K_X15_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None ; M9K_X15_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|altsyncram_5881:FIFOram|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 8            ; 8            ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 64      ; 8                           ; 8                           ; 8                           ; 8                           ; 64                  ; 1    ; None ; M9K_X15_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1    ; None ; M9K_X15_Y61_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 532               ;
; Simple Multipliers (18-bit)           ; 64          ; 1                   ; 266               ;
; Embedded Multiplier Blocks            ; 64          ; --                  ; 266               ;
; Embedded Multiplier 9-bit elements    ; 128         ; 2                   ; 532               ;
; Signed Embedded Multipliers           ; 16          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 16          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 32          ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                       ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|w589w[0]      ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y60_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1  ;                            ; DSPMULT_X44_Y60_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_out4      ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y61_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3  ;                            ; DSPMULT_X44_Y61_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_out6      ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y57_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5  ;                            ; DSPMULT_X44_Y57_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_out8      ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y59_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult7  ;                            ; DSPMULT_X44_Y59_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|w589w[0]      ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y67_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult1  ;                            ; DSPMULT_X71_Y67_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_out4      ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y66_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult3  ;                            ; DSPMULT_X71_Y66_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_out6      ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y68_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult5  ;                            ; DSPMULT_X71_Y68_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_out8      ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y65_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated|mac_mult7  ;                            ; DSPMULT_X71_Y65_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|w589w[0]      ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult1  ;                            ; DSPMULT_X93_Y16_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_out4      ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult3  ;                            ; DSPMULT_X93_Y15_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_out6      ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult5  ;                            ; DSPMULT_X93_Y14_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_out8      ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated|mac_mult7  ;                            ; DSPMULT_X93_Y11_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|w589w[0]      ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y69_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult1  ;                            ; DSPMULT_X93_Y69_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_out4      ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y72_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult3  ;                            ; DSPMULT_X93_Y72_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_out6      ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y68_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult5  ;                            ; DSPMULT_X93_Y68_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_out8      ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y71_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated|mac_mult7  ;                            ; DSPMULT_X93_Y71_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|w589w[0]      ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y72_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult1  ;                            ; DSPMULT_X71_Y72_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_out4      ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y71_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult3  ;                            ; DSPMULT_X71_Y71_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_out6      ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y70_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult5  ;                            ; DSPMULT_X71_Y70_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_out8      ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y69_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated|mac_mult7  ;                            ; DSPMULT_X71_Y69_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|w589w[0]      ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult1  ;                            ; DSPMULT_X93_Y17_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_out4      ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult3  ;                            ; DSPMULT_X93_Y21_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_out6      ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult5  ;                            ; DSPMULT_X93_Y20_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_out8      ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated|mac_mult7  ;                            ; DSPMULT_X93_Y19_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|w589w[0]      ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y61_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult1  ;                            ; DSPMULT_X22_Y61_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_out4      ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y56_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult3  ;                            ; DSPMULT_X22_Y56_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_out6      ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y60_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult5  ;                            ; DSPMULT_X22_Y60_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_out8      ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y57_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated|mac_mult7  ;                            ; DSPMULT_X22_Y57_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|w589w[0]      ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y63_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult1  ;                            ; DSPMULT_X93_Y63_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_out4      ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y64_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult3  ;                            ; DSPMULT_X71_Y64_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_out6      ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y63_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult5  ;                            ; DSPMULT_X71_Y63_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_out8      ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y62_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated|mac_mult7  ;                            ; DSPMULT_X71_Y62_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|w589w[0]      ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y55_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult1  ;                            ; DSPMULT_X44_Y55_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_out4      ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y52_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult3  ;                            ; DSPMULT_X44_Y52_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_out6      ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y54_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult5  ;                            ; DSPMULT_X44_Y54_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_out8      ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y53_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated|mac_mult7  ;                            ; DSPMULT_X44_Y53_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|w589w[0]      ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y66_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult1  ;                            ; DSPMULT_X22_Y66_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_out4      ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y64_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult3  ;                            ; DSPMULT_X22_Y64_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_out6      ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y67_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult5  ;                            ; DSPMULT_X22_Y67_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_out8      ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y65_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated|mac_mult7  ;                            ; DSPMULT_X22_Y65_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|w589w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y58_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult1 ;                            ; DSPMULT_X93_Y58_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y53_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult3 ;                            ; DSPMULT_X93_Y53_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y56_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult5 ;                            ; DSPMULT_X93_Y56_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y52_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated|mac_mult7 ;                            ; DSPMULT_X93_Y52_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|w589w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult1 ;                            ; DSPMULT_X93_Y26_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult3 ;                            ; DSPMULT_X93_Y24_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult5 ;                            ; DSPMULT_X93_Y27_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated|mac_mult7 ;                            ; DSPMULT_X93_Y22_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|w589w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y72_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y72_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y71_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y71_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y70_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult5 ;                            ; DSPMULT_X44_Y70_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y69_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated|mac_mult7 ;                            ; DSPMULT_X44_Y69_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|w589w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y66_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y66_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y64_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y64_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y65_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult5 ;                            ; DSPMULT_X44_Y65_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y62_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated|mac_mult7 ;                            ; DSPMULT_X44_Y62_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|w589w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult1 ;                            ; DSPMULT_X22_Y36_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult3 ;                            ; DSPMULT_X22_Y41_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult5 ;                            ; DSPMULT_X22_Y37_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated|mac_mult7 ;                            ; DSPMULT_X22_Y39_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|w589w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y46_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1 ;                            ; DSPMULT_X93_Y46_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y48_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult3 ;                            ; DSPMULT_X93_Y48_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y47_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult5 ;                            ; DSPMULT_X93_Y47_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y49_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult7 ;                            ; DSPMULT_X93_Y49_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+----------------------------------------------------------+
; Other Routing Usage Summary                              ;
+-----------------------------+----------------------------+
; Other Routing Resource Type ; Usage                      ;
+-----------------------------+----------------------------+
; Block interconnects         ; 130,151 / 342,891 ( 38 % ) ;
; C16 interconnects           ; 5,230 / 10,120 ( 52 % )    ;
; C4 interconnects            ; 86,807 / 209,544 ( 41 % )  ;
; Direct links                ; 17,973 / 342,891 ( 5 % )   ;
; Global clocks               ; 3 / 20 ( 15 % )            ;
; Local interconnects         ; 29,099 / 119,088 ( 24 % )  ;
; R24 interconnects           ; 5,479 / 9,963 ( 55 % )     ;
; R4 interconnects            ; 107,069 / 289,782 ( 37 % ) ;
+-----------------------------+----------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 11.30) ; Number of LABs  (Total = 6530) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 249                            ;
; 2                                           ; 257                            ;
; 3                                           ; 212                            ;
; 4                                           ; 280                            ;
; 5                                           ; 225                            ;
; 6                                           ; 268                            ;
; 7                                           ; 214                            ;
; 8                                           ; 253                            ;
; 9                                           ; 268                            ;
; 10                                          ; 274                            ;
; 11                                          ; 241                            ;
; 12                                          ; 299                            ;
; 13                                          ; 311                            ;
; 14                                          ; 386                            ;
; 15                                          ; 539                            ;
; 16                                          ; 2254                           ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 1.38) ; Number of LABs  (Total = 6530) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 2507                           ;
; 1 Clock                            ; 4234                           ;
; 1 Clock enable                     ; 1000                           ;
; 1 Sync. clear                      ; 440                            ;
; 1 Sync. load                       ; 406                            ;
; 2 Clock enables                    ; 404                            ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 15.01) ; Number of LABs  (Total = 6530) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 138                            ;
; 2                                            ; 232                            ;
; 3                                            ; 127                            ;
; 4                                            ; 269                            ;
; 5                                            ; 176                            ;
; 6                                            ; 190                            ;
; 7                                            ; 126                            ;
; 8                                            ; 243                            ;
; 9                                            ; 195                            ;
; 10                                           ; 197                            ;
; 11                                           ; 194                            ;
; 12                                           ; 268                            ;
; 13                                           ; 218                            ;
; 14                                           ; 297                            ;
; 15                                           ; 364                            ;
; 16                                           ; 901                            ;
; 17                                           ; 223                            ;
; 18                                           ; 244                            ;
; 19                                           ; 179                            ;
; 20                                           ; 233                            ;
; 21                                           ; 177                            ;
; 22                                           ; 189                            ;
; 23                                           ; 148                            ;
; 24                                           ; 167                            ;
; 25                                           ; 127                            ;
; 26                                           ; 123                            ;
; 27                                           ; 106                            ;
; 28                                           ; 112                            ;
; 29                                           ; 81                             ;
; 30                                           ; 83                             ;
; 31                                           ; 65                             ;
; 32                                           ; 138                            ;
+----------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 8.47) ; Number of LABs  (Total = 6530) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 0                              ;
; 1                                               ; 329                            ;
; 2                                               ; 380                            ;
; 3                                               ; 344                            ;
; 4                                               ; 465                            ;
; 5                                               ; 459                            ;
; 6                                               ; 489                            ;
; 7                                               ; 456                            ;
; 8                                               ; 521                            ;
; 9                                               ; 497                            ;
; 10                                              ; 470                            ;
; 11                                              ; 361                            ;
; 12                                              ; 380                            ;
; 13                                              ; 322                            ;
; 14                                              ; 268                            ;
; 15                                              ; 264                            ;
; 16                                              ; 309                            ;
; 17                                              ; 60                             ;
; 18                                              ; 42                             ;
; 19                                              ; 32                             ;
; 20                                              ; 27                             ;
; 21                                              ; 15                             ;
; 22                                              ; 14                             ;
; 23                                              ; 9                              ;
; 24                                              ; 2                              ;
; 25                                              ; 2                              ;
; 26                                              ; 4                              ;
; 27                                              ; 2                              ;
; 28                                              ; 3                              ;
; 29                                              ; 1                              ;
; 30                                              ; 2                              ;
; 31                                              ; 0                              ;
; 32                                              ; 1                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 17.97) ; Number of LABs  (Total = 6530) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 0                              ;
; 2                                            ; 65                             ;
; 3                                            ; 87                             ;
; 4                                            ; 204                            ;
; 5                                            ; 108                            ;
; 6                                            ; 154                            ;
; 7                                            ; 138                            ;
; 8                                            ; 165                            ;
; 9                                            ; 156                            ;
; 10                                           ; 192                            ;
; 11                                           ; 206                            ;
; 12                                           ; 213                            ;
; 13                                           ; 251                            ;
; 14                                           ; 257                            ;
; 15                                           ; 252                            ;
; 16                                           ; 285                            ;
; 17                                           ; 291                            ;
; 18                                           ; 307                            ;
; 19                                           ; 339                            ;
; 20                                           ; 330                            ;
; 21                                           ; 283                            ;
; 22                                           ; 316                            ;
; 23                                           ; 270                            ;
; 24                                           ; 261                            ;
; 25                                           ; 226                            ;
; 26                                           ; 201                            ;
; 27                                           ; 180                            ;
; 28                                           ; 140                            ;
; 29                                           ; 120                            ;
; 30                                           ; 127                            ;
; 31                                           ; 93                             ;
; 32                                           ; 118                            ;
; 33                                           ; 93                             ;
; 34                                           ; 88                             ;
; 35                                           ; 2                              ;
; 36                                           ; 5                              ;
; 37                                           ; 2                              ;
; 38                                           ; 5                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 153       ; 0            ; 153       ; 0            ; 0            ; 153       ; 153       ; 0            ; 153       ; 153       ; 0            ; 55           ; 0            ; 0            ; 43           ; 0            ; 55           ; 43           ; 0            ; 0            ; 2            ; 55           ; 0            ; 0            ; 0            ; 0            ; 0            ; 153       ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 153          ; 0         ; 153          ; 153          ; 0         ; 0         ; 153          ; 0         ; 0         ; 153          ; 98           ; 153          ; 153          ; 110          ; 153          ; 98           ; 110          ; 153          ; 153          ; 151          ; 98           ; 153          ; 153          ; 153          ; 153          ; 153          ; 0         ; 153          ; 153          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; red_led[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[16]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; red_led[17]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; green_led[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; green_led[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; green_led[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; green_led[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; green_led[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; green_led[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; green_led[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; green_led[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; green_led[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex0[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex0[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex0[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex0[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex0[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex0[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex0[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex1[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex1[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex1[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex1[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex1[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex1[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex1[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex2[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex2[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex2[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex2[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex2[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex2[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex2[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex3[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex3[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex3[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex3[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex3[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex3[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hex3[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_clk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_cke           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_cs_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_ras_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_cas_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_we_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_ba[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_ba[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_addr[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_addr[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_addr[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_addr[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_addr[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_addr[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_addr[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_addr[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_addr[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_addr[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_addr[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_addr[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_addr[12]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dqm[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dqm[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dqm[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dqm[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_r[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_r[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_r[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_r[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_r[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_r[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_r[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_r[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_g[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_g[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_g[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_g[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_g[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_g[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_g[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_g[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_b[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_b[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_b[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_b[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_b[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_b[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_b[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_b[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_blank_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_sync_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_clk             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[16]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[17]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[18]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[19]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[20]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[21]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[22]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[23]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[24]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[25]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[26]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[27]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[28]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[29]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[30]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dram_dq[31]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_cmd             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_dat[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_dat[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_dat[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_dat[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ps2_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ps2_data           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk50              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_btn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk50           ; clk50                ; 18.2              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                          ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[4]                                                                                                                        ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a4~porta_datain_reg0                   ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[257]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a257~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[270]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a270~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[287]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a287~porta_datain_reg0                 ; 0.240             ;
; ps2_controller:ps2_controller|receive_byte[1]                                                                                                                                                        ; ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|altsyncram_5b81:FIFOram|ram_block1a1~porta_datain_reg0                                                                         ; 0.240             ;
; uart:uart|uart_receive:uart_receive|shift_register[1]                                                                                                                                                ; uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|altsyncram_5881:FIFOram|ram_block1a1~porta_datain_reg0                                                                                                ; 0.240             ;
; uart:uart|uart_receive:uart_receive|shift_register[5]                                                                                                                                                ; uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|altsyncram_5881:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                ; 0.240             ;
; ps2_controller:ps2_controller|receive_byte[5]                                                                                                                                                        ; ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|altsyncram_5b81:FIFOram|ram_block1a5~porta_datain_reg0                                                                         ; 0.240             ;
; ps2_controller:ps2_controller|receive_byte[7]                                                                                                                                                        ; ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|altsyncram_5b81:FIFOram|ram_block1a7~porta_datain_reg0                                                                         ; 0.240             ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[20]                                                                                                  ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; 0.240             ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[21]                                                                                                  ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ram_block1a9~porta_datain_reg0                                                          ; 0.240             ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[22]                                                                                                  ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ram_block1a10~porta_datain_reg0                                                         ; 0.240             ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[23]                                                                                                  ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ram_block1a11~porta_datain_reg0                                                         ; 0.240             ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[24]                                                                                                  ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ram_block1a12~porta_datain_reg0                                                         ; 0.240             ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[26]                                                                                                  ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ram_block1a14~porta_datain_reg0                                                         ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[80]                                                                                                                       ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a80~porta_datain_reg0                  ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[157]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a157~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[138]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a138~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[329]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a329~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[73]                                                                                                                       ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a73~porta_datain_reg0                  ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[297]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a297~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[360]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a360~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[104]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a104~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[132]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a132~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[483]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a483~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[387]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a387~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[399]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a399~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[241]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a241~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[465]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a465~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[384]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a384~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[289]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a289~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[214]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a214~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[86]                                                                                                                       ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a86~porta_datain_reg0                  ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[162]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a162~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[242]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a242~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[146]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a146~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[494]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a494~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[46]                                                                                                                       ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a46~porta_datain_reg0                  ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[331]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a331~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[362]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a362~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[309]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a309~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[159]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a159~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[466]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a466~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[491]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a491~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[310]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a310~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[507]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a507~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[123]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a123~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[155]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a155~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.store_mask[19]                                                                                                                 ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a531~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[27]                                                                                                  ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ram_block1a15~porta_datain_reg0                                                         ; 0.240             ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[30]                                                                                                  ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ram_block1a18~porta_datain_reg0                                                         ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[14]                                                                                                                       ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a14~porta_datain_reg0                  ; 0.240             ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[29]                                                                                                  ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ram_block1a17~porta_datain_reg0                                                         ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[283]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a283~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.data[275]                                                                                                                      ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a275~porta_datain_reg0                 ; 0.240             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|update_set[1]                                                                                                ; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated|ram_block1a1~porta_address_reg0                                                     ; 0.221             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|update_set[2]                                                                                                ; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated|ram_block1a1~porta_address_reg0                                                     ; 0.221             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|update_set[0]                                                                                                ; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated|ram_block1a1~porta_address_reg0                                                     ; 0.221             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|update_set[3]                                                                                                ; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated|ram_block1a1~porta_address_reg0                                                     ; 0.221             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|update_set[4]                                                                                                ; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated|ram_block1a1~porta_address_reg0                                                     ; 0.221             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|update_set[5]                                                                                                ; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated|ram_block1a1~porta_address_reg0                                                     ; 0.221             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[3]                                                                                                                       ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0|altsyncram_2ds:auto_generated|ram_block1a2~porta_address_reg0                                                                               ; 0.221             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[6]                                                                                                                       ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0|altsyncram_2ds:auto_generated|ram_block1a2~porta_address_reg0                                                                               ; 0.221             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[5]                                                                                                                       ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0|altsyncram_2ds:auto_generated|ram_block1a2~porta_address_reg0                                                                               ; 0.220             ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[7]                                                                                                                       ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0|altsyncram_2ds:auto_generated|ram_block1a2~porta_address_reg0                                                                               ; 0.220             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_pc.set_idx[2]                                                                                                                ; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|altsyncram:data0|altsyncram_eas:auto_generated|ram_block1a35~portb_address_reg0                                                                 ; 0.124             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|low_addressa[0] ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a26~portb_address_reg0 ; 0.039             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_blocked[0]                                                                                                          ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_instr[0].pipeline_sel[1]                                                                                            ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[0]                                                                               ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][0]                                                                                                           ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[1]                                                                               ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][1]                                                                                                           ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[2]                                                                               ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][2]                                                                                                           ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[3]                                                                               ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][3]                                                                                                           ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[4]                                                                               ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][4]                                                                                                           ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[5]                                                                               ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][5]                                                                                                           ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[6]                                                                               ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][6]                                                                                                           ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[7]                                                                               ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][7]                                                                                                           ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[8]                                                                               ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][8]                                                                                                           ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[9]                                                                               ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][9]                                                                                                           ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[10]                                                                              ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][10]                                                                                                          ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[11]                                                                              ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][11]                                                                                                          ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[12]                                                                              ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][12]                                                                                                          ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[13]                                                                              ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][13]                                                                                                          ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[14]                                                                              ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard[0][14]                                                                                                          ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dep_bitmap[15]                                                                              ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ram_block1a74~portb_address_reg0 ; 0.030             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "fpga_target"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'fpga_target.sdc'
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000        clk50
Info (176353): Automatically promoted node clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node dram_clk~output
Info (176353): Automatically promoted node synchronizer:reset_synchronizer|data_o[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nyuzi:nyuzi|io_arbiter:io_arbiter|request_thread_idx[1]~0
        Info (176357): Destination node nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_valid[0]~2
        Info (176357): Destination node nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_valid[1]
        Info (176357): Destination node nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_valid[3]
        Info (176357): Destination node nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_valid[2]
        Info (176357): Destination node nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_valid[0]
        Info (176357): Destination node nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_snoop_valid[2]~1
        Info (176357): Destination node ps2_controller:ps2_controller|receive_byte[0]~0
        Info (176357): Destination node nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_valid[0]~1
        Info (176357): Destination node nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[0]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|dffe6 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 1152 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 576 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:01:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:38
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:10:13
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 41% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48
Info (170194): Fitter routing operations ending: elapsed time is 00:02:19
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 178.42 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:38
Warning (169177): 42 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin sd_clk uses I/O standard 3.3-V LVTTL at AE13
    Info (169178): Pin dram_dq[0] uses I/O standard 3.3-V LVTTL at W3
    Info (169178): Pin dram_dq[1] uses I/O standard 3.3-V LVTTL at W2
    Info (169178): Pin dram_dq[2] uses I/O standard 3.3-V LVTTL at V4
    Info (169178): Pin dram_dq[3] uses I/O standard 3.3-V LVTTL at W1
    Info (169178): Pin dram_dq[4] uses I/O standard 3.3-V LVTTL at V3
    Info (169178): Pin dram_dq[5] uses I/O standard 3.3-V LVTTL at V2
    Info (169178): Pin dram_dq[6] uses I/O standard 3.3-V LVTTL at V1
    Info (169178): Pin dram_dq[7] uses I/O standard 3.3-V LVTTL at U3
    Info (169178): Pin dram_dq[8] uses I/O standard 3.3-V LVTTL at Y3
    Info (169178): Pin dram_dq[9] uses I/O standard 3.3-V LVTTL at Y4
    Info (169178): Pin dram_dq[10] uses I/O standard 3.3-V LVTTL at AB1
    Info (169178): Pin dram_dq[11] uses I/O standard 3.3-V LVTTL at AA3
    Info (169178): Pin dram_dq[12] uses I/O standard 3.3-V LVTTL at AB2
    Info (169178): Pin dram_dq[13] uses I/O standard 3.3-V LVTTL at AC1
    Info (169178): Pin dram_dq[14] uses I/O standard 3.3-V LVTTL at AB3
    Info (169178): Pin dram_dq[15] uses I/O standard 3.3-V LVTTL at AC2
    Info (169178): Pin dram_dq[16] uses I/O standard 3.3-V LVTTL at M8
    Info (169178): Pin dram_dq[17] uses I/O standard 3.3-V LVTTL at L8
    Info (169178): Pin dram_dq[18] uses I/O standard 3.3-V LVTTL at P2
    Info (169178): Pin dram_dq[19] uses I/O standard 3.3-V LVTTL at N3
    Info (169178): Pin dram_dq[20] uses I/O standard 3.3-V LVTTL at N4
    Info (169178): Pin dram_dq[21] uses I/O standard 3.3-V LVTTL at M4
    Info (169178): Pin dram_dq[22] uses I/O standard 3.3-V LVTTL at M7
    Info (169178): Pin dram_dq[23] uses I/O standard 3.3-V LVTTL at L7
    Info (169178): Pin dram_dq[24] uses I/O standard 3.3-V LVTTL at U5
    Info (169178): Pin dram_dq[25] uses I/O standard 3.3-V LVTTL at R7
    Info (169178): Pin dram_dq[26] uses I/O standard 3.3-V LVTTL at R1
    Info (169178): Pin dram_dq[27] uses I/O standard 3.3-V LVTTL at R2
    Info (169178): Pin dram_dq[28] uses I/O standard 3.3-V LVTTL at R3
    Info (169178): Pin dram_dq[29] uses I/O standard 3.3-V LVTTL at T3
    Info (169178): Pin dram_dq[30] uses I/O standard 3.3-V LVTTL at U4
    Info (169178): Pin dram_dq[31] uses I/O standard 3.3-V LVTTL at U1
    Info (169178): Pin sd_cmd uses I/O standard 3.3-V LVTTL at AD14
    Info (169178): Pin sd_dat[0] uses I/O standard 3.3-V LVTTL at AE14
    Info (169178): Pin sd_dat[1] uses I/O standard 3.3-V LVTTL at AF13
    Info (169178): Pin sd_dat[2] uses I/O standard 3.3-V LVTTL at AB14
    Info (169178): Pin sd_dat[3] uses I/O standard 3.3-V LVTTL at AC14
    Info (169178): Pin ps2_clk uses I/O standard 3.3-V LVTTL at G6
    Info (169178): Pin ps2_data uses I/O standard 3.3-V LVTTL at H5
    Info (169178): Pin clk50 uses I/O standard 2.5 V at Y2
    Info (169178): Pin uart_rx uses I/O standard 3.3-V LVTTL at G12
Warning (169064): Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ps2_clk has a permanently disabled output enable
    Info (169065): Pin ps2_data has a permanently disabled output enable
Info (144001): Generated suppressed messages file C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/output_files/fpga_target.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 2371 megabytes
    Info: Processing ended: Wed Aug 05 10:02:55 2015
    Info: Elapsed time: 00:16:15
    Info: Total CPU time (on all processors): 00:39:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/output_files/fpga_target.fit.smsg.


