-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLModulatorFull/full_ofdm_modulator_ip_src_SinLookUpTableGen.vhd
-- Created: 2024-09-01 00:44:13
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_ofdm_modulator_ip_src_SinLookUpTableGen
-- Source Path: HDLModulatorFull/full_ofdm_modulator/frequency_upshift/NCO/WaveformGen/SinLookUpTableGen
-- Hierarchy Level: 4
-- Model version: 1.36
-- 
-- Sin Look Up Table Generation Component
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.full_ofdm_modulator_ip_src_full_ofdm_modulator_pac.ALL;

ENTITY full_ofdm_modulator_ip_src_SinLookUpTableGen IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        lutaddr                           :   IN    std_logic;  -- ufix1
        lutSine                           :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
        );
END full_ofdm_modulator_ip_src_SinLookUpTableGen;


ARCHITECTURE rtl OF full_ofdm_modulator_ip_src_SinLookUpTableGen IS

  -- Constants
  CONSTANT DirectLookupTable_data         : vector_of_signed16(0 TO 1) := 
    (to_signed(16#0000#, 16), to_signed(16#187E#, 16));  -- sfix16 [2]

  -- Signals
  SIGNAL lutaddrInReg                     : std_logic := '0';  -- ufix1
  SIGNAL DirectLookupTable_cast           : signed(31 DOWNTO 0);  -- int32
  SIGNAL lutSineout                       : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL lutSineoutreg1                   : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En14
  SIGNAL lutSine_tmp                      : signed(15 DOWNTO 0);  -- sfix16_En14

BEGIN
  -- Look up table address input register
  LUTaddrRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        lutaddrInReg <= lutaddr;
      END IF;
    END IF;
  END PROCESS LUTaddrRegister_process;


  -- Octant Sine wave table
  DirectLookupTable_cast <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & lutaddrInReg;
  lutSineout <= DirectLookupTable_data(to_integer(DirectLookupTable_cast));

  -- Sin lookup table output register
  LUTSineoutResetRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        lutSineoutreg1 <= lutSineout;
      END IF;
    END IF;
  END PROCESS LUTSineoutResetRegister_process;


  LUTSineoutRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        lutSine_tmp <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        lutSine_tmp <= lutSineoutreg1;
      END IF;
    END IF;
  END PROCESS LUTSineoutRegister_process;


  lutSine <= std_logic_vector(lutSine_tmp);

END rtl;

