
---------- Begin Simulation Statistics ----------
final_tick                                 2891105500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64307                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709008                       # Number of bytes of host memory used
host_op_rate                                   115184                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   155.51                       # Real time elapsed on the host
host_tick_rate                               18591661                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17911679                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002891                       # Number of seconds simulated
sim_ticks                                  2891105500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4826225                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4203517                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17911679                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.578221                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.578221                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  12292865                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6920729                       # number of floating regfile writes
system.cpu.idleCycles                          144741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                10093                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1107581                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.142901                       # Inst execution rate
system.cpu.iew.exec_refs                      2759597                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     478775                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  156430                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2291772                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 23                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1084                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               484873                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            18362760                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2280822                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14729                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18172917                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1272                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 40922                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   9092                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 42821                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            140                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6638                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3455                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24885189                       # num instructions consuming a value
system.cpu.iew.wb_count                      18162840                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.573349                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14267906                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.141158                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18166552                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 18524580                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9565866                       # number of integer regfile writes
system.cpu.ipc                               1.729442                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.729442                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            314563      1.73%      1.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9779718     53.77%     55.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1626      0.01%     55.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 99875      0.55%     56.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              423799      2.33%     58.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     58.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3149      0.02%     58.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               849993      4.67%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7199      0.04%     63.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              848309      4.66%     67.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  64      0.00%     67.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2159      0.01%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1405566      7.73%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          702996      3.87%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         984238      5.41%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               728424      4.01%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              472316      2.60%     91.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1556454      8.56%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7148      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18187648                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7354862                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14709521                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7352426                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7392983                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      156889                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008626                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  154762     98.64%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     44      0.03%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     31      0.02%     98.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     7      0.00%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   58      0.04%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1135      0.72%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   655      0.42%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                86      0.05%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              110      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10675112                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27461509                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10810414                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11420871                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   18362735                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18187648                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  25                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          450961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1376                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       747074                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5637471                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.226207                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.097373                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              544811      9.66%      9.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              730793     12.96%     22.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1088078     19.30%     41.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              899848     15.96%     57.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              877036     15.56%     73.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              475286      8.43%     81.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              570838     10.13%     92.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              334695      5.94%     97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              116086      2.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5637471                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.145448                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              2934                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1292                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2291772                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              484873                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6079297                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          5782212                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1549                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21536                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          520                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        33323                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            520                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 1154667                       # Number of BP lookups
system.cpu.branchPred.condPredicted            707522                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              9416                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               347186                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  345679                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.565939                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  144565                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          147090                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             142008                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5082                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1012                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct       635855                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong        21509                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect       302519                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect         1654                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          558                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       345065                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong         3450                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong         1031                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          237                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         1850                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         1212                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          749                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1        11049                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       167131                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3        24333                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4         5712                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5         5960                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6        19145                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7          513                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8        16721                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9           40                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10        16660                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11        16130                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12        25260                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0        35174                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1       147269                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2        21888                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3        22103                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4         5112                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5         2154                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6        16865                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7           54                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8        16648                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9            3                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        16127                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11        25257                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts          441641                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8611                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5575692                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.212458                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.900433                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          810395     14.53%     14.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1599355     28.68%     43.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          741596     13.30%     56.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          463451      8.31%     64.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          153582      2.75%     67.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          297155      5.33%     72.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          155912      2.80%     75.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          430764      7.73%     83.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          923482     16.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5575692                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               17911679                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2712967                       # Number of memory references committed
system.cpu.commit.loads                       2242684                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1090188                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    7334339                       # Number of committed floating point instructions.
system.cpu.commit.integer                    12675584                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                142859                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       304874      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      9580380     53.49%     55.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1379      0.01%     55.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.54%     55.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       422338      2.36%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.01%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       846514      4.73%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.03%     62.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       846633      4.73%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           64      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1405003      7.84%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       702543      3.92%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult       983489      5.49%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       692034      3.86%     88.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       463876      2.59%     91.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1550650      8.66%     99.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6407      0.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17911679                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        923482                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2575554                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2575554                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2575554                       # number of overall hits
system.cpu.dcache.overall_hits::total         2575554                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        26654                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26654                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26654                       # number of overall misses
system.cpu.dcache.overall_misses::total         26654                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1550876994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1550876994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1550876994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1550876994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2602208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2602208                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2602208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2602208                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010243                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010243                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010243                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010243                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58185.525400                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58185.525400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58185.525400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58185.525400                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18590                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               499                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.254509                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        10997                       # number of writebacks
system.cpu.dcache.writebacks::total             10997                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11975                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11975                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11975                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11975                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14679                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14679                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    944593494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    944593494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    944593494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    944593494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005641                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005641                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64349.989373                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64349.989373                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64349.989373                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64349.989373                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14167                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2115961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2115961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    798029500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    798029500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2131903                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2131903                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007478                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007478                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50058.305106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50058.305106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    202653500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    202653500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 51020.518630                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51020.518630                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       459593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         459593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10712                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10712                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    752847494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    752847494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022777                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022777                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70280.759335                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70280.759335                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10707                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10707                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    741939994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    741939994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69294.853274                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69294.853274                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.579195                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2590233                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14679                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            176.458410                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.579195                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989412                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989412                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5219095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5219095                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   691923                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2598399                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1036381                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1301676                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   9092                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               341098                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1197                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               18460544                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  5497                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2279950                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      478801                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           591                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           699                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1302318                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10318341                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1154667                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             632252                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4321426                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   20534                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  424                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3016                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1231069                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  3216                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            5637471                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.298706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.551900                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2518352     44.67%     44.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   264559      4.69%     49.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   372913      6.61%     55.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   115433      2.05%     58.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   224968      3.99%     62.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   119002      2.11%     64.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    85168      1.51%     65.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   262825      4.66%     70.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1674251     29.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              5637471                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.199693                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.784497                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1227889                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1227889                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1227889                       # number of overall hits
system.cpu.icache.overall_hits::total         1227889                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3180                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3180                       # number of overall misses
system.cpu.icache.overall_misses::total          3180                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    191000000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    191000000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    191000000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    191000000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1231069                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1231069                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1231069                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1231069                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002583                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002583                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002583                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002583                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60062.893082                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60062.893082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60062.893082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60062.893082                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          578                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1983                       # number of writebacks
system.cpu.icache.writebacks::total              1983                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          686                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          686                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2494                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2494                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2494                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2494                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    151837500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151837500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    151837500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151837500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002026                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60881.114675                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60881.114675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60881.114675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60881.114675                       # average overall mshr miss latency
system.cpu.icache.replacements                   1983                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1227889                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1227889                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3180                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    191000000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    191000000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1231069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1231069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60062.893082                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60062.893082                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2494                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2494                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    151837500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151837500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60881.114675                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60881.114675                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.929683                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1230383                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2494                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            493.337209                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.929683                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.986191                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986191                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2464632                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2464632                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1231511                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           660                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      147554                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   49072                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   62                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 140                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  14587                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   30                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    373                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   2891105500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   9092                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1073754                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  259079                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3012                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1952581                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2339953                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               18421251                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2797                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1873229                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1709                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 167237                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               1                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            21049822                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    42614807                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 19044806                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  12318847                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20388214                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   661460                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      46                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5298828                       # count of insts added to the skid buffer
system.cpu.rob.reads                         23000798                       # The number of ROB reads
system.cpu.rob.writes                        36768729                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17911679                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  410                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1638                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2048                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 410                       # number of overall hits
system.l2.overall_hits::.cpu.data                1638                       # number of overall hits
system.l2.overall_hits::total                    2048                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13041                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15123                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2082                       # number of overall misses
system.l2.overall_misses::.cpu.data             13041                       # number of overall misses
system.l2.overall_misses::total                 15123                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    143691000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    905044500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1048735500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    143691000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    905044500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1048735500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2492                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17171                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2492                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17171                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.835474                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.888412                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880729                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.835474                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.888412                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880729                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69015.850144                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69399.930987                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69347.054156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69015.850144                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69399.930987                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69347.054156                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2362                       # number of writebacks
system.l2.writebacks::total                      2362                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15123                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    122413500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    771672250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    894085750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    122413500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    771672250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    894085750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.835474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.888412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880729                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.835474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.888412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.880729                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 58796.109510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 59172.781995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59120.925081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 58796.109510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 59172.781995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59120.925081                       # average overall mshr miss latency
system.l2.replacements                           6933                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        10997                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10997                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1979                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1979                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1979                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1979                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   254                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10453                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    723142000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     723142000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.976277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69180.331005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69180.331005                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    616201750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    616201750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.976277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58949.751268                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58949.751268                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            410                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                410                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    143691000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    143691000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.835474                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.835474                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69015.850144                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69015.850144                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    122413500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    122413500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.835474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.835474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 58796.109510                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 58796.109510                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2588                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2588                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    181902500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    181902500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3972                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3972                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.651561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.651561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70286.901082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70286.901082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2588                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2588                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    155470500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    155470500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.651561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.651561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60073.608964                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60073.608964                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7090.161046                       # Cycle average of tags in use
system.l2.tags.total_refs                       33314                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15125                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.202579                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.611766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1193.842434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5895.706846                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.145733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.719691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.865498                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3357                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4462                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    281637                       # Number of tag accesses
system.l2.tags.data_accesses                   281637                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000907555500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          135                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          135                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33241                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2213                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15123                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2362                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15123                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2362                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.84                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15123                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2362                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     111.970370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.191478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    535.555743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           126     93.33%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      5.93%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           135                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.377778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.352354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.929345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               42     31.11%     31.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               93     68.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           135                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  967872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               151168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    334.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2891064000                       # Total gap between requests
system.mem_ctrls.avgGap                     165345.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       133248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       834240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       150144                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 46088944.177236013114                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 288553980.475634694099                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 51933075.427375450730                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2082                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13041                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2362                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     53707500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    341379250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  60665508250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25796.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26177.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25683957.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       133248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       834624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        967872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       133248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       133248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       151168                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       151168                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2082                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13041                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15123                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2362                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2362                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     46088944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    288686802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        334775746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     46088944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     46088944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     52287265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        52287265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     52287265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     46088944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    288686802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       387063011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15117                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2346                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1044                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          191                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               111643000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              75585000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          395086750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7385.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26135.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13186                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1955                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.33                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2321                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   481.502801                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   315.500385                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   367.019913                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          438     18.87%     18.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          428     18.44%     37.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          268     11.55%     48.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          165      7.11%     55.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          164      7.07%     63.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           94      4.05%     67.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           88      3.79%     70.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          364     15.68%     86.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          312     13.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2321                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                967488                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             150144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              334.642925                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               51.933075                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         8617980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4576770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       54720960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6264000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 228031440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    888807270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    361715520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1552733940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   537.072736                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    931827500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     96460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1862818000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         7961100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4231425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       53214420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5982120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 228031440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    924753180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    331445280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1555618965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.070632                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    853150500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     96460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1941495000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4670                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2362                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4051                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10453                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10453                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4670                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        36659                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        36659                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  36659                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1119040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1119040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1119040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15123                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15123    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15123                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7746000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18903750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6466                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13359                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1983                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2494                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3972                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6969                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43525                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 50494                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       286400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1643264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1929664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6935                       # Total snoops (count)
system.tol2bus.snoopTraffic                    151296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24106                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021945                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.146506                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23577     97.81%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    529      2.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24106                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2891105500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           29641500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3741499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22018500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
