
projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008370  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08008500  08008500  00009500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800892c  0800892c  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800892c  0800892c  0000992c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008934  08008934  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008934  08008934  00009934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008938  08008938  00009938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800893c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1d4  2**0
                  CONTENTS
 10 .bss          0000066c  200001d4  200001d4  0000a1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000840  20000840  0000a1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013454  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002653  00000000  00000000  0001d658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fc0  00000000  00000000  0001fcb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c49  00000000  00000000  00020c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fd56  00000000  00000000  000218b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000158b1  00000000  00000000  0004160f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000be5ce  00000000  00000000  00056ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011548e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000053c4  00000000  00000000  001154d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  0011a898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080084e8 	.word	0x080084e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080084e8 	.word	0x080084e8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba8:	b5b0      	push	{r4, r5, r7, lr}
 8000baa:	b094      	sub	sp, #80	@ 0x50
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bae:	f000 fdb9 	bl	8001724 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb2:	f000 f90b 	bl	8000dcc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8000bb6:	f000 faaf 	bl	8001118 <MX_GPIO_Init>
    MX_I2C1_Init();
 8000bba:	f000 f9dd 	bl	8000f78 <MX_I2C1_Init>
    MX_SPI1_Init();
 8000bbe:	f000 fa1b 	bl	8000ff8 <MX_SPI1_Init>
    MX_USB_PCD_Init();
 8000bc2:	f000 fa87 	bl	80010d4 <MX_USB_PCD_Init>
    MX_ADC1_Init();
 8000bc6:	f000 f967 	bl	8000e98 <MX_ADC1_Init>
    MX_USART1_UART_Init();
 8000bca:	f000 fa53 	bl	8001074 <MX_USART1_UART_Init>

/* USER CODE BEGIN 2 */
HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4873      	ldr	r0, [pc, #460]	@ (8000da0 <main+0x1f8>)
 8000bd2:	f001 fa6c 	bl	80020ae <HAL_ADCEx_Calibration_Start>
HAL_Delay(3000); // Čas, da se ESP32 "pobere" po vklopu
 8000bd6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000bda:	f000 fe09 	bl	80017f0 <HAL_Delay>

// 1. Reset modula (LD3 rdeča utripne ob resetu)
HAL_GPIO_WritePin(GPIOE, LD3_Pin, GPIO_PIN_SET);
 8000bde:	2201      	movs	r2, #1
 8000be0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000be4:	486f      	ldr	r0, [pc, #444]	@ (8000da4 <main+0x1fc>)
 8000be6:	f002 faa9 	bl	800313c <HAL_GPIO_WritePin>
HAL_UART_Transmit(&huart1, (uint8_t*)"AT+RST\r\n", 8, 1000);
 8000bea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bee:	2208      	movs	r2, #8
 8000bf0:	496d      	ldr	r1, [pc, #436]	@ (8000da8 <main+0x200>)
 8000bf2:	486e      	ldr	r0, [pc, #440]	@ (8000dac <main+0x204>)
 8000bf4:	f004 f97b 	bl	8004eee <HAL_UART_Transmit>
HAL_Delay(2000);
 8000bf8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000bfc:	f000 fdf8 	bl	80017f0 <HAL_Delay>
HAL_GPIO_WritePin(GPIOE, LD3_Pin, GPIO_PIN_RESET);
 8000c00:	2200      	movs	r2, #0
 8000c02:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c06:	4867      	ldr	r0, [pc, #412]	@ (8000da4 <main+0x1fc>)
 8000c08:	f002 fa98 	bl	800313c <HAL_GPIO_WritePin>

// 2. Nastavitev načina Station (klient)
HAL_UART_Transmit(&huart1, (uint8_t*)"AT+CWMODE=1\r\n", 13, 1000);
 8000c0c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c10:	220d      	movs	r2, #13
 8000c12:	4967      	ldr	r1, [pc, #412]	@ (8000db0 <main+0x208>)
 8000c14:	4865      	ldr	r0, [pc, #404]	@ (8000dac <main+0x204>)
 8000c16:	f004 f96a 	bl	8004eee <HAL_UART_Transmit>
HAL_Delay(1000);
 8000c1a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c1e:	f000 fde7 	bl	80017f0 <HAL_Delay>

// 3. Povezava na WiFi (Modra LD9 sveti med poskusom)
HAL_GPIO_WritePin(GPIOE, LD9_Pin, GPIO_PIN_SET);
 8000c22:	2201      	movs	r2, #1
 8000c24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c28:	485e      	ldr	r0, [pc, #376]	@ (8000da4 <main+0x1fc>)
 8000c2a:	f002 fa87 	bl	800313c <HAL_GPIO_WritePin>
// Uporabimo strlen, da bo dolžina vedno pravilna
char wifi_cmd[] = "AT+CWJAP=\"nrs\",\"12345678\"\r\n";
 8000c2e:	4b61      	ldr	r3, [pc, #388]	@ (8000db4 <main+0x20c>)
 8000c30:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8000c34:	461d      	mov	r5, r3
 8000c36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
HAL_UART_Transmit(&huart1, (uint8_t*)wifi_cmd, strlen(wifi_cmd), 1000);
 8000c42:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff fb12 	bl	8000270 <strlen>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	b29a      	uxth	r2, r3
 8000c50:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000c54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c58:	4854      	ldr	r0, [pc, #336]	@ (8000dac <main+0x204>)
 8000c5a:	f004 f948 	bl	8004eee <HAL_UART_Transmit>

// POZOR: Povečaj na 20 sekund, da telefon v miru procesira novo napravo
HAL_Delay(20000); 
 8000c5e:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8000c62:	f000 fdc5 	bl	80017f0 <HAL_Delay>

// 4. Vzpostavi TCP povezavo (Oranžna LD5)
HAL_GPIO_WritePin(GPIOE, LD5_Pin, GPIO_PIN_SET);
 8000c66:	2201      	movs	r2, #1
 8000c68:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c6c:	484d      	ldr	r0, [pc, #308]	@ (8000da4 <main+0x1fc>)
 8000c6e:	f002 fa65 	bl	800313c <HAL_GPIO_WritePin>
char tcp_cmd[] = "AT+CIPSTART=\"TCP\",\"10.90.36.14\",5000\r\n";
 8000c72:	4b51      	ldr	r3, [pc, #324]	@ (8000db8 <main+0x210>)
 8000c74:	1d3c      	adds	r4, r7, #4
 8000c76:	461d      	mov	r5, r3
 8000c78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c80:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c84:	6020      	str	r0, [r4, #0]
 8000c86:	3404      	adds	r4, #4
 8000c88:	8021      	strh	r1, [r4, #0]
 8000c8a:	3402      	adds	r4, #2
 8000c8c:	0c0b      	lsrs	r3, r1, #16
 8000c8e:	7023      	strb	r3, [r4, #0]
HAL_UART_Transmit(&huart1, (uint8_t*)tcp_cmd, strlen(tcp_cmd), 1000);
 8000c90:	1d3b      	adds	r3, r7, #4
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff faec 	bl	8000270 <strlen>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	b29a      	uxth	r2, r3
 8000c9c:	1d39      	adds	r1, r7, #4
 8000c9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ca2:	4842      	ldr	r0, [pc, #264]	@ (8000dac <main+0x204>)
 8000ca4:	f004 f923 	bl	8004eee <HAL_UART_Transmit>
HAL_Delay(3000);
 8000ca8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000cac:	f000 fda0 	bl	80017f0 <HAL_Delay>

// 5. Pripravljen (Zelena LD4)
HAL_GPIO_WritePin(GPIOE, LD4_Pin, GPIO_PIN_SET);
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cb6:	483b      	ldr	r0, [pc, #236]	@ (8000da4 <main+0x1fc>)
 8000cb8:	f002 fa40 	bl	800313c <HAL_GPIO_WritePin>
/* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      // --- 1. BRANJE SENZORJA (ADC RAW) ---
      HAL_ADC_Start(&hadc1);
 8000cbc:	4838      	ldr	r0, [pc, #224]	@ (8000da0 <main+0x1f8>)
 8000cbe:	f000 ff9b 	bl	8001bf8 <HAL_ADC_Start>
      
      uint32_t raw_value = 0;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	64fb      	str	r3, [r7, #76]	@ 0x4c

      // Čakamo na pretvorbo
      if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000cc6:	2164      	movs	r1, #100	@ 0x64
 8000cc8:	4835      	ldr	r0, [pc, #212]	@ (8000da0 <main+0x1f8>)
 8000cca:	f001 f8e1 	bl	8001e90 <HAL_ADC_PollForConversion>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d104      	bne.n	8000cde <main+0x136>
          raw_value = HAL_ADC_GetValue(&hadc1);
 8000cd4:	4832      	ldr	r0, [pc, #200]	@ (8000da0 <main+0x1f8>)
 8000cd6:	f001 f9dd 	bl	8002094 <HAL_ADC_GetValue>
 8000cda:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8000cdc:	e002      	b.n	8000ce4 <main+0x13c>
      } else {
          raw_value = 9999; // Indikator, da ADC sploh ne konča pretvorbe
 8000cde:	f242 730f 	movw	r3, #9999	@ 0x270f
 8000ce2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      HAL_ADC_Stop(&hadc1);
 8000ce4:	482e      	ldr	r0, [pc, #184]	@ (8000da0 <main+0x1f8>)
 8000ce6:	f001 f89d 	bl	8001e24 <HAL_ADC_Stop>

      // --- 2. POŠILJANJE SUROVE VREDNOSTI ---
      
      HAL_GPIO_WritePin(GPIOE, LD8_Pin, GPIO_PIN_SET);
 8000cea:	2201      	movs	r2, #1
 8000cec:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cf0:	482c      	ldr	r0, [pc, #176]	@ (8000da4 <main+0x1fc>)
 8000cf2:	f002 fa23 	bl	800313c <HAL_GPIO_WritePin>

      // Pripravimo samo surovo številko za Python
      sprintf(data_buffer, "RAW: %lu\n", raw_value); 
 8000cf6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000cf8:	4930      	ldr	r1, [pc, #192]	@ (8000dbc <main+0x214>)
 8000cfa:	4831      	ldr	r0, [pc, #196]	@ (8000dc0 <main+0x218>)
 8000cfc:	f005 fac0 	bl	8006280 <siprintf>
      sprintf(msg, "AT+CIPSEND=%d\r\n", (int)strlen(data_buffer));
 8000d00:	482f      	ldr	r0, [pc, #188]	@ (8000dc0 <main+0x218>)
 8000d02:	f7ff fab5 	bl	8000270 <strlen>
 8000d06:	4603      	mov	r3, r0
 8000d08:	461a      	mov	r2, r3
 8000d0a:	492e      	ldr	r1, [pc, #184]	@ (8000dc4 <main+0x21c>)
 8000d0c:	482e      	ldr	r0, [pc, #184]	@ (8000dc8 <main+0x220>)
 8000d0e:	f005 fab7 	bl	8006280 <siprintf>

      HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 1000);
 8000d12:	482d      	ldr	r0, [pc, #180]	@ (8000dc8 <main+0x220>)
 8000d14:	f7ff faac 	bl	8000270 <strlen>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	b29a      	uxth	r2, r3
 8000d1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d20:	4929      	ldr	r1, [pc, #164]	@ (8000dc8 <main+0x220>)
 8000d22:	4822      	ldr	r0, [pc, #136]	@ (8000dac <main+0x204>)
 8000d24:	f004 f8e3 	bl	8004eee <HAL_UART_Transmit>
      HAL_Delay(200); 
 8000d28:	20c8      	movs	r0, #200	@ 0xc8
 8000d2a:	f000 fd61 	bl	80017f0 <HAL_Delay>

      HAL_UART_Transmit(&huart1, (uint8_t*)data_buffer, strlen(data_buffer), 1000);
 8000d2e:	4824      	ldr	r0, [pc, #144]	@ (8000dc0 <main+0x218>)
 8000d30:	f7ff fa9e 	bl	8000270 <strlen>
 8000d34:	4603      	mov	r3, r0
 8000d36:	b29a      	uxth	r2, r3
 8000d38:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d3c:	4920      	ldr	r1, [pc, #128]	@ (8000dc0 <main+0x218>)
 8000d3e:	481b      	ldr	r0, [pc, #108]	@ (8000dac <main+0x204>)
 8000d40:	f004 f8d5 	bl	8004eee <HAL_UART_Transmit>
      HAL_Delay(500);
 8000d44:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000d48:	f000 fd52 	bl	80017f0 <HAL_Delay>

      HAL_GPIO_WritePin(GPIOE, LD8_Pin, GPIO_PIN_RESET);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d52:	4814      	ldr	r0, [pc, #80]	@ (8000da4 <main+0x1fc>)
 8000d54:	f002 f9f2 	bl	800313c <HAL_GPIO_WritePin>

      // --- 3. ČAKANJE (10 sekund ali gumb) ---
      for (int i = 0; i < 1000; i++) {
 8000d58:	2300      	movs	r3, #0
 8000d5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000d5c:	e01a      	b.n	8000d94 <main+0x1ec>
          HAL_Delay(10); 
 8000d5e:	200a      	movs	r0, #10
 8000d60:	f000 fd46 	bl	80017f0 <HAL_Delay>
          if (HAL_GPIO_ReadPin(GPIOA, B1_Pin) == GPIO_PIN_SET) {
 8000d64:	2101      	movs	r1, #1
 8000d66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d6a:	f002 f9cf 	bl	800310c <HAL_GPIO_ReadPin>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d10c      	bne.n	8000d8e <main+0x1e6>
              while(HAL_GPIO_ReadPin(GPIOA, B1_Pin) == GPIO_PIN_SET) {
 8000d74:	e002      	b.n	8000d7c <main+0x1d4>
                  HAL_Delay(10);
 8000d76:	200a      	movs	r0, #10
 8000d78:	f000 fd3a 	bl	80017f0 <HAL_Delay>
              while(HAL_GPIO_ReadPin(GPIOA, B1_Pin) == GPIO_PIN_SET) {
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d82:	f002 f9c3 	bl	800310c <HAL_GPIO_ReadPin>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d0f4      	beq.n	8000d76 <main+0x1ce>
              }
              break; 
 8000d8c:	e006      	b.n	8000d9c <main+0x1f4>
      for (int i = 0; i < 1000; i++) {
 8000d8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d90:	3301      	adds	r3, #1
 8000d92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000d94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000d9a:	dbe0      	blt.n	8000d5e <main+0x1b6>
  {
 8000d9c:	e78e      	b.n	8000cbc <main+0x114>
 8000d9e:	bf00      	nop
 8000da0:	200001f0 	.word	0x200001f0
 8000da4:	48001000 	.word	0x48001000
 8000da8:	08008500 	.word	0x08008500
 8000dac:	200002f8 	.word	0x200002f8
 8000db0:	0800850c 	.word	0x0800850c
 8000db4:	08008538 	.word	0x08008538
 8000db8:	08008554 	.word	0x08008554
 8000dbc:	0800851c 	.word	0x0800851c
 8000dc0:	200006b8 	.word	0x200006b8
 8000dc4:	08008528 	.word	0x08008528
 8000dc8:	20000654 	.word	0x20000654

08000dcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b09e      	sub	sp, #120	@ 0x78
 8000dd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dd2:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000dd6:	2228      	movs	r2, #40	@ 0x28
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f005 fab5 	bl	800634a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000de0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000df0:	463b      	mov	r3, r7
 8000df2:	223c      	movs	r2, #60	@ 0x3c
 8000df4:	2100      	movs	r1, #0
 8000df6:	4618      	mov	r0, r3
 8000df8:	f005 faa7 	bl	800634a <memset>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000dfc:	2303      	movs	r3, #3
 8000dfe:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000e00:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000e04:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e06:	2300      	movs	r3, #0
 8000e08:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e0e:	2310      	movs	r3, #16
 8000e10:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e12:	2302      	movs	r3, #2
 8000e14:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e16:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e1a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000e1c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000e20:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e22:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000e26:	4618      	mov	r0, r3
 8000e28:	f002 fb9a 	bl	8003560 <HAL_RCC_OscConfig>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000e32:	f000 f9ef 	bl	8001214 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e36:	230f      	movs	r3, #15
 8000e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e46:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e4c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000e50:	2101      	movs	r1, #1
 8000e52:	4618      	mov	r0, r3
 8000e54:	f003 fb92 	bl	800457c <HAL_RCC_ClockConfig>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000e5e:	f000 f9d9 	bl	8001214 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 8000e62:	4b0c      	ldr	r3, [pc, #48]	@ (8000e94 <SystemClock_Config+0xc8>)
 8000e64:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000e66:	2300      	movs	r3, #0
 8000e68:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000e6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e6e:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000e70:	2300      	movs	r3, #0
 8000e72:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000e74:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000e78:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e7a:	463b      	mov	r3, r7
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f003 fd8f 	bl	80049a0 <HAL_RCCEx_PeriphCLKConfig>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000e88:	f000 f9c4 	bl	8001214 <Error_Handler>
  }
}
 8000e8c:	bf00      	nop
 8000e8e:	3778      	adds	r7, #120	@ 0x78
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	000200a1 	.word	0x000200a1

08000e98 <MX_ADC1_Init>:

/**
  * @brief ADC1 Initialization Function
  */
static void MX_ADC1_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08a      	sub	sp, #40	@ 0x28
 8000e9c:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8000e9e:	f107 031c 	add.w	r3, r7, #28
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	601a      	str	r2, [r3, #0]
 8000ea6:	605a      	str	r2, [r3, #4]
 8000ea8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000eaa:	1d3b      	adds	r3, r7, #4
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	60da      	str	r2, [r3, #12]
 8000eb6:	611a      	str	r2, [r3, #16]
 8000eb8:	615a      	str	r2, [r3, #20]

  hadc1.Instance = ADC1;
 8000eba:	4b2e      	ldr	r3, [pc, #184]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000ebc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000ec0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ec2:	4b2c      	ldr	r3, [pc, #176]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ec8:	4b2a      	ldr	r3, [pc, #168]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ece:	4b29      	ldr	r3, [pc, #164]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ed4:	4b27      	ldr	r3, [pc, #156]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eda:	4b26      	ldr	r3, [pc, #152]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ee2:	4b24      	ldr	r3, [pc, #144]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ee8:	4b22      	ldr	r3, [pc, #136]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eee:	4b21      	ldr	r3, [pc, #132]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000ef4:	4b1f      	ldr	r3, [pc, #124]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000efa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f02:	4b1c      	ldr	r3, [pc, #112]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000f04:	2204      	movs	r2, #4
 8000f06:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f08:	4b1a      	ldr	r3, [pc, #104]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000f0e:	4b19      	ldr	r3, [pc, #100]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f14:	4817      	ldr	r0, [pc, #92]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000f16:	f000 fc8f 	bl	8001838 <HAL_ADC_Init>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000f20:	f000 f978 	bl	8001214 <Error_Handler>
  }

  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f24:	2300      	movs	r3, #0
 8000f26:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f28:	f107 031c 	add.w	r3, r7, #28
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4811      	ldr	r0, [pc, #68]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000f30:	f001 fc1a 	bl	8002768 <HAL_ADCEx_MultiModeConfigChannel>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000f3a:	f000 f96b 	bl	8001214 <Error_Handler>
  }

  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000f3e:	2310      	movs	r3, #16
 8000f40:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f42:	2301      	movs	r3, #1
 8000f44:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f46:	2300      	movs	r3, #0
 8000f48:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8000f4a:	2307      	movs	r3, #7
 8000f4c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f52:	2300      	movs	r3, #0
 8000f54:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4806      	ldr	r0, [pc, #24]	@ (8000f74 <MX_ADC1_Init+0xdc>)
 8000f5c:	f001 f91a 	bl	8002194 <HAL_ADC_ConfigChannel>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000f66:	f000 f955 	bl	8001214 <Error_Handler>
  }
}
 8000f6a:	bf00      	nop
 8000f6c:	3728      	adds	r7, #40	@ 0x28
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	200001f0 	.word	0x200001f0

08000f78 <MX_I2C1_Init>:

/**
  * @brief I2C1 Initialization Function
  */
static void MX_I2C1_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8000f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000f7e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ff0 <MX_I2C1_Init+0x78>)
 8000f80:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000f82:	4b1a      	ldr	r3, [pc, #104]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000f84:	4a1b      	ldr	r2, [pc, #108]	@ (8000ff4 <MX_I2C1_Init+0x7c>)
 8000f86:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f88:	4b18      	ldr	r3, [pc, #96]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f8e:	4b17      	ldr	r3, [pc, #92]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000f90:	2201      	movs	r2, #1
 8000f92:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f94:	4b15      	ldr	r3, [pc, #84]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f9a:	4b14      	ldr	r3, [pc, #80]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fa0:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fa6:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fac:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fb2:	480e      	ldr	r0, [pc, #56]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000fb4:	f002 f8da 	bl	800316c <HAL_I2C_Init>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000fbe:	f000 f929 	bl	8001214 <Error_Handler>
  }
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4809      	ldr	r0, [pc, #36]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000fc6:	f002 f96c 	bl	80032a2 <HAL_I2CEx_ConfigAnalogFilter>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000fd0:	f000 f920 	bl	8001214 <Error_Handler>
  }
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4805      	ldr	r0, [pc, #20]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000fd8:	f002 f9ae 	bl	8003338 <HAL_I2CEx_ConfigDigitalFilter>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000fe2:	f000 f917 	bl	8001214 <Error_Handler>
  }
}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000240 	.word	0x20000240
 8000ff0:	40005400 	.word	0x40005400
 8000ff4:	2000090e 	.word	0x2000090e

08000ff8 <MX_SPI1_Init>:

/**
  * @brief SPI1 Initialization Function
  */
static void MX_SPI1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8000ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800106c <MX_SPI1_Init+0x74>)
 8000ffe:	4a1c      	ldr	r2, [pc, #112]	@ (8001070 <MX_SPI1_Init+0x78>)
 8001000:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001002:	4b1a      	ldr	r3, [pc, #104]	@ (800106c <MX_SPI1_Init+0x74>)
 8001004:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001008:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800100a:	4b18      	ldr	r3, [pc, #96]	@ (800106c <MX_SPI1_Init+0x74>)
 800100c:	2200      	movs	r2, #0
 800100e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001010:	4b16      	ldr	r3, [pc, #88]	@ (800106c <MX_SPI1_Init+0x74>)
 8001012:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001016:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001018:	4b14      	ldr	r3, [pc, #80]	@ (800106c <MX_SPI1_Init+0x74>)
 800101a:	2200      	movs	r2, #0
 800101c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800101e:	4b13      	ldr	r3, [pc, #76]	@ (800106c <MX_SPI1_Init+0x74>)
 8001020:	2200      	movs	r2, #0
 8001022:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001024:	4b11      	ldr	r3, [pc, #68]	@ (800106c <MX_SPI1_Init+0x74>)
 8001026:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800102a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800102c:	4b0f      	ldr	r3, [pc, #60]	@ (800106c <MX_SPI1_Init+0x74>)
 800102e:	2208      	movs	r2, #8
 8001030:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001032:	4b0e      	ldr	r3, [pc, #56]	@ (800106c <MX_SPI1_Init+0x74>)
 8001034:	2200      	movs	r2, #0
 8001036:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001038:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <MX_SPI1_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800103e:	4b0b      	ldr	r3, [pc, #44]	@ (800106c <MX_SPI1_Init+0x74>)
 8001040:	2200      	movs	r2, #0
 8001042:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001044:	4b09      	ldr	r3, [pc, #36]	@ (800106c <MX_SPI1_Init+0x74>)
 8001046:	2207      	movs	r2, #7
 8001048:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800104a:	4b08      	ldr	r3, [pc, #32]	@ (800106c <MX_SPI1_Init+0x74>)
 800104c:	2200      	movs	r2, #0
 800104e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001050:	4b06      	ldr	r3, [pc, #24]	@ (800106c <MX_SPI1_Init+0x74>)
 8001052:	2208      	movs	r2, #8
 8001054:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001056:	4805      	ldr	r0, [pc, #20]	@ (800106c <MX_SPI1_Init+0x74>)
 8001058:	f003 fe50 	bl	8004cfc <HAL_SPI_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001062:	f000 f8d7 	bl	8001214 <Error_Handler>
  }
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	20000294 	.word	0x20000294
 8001070:	40013000 	.word	0x40013000

08001074 <MX_USART1_UART_Init>:

/**
  * @brief USART1 Initialization Function
  */
static void MX_USART1_UART_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8001078:	4b14      	ldr	r3, [pc, #80]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 800107a:	4a15      	ldr	r2, [pc, #84]	@ (80010d0 <MX_USART1_UART_Init+0x5c>)
 800107c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800107e:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 8001080:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001084:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001086:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800108c:	4b0f      	ldr	r3, [pc, #60]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001092:	4b0e      	ldr	r3, [pc, #56]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 8001094:	2200      	movs	r2, #0
 8001096:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001098:	4b0c      	ldr	r3, [pc, #48]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 800109a:	220c      	movs	r2, #12
 800109c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109e:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010aa:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010b0:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010b6:	4805      	ldr	r0, [pc, #20]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 80010b8:	f003 fecb 	bl	8004e52 <HAL_UART_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80010c2:	f000 f8a7 	bl	8001214 <Error_Handler>
  }
}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	200002f8 	.word	0x200002f8
 80010d0:	40013800 	.word	0x40013800

080010d4 <MX_USB_PCD_Init>:

/**
  * @brief USB Initialization Function
  */
static void MX_USB_PCD_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  hpcd_USB_FS.Instance = USB;
 80010d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001110 <MX_USB_PCD_Init+0x3c>)
 80010da:	4a0e      	ldr	r2, [pc, #56]	@ (8001114 <MX_USB_PCD_Init+0x40>)
 80010dc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80010de:	4b0c      	ldr	r3, [pc, #48]	@ (8001110 <MX_USB_PCD_Init+0x3c>)
 80010e0:	2208      	movs	r2, #8
 80010e2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80010e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001110 <MX_USB_PCD_Init+0x3c>)
 80010e6:	2202      	movs	r2, #2
 80010e8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80010ea:	4b09      	ldr	r3, [pc, #36]	@ (8001110 <MX_USB_PCD_Init+0x3c>)
 80010ec:	2202      	movs	r2, #2
 80010ee:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80010f0:	4b07      	ldr	r3, [pc, #28]	@ (8001110 <MX_USB_PCD_Init+0x3c>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80010f6:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <MX_USB_PCD_Init+0x3c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80010fc:	4804      	ldr	r0, [pc, #16]	@ (8001110 <MX_USB_PCD_Init+0x3c>)
 80010fe:	f002 f967 	bl	80033d0 <HAL_PCD_Init>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001108:	f000 f884 	bl	8001214 <Error_Handler>
  }
}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20000380 	.word	0x20000380
 8001114:	40005c00 	.word	0x40005c00

08001118 <MX_GPIO_Init>:

/**
  * @brief GPIO Initialization Function
  */
static void MX_GPIO_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b08a      	sub	sp, #40	@ 0x28
 800111c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	2200      	movs	r2, #0
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	605a      	str	r2, [r3, #4]
 8001128:	609a      	str	r2, [r3, #8]
 800112a:	60da      	str	r2, [r3, #12]
 800112c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOE_CLK_ENABLE();
 800112e:	4b37      	ldr	r3, [pc, #220]	@ (800120c <MX_GPIO_Init+0xf4>)
 8001130:	695b      	ldr	r3, [r3, #20]
 8001132:	4a36      	ldr	r2, [pc, #216]	@ (800120c <MX_GPIO_Init+0xf4>)
 8001134:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001138:	6153      	str	r3, [r2, #20]
 800113a:	4b34      	ldr	r3, [pc, #208]	@ (800120c <MX_GPIO_Init+0xf4>)
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001142:	613b      	str	r3, [r7, #16]
 8001144:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001146:	4b31      	ldr	r3, [pc, #196]	@ (800120c <MX_GPIO_Init+0xf4>)
 8001148:	695b      	ldr	r3, [r3, #20]
 800114a:	4a30      	ldr	r2, [pc, #192]	@ (800120c <MX_GPIO_Init+0xf4>)
 800114c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001150:	6153      	str	r3, [r2, #20]
 8001152:	4b2e      	ldr	r3, [pc, #184]	@ (800120c <MX_GPIO_Init+0xf4>)
 8001154:	695b      	ldr	r3, [r3, #20]
 8001156:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800115e:	4b2b      	ldr	r3, [pc, #172]	@ (800120c <MX_GPIO_Init+0xf4>)
 8001160:	695b      	ldr	r3, [r3, #20]
 8001162:	4a2a      	ldr	r2, [pc, #168]	@ (800120c <MX_GPIO_Init+0xf4>)
 8001164:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001168:	6153      	str	r3, [r2, #20]
 800116a:	4b28      	ldr	r3, [pc, #160]	@ (800120c <MX_GPIO_Init+0xf4>)
 800116c:	695b      	ldr	r3, [r3, #20]
 800116e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001172:	60bb      	str	r3, [r7, #8]
 8001174:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001176:	4b25      	ldr	r3, [pc, #148]	@ (800120c <MX_GPIO_Init+0xf4>)
 8001178:	695b      	ldr	r3, [r3, #20]
 800117a:	4a24      	ldr	r2, [pc, #144]	@ (800120c <MX_GPIO_Init+0xf4>)
 800117c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001180:	6153      	str	r3, [r2, #20]
 8001182:	4b22      	ldr	r3, [pc, #136]	@ (800120c <MX_GPIO_Init+0xf4>)
 8001184:	695b      	ldr	r3, [r3, #20]
 8001186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800118a:	607b      	str	r3, [r7, #4]
 800118c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800118e:	4b1f      	ldr	r3, [pc, #124]	@ (800120c <MX_GPIO_Init+0xf4>)
 8001190:	695b      	ldr	r3, [r3, #20]
 8001192:	4a1e      	ldr	r2, [pc, #120]	@ (800120c <MX_GPIO_Init+0xf4>)
 8001194:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001198:	6153      	str	r3, [r2, #20]
 800119a:	4b1c      	ldr	r3, [pc, #112]	@ (800120c <MX_GPIO_Init+0xf4>)
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011a2:	603b      	str	r3, [r7, #0]
 80011a4:	683b      	ldr	r3, [r7, #0]

  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80011a6:	2200      	movs	r2, #0
 80011a8:	f64f 7108 	movw	r1, #65288	@ 0xff08
 80011ac:	4818      	ldr	r0, [pc, #96]	@ (8001210 <MX_GPIO_Init+0xf8>)
 80011ae:	f001 ffc5 	bl	800313c <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 80011b2:	2337      	movs	r3, #55	@ 0x37
 80011b4:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80011b6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80011ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011c0:	f107 0314 	add.w	r3, r7, #20
 80011c4:	4619      	mov	r1, r3
 80011c6:	4812      	ldr	r0, [pc, #72]	@ (8001210 <MX_GPIO_Init+0xf8>)
 80011c8:	f001 fe26 	bl	8002e18 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80011cc:	f64f 7308 	movw	r3, #65288	@ 0xff08
 80011d0:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2300      	movs	r3, #0
 80011dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	4619      	mov	r1, r3
 80011e4:	480a      	ldr	r0, [pc, #40]	@ (8001210 <MX_GPIO_Init+0xf8>)
 80011e6:	f001 fe17 	bl	8002e18 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = B1_Pin;
 80011ea:	2301      	movs	r3, #1
 80011ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ee:	2300      	movs	r3, #0
 80011f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011f6:	f107 0314 	add.w	r3, r7, #20
 80011fa:	4619      	mov	r1, r3
 80011fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001200:	f001 fe0a 	bl	8002e18 <HAL_GPIO_Init>
}
 8001204:	bf00      	nop
 8001206:	3728      	adds	r7, #40	@ 0x28
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40021000 	.word	0x40021000
 8001210:	48001000 	.word	0x48001000

08001214 <Error_Handler>:

void Error_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001218:	b672      	cpsid	i
}
 800121a:	bf00      	nop
  __disable_irq();
  while (1) {}
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <Error_Handler+0x8>

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <HAL_MspInit+0x44>)
 8001228:	699b      	ldr	r3, [r3, #24]
 800122a:	4a0e      	ldr	r2, [pc, #56]	@ (8001264 <HAL_MspInit+0x44>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	6193      	str	r3, [r2, #24]
 8001232:	4b0c      	ldr	r3, [pc, #48]	@ (8001264 <HAL_MspInit+0x44>)
 8001234:	699b      	ldr	r3, [r3, #24]
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123e:	4b09      	ldr	r3, [pc, #36]	@ (8001264 <HAL_MspInit+0x44>)
 8001240:	69db      	ldr	r3, [r3, #28]
 8001242:	4a08      	ldr	r2, [pc, #32]	@ (8001264 <HAL_MspInit+0x44>)
 8001244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001248:	61d3      	str	r3, [r2, #28]
 800124a:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <HAL_MspInit+0x44>)
 800124c:	69db      	ldr	r3, [r3, #28]
 800124e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001252:	603b      	str	r3, [r7, #0]
 8001254:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001256:	2007      	movs	r0, #7
 8001258:	f001 fdaa 	bl	8002db0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800125c:	bf00      	nop
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	40021000 	.word	0x40021000

08001268 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001278:	d10b      	bne.n	8001292 <HAL_ADC_MspInit+0x2a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800127a:	4b09      	ldr	r3, [pc, #36]	@ (80012a0 <HAL_ADC_MspInit+0x38>)
 800127c:	695b      	ldr	r3, [r3, #20]
 800127e:	4a08      	ldr	r2, [pc, #32]	@ (80012a0 <HAL_ADC_MspInit+0x38>)
 8001280:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001284:	6153      	str	r3, [r2, #20]
 8001286:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <HAL_ADC_MspInit+0x38>)
 8001288:	695b      	ldr	r3, [r3, #20]
 800128a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800128e:	60fb      	str	r3, [r7, #12]
 8001290:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001292:	bf00      	nop
 8001294:	3714      	adds	r7, #20
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	40021000 	.word	0x40021000

080012a4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b08a      	sub	sp, #40	@ 0x28
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a17      	ldr	r2, [pc, #92]	@ (8001320 <HAL_I2C_MspInit+0x7c>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d127      	bne.n	8001316 <HAL_I2C_MspInit+0x72>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c6:	4b17      	ldr	r3, [pc, #92]	@ (8001324 <HAL_I2C_MspInit+0x80>)
 80012c8:	695b      	ldr	r3, [r3, #20]
 80012ca:	4a16      	ldr	r2, [pc, #88]	@ (8001324 <HAL_I2C_MspInit+0x80>)
 80012cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012d0:	6153      	str	r3, [r2, #20]
 80012d2:	4b14      	ldr	r3, [pc, #80]	@ (8001324 <HAL_I2C_MspInit+0x80>)
 80012d4:	695b      	ldr	r3, [r3, #20]
 80012d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012da:	613b      	str	r3, [r7, #16]
 80012dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80012de:	23c0      	movs	r3, #192	@ 0xc0
 80012e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012e2:	2312      	movs	r3, #18
 80012e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012e6:	2301      	movs	r3, #1
 80012e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012ea:	2303      	movs	r3, #3
 80012ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012ee:	2304      	movs	r3, #4
 80012f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4619      	mov	r1, r3
 80012f8:	480b      	ldr	r0, [pc, #44]	@ (8001328 <HAL_I2C_MspInit+0x84>)
 80012fa:	f001 fd8d 	bl	8002e18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012fe:	4b09      	ldr	r3, [pc, #36]	@ (8001324 <HAL_I2C_MspInit+0x80>)
 8001300:	69db      	ldr	r3, [r3, #28]
 8001302:	4a08      	ldr	r2, [pc, #32]	@ (8001324 <HAL_I2C_MspInit+0x80>)
 8001304:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001308:	61d3      	str	r3, [r2, #28]
 800130a:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <HAL_I2C_MspInit+0x80>)
 800130c:	69db      	ldr	r3, [r3, #28]
 800130e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001316:	bf00      	nop
 8001318:	3728      	adds	r7, #40	@ 0x28
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40005400 	.word	0x40005400
 8001324:	40021000 	.word	0x40021000
 8001328:	48000400 	.word	0x48000400

0800132c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b08a      	sub	sp, #40	@ 0x28
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	f107 0314 	add.w	r3, r7, #20
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a17      	ldr	r2, [pc, #92]	@ (80013a8 <HAL_SPI_MspInit+0x7c>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d128      	bne.n	80013a0 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800134e:	4b17      	ldr	r3, [pc, #92]	@ (80013ac <HAL_SPI_MspInit+0x80>)
 8001350:	699b      	ldr	r3, [r3, #24]
 8001352:	4a16      	ldr	r2, [pc, #88]	@ (80013ac <HAL_SPI_MspInit+0x80>)
 8001354:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001358:	6193      	str	r3, [r2, #24]
 800135a:	4b14      	ldr	r3, [pc, #80]	@ (80013ac <HAL_SPI_MspInit+0x80>)
 800135c:	699b      	ldr	r3, [r3, #24]
 800135e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001366:	4b11      	ldr	r3, [pc, #68]	@ (80013ac <HAL_SPI_MspInit+0x80>)
 8001368:	695b      	ldr	r3, [r3, #20]
 800136a:	4a10      	ldr	r2, [pc, #64]	@ (80013ac <HAL_SPI_MspInit+0x80>)
 800136c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001370:	6153      	str	r3, [r2, #20]
 8001372:	4b0e      	ldr	r3, [pc, #56]	@ (80013ac <HAL_SPI_MspInit+0x80>)
 8001374:	695b      	ldr	r3, [r3, #20]
 8001376:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800137e:	23e0      	movs	r3, #224	@ 0xe0
 8001380:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001382:	2302      	movs	r3, #2
 8001384:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001386:	2300      	movs	r3, #0
 8001388:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800138a:	2303      	movs	r3, #3
 800138c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800138e:	2305      	movs	r3, #5
 8001390:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	4619      	mov	r1, r3
 8001398:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800139c:	f001 fd3c 	bl	8002e18 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80013a0:	bf00      	nop
 80013a2:	3728      	adds	r7, #40	@ 0x28
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40013000 	.word	0x40013000
 80013ac:	40021000 	.word	0x40021000

080013b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08a      	sub	sp, #40	@ 0x28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a17      	ldr	r2, [pc, #92]	@ (800142c <HAL_UART_MspInit+0x7c>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d127      	bne.n	8001422 <HAL_UART_MspInit+0x72>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013d2:	4b17      	ldr	r3, [pc, #92]	@ (8001430 <HAL_UART_MspInit+0x80>)
 80013d4:	699b      	ldr	r3, [r3, #24]
 80013d6:	4a16      	ldr	r2, [pc, #88]	@ (8001430 <HAL_UART_MspInit+0x80>)
 80013d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013dc:	6193      	str	r3, [r2, #24]
 80013de:	4b14      	ldr	r3, [pc, #80]	@ (8001430 <HAL_UART_MspInit+0x80>)
 80013e0:	699b      	ldr	r3, [r3, #24]
 80013e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013e6:	613b      	str	r3, [r7, #16]
 80013e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ea:	4b11      	ldr	r3, [pc, #68]	@ (8001430 <HAL_UART_MspInit+0x80>)
 80013ec:	695b      	ldr	r3, [r3, #20]
 80013ee:	4a10      	ldr	r2, [pc, #64]	@ (8001430 <HAL_UART_MspInit+0x80>)
 80013f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80013f4:	6153      	str	r3, [r2, #20]
 80013f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <HAL_UART_MspInit+0x80>)
 80013f8:	695b      	ldr	r3, [r3, #20]
 80013fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001402:	2330      	movs	r3, #48	@ 0x30
 8001404:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001406:	2302      	movs	r3, #2
 8001408:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800140e:	2303      	movs	r3, #3
 8001410:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001412:	2307      	movs	r3, #7
 8001414:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001416:	f107 0314 	add.w	r3, r7, #20
 800141a:	4619      	mov	r1, r3
 800141c:	4805      	ldr	r0, [pc, #20]	@ (8001434 <HAL_UART_MspInit+0x84>)
 800141e:	f001 fcfb 	bl	8002e18 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001422:	bf00      	nop
 8001424:	3728      	adds	r7, #40	@ 0x28
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40013800 	.word	0x40013800
 8001430:	40021000 	.word	0x40021000
 8001434:	48000800 	.word	0x48000800

08001438 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08a      	sub	sp, #40	@ 0x28
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a18      	ldr	r2, [pc, #96]	@ (80014b8 <HAL_PCD_MspInit+0x80>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d129      	bne.n	80014ae <HAL_PCD_MspInit+0x76>
  {
    /* USER CODE BEGIN USB_MspInit 0 */

    /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800145a:	4b18      	ldr	r3, [pc, #96]	@ (80014bc <HAL_PCD_MspInit+0x84>)
 800145c:	695b      	ldr	r3, [r3, #20]
 800145e:	4a17      	ldr	r2, [pc, #92]	@ (80014bc <HAL_PCD_MspInit+0x84>)
 8001460:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001464:	6153      	str	r3, [r2, #20]
 8001466:	4b15      	ldr	r3, [pc, #84]	@ (80014bc <HAL_PCD_MspInit+0x84>)
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800146e:	613b      	str	r3, [r7, #16]
 8001470:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8001472:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001476:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001478:	2302      	movs	r3, #2
 800147a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001480:	2303      	movs	r3, #3
 8001482:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001484:	230e      	movs	r3, #14
 8001486:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001488:	f107 0314 	add.w	r3, r7, #20
 800148c:	4619      	mov	r1, r3
 800148e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001492:	f001 fcc1 	bl	8002e18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001496:	4b09      	ldr	r3, [pc, #36]	@ (80014bc <HAL_PCD_MspInit+0x84>)
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	4a08      	ldr	r2, [pc, #32]	@ (80014bc <HAL_PCD_MspInit+0x84>)
 800149c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80014a0:	61d3      	str	r3, [r2, #28]
 80014a2:	4b06      	ldr	r3, [pc, #24]	@ (80014bc <HAL_PCD_MspInit+0x84>)
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80014aa:	60fb      	str	r3, [r7, #12]
 80014ac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_MspInit 1 */

  }

}
 80014ae:	bf00      	nop
 80014b0:	3728      	adds	r7, #40	@ 0x28
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40005c00 	.word	0x40005c00
 80014bc:	40021000 	.word	0x40021000

080014c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <NMI_Handler+0x4>

080014c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014cc:	bf00      	nop
 80014ce:	e7fd      	b.n	80014cc <HardFault_Handler+0x4>

080014d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014d4:	bf00      	nop
 80014d6:	e7fd      	b.n	80014d4 <MemManage_Handler+0x4>

080014d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014dc:	bf00      	nop
 80014de:	e7fd      	b.n	80014dc <BusFault_Handler+0x4>

080014e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e4:	bf00      	nop
 80014e6:	e7fd      	b.n	80014e4 <UsageFault_Handler+0x4>

080014e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr

080014f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001516:	f000 f94b 	bl	80017b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}

0800151e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800151e:	b480      	push	{r7}
 8001520:	af00      	add	r7, sp, #0
  return 1;
 8001522:	2301      	movs	r3, #1
}
 8001524:	4618      	mov	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr

0800152e <_kill>:

int _kill(int pid, int sig)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b082      	sub	sp, #8
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
 8001536:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001538:	f004 ff5a 	bl	80063f0 <__errno>
 800153c:	4603      	mov	r3, r0
 800153e:	2216      	movs	r2, #22
 8001540:	601a      	str	r2, [r3, #0]
  return -1;
 8001542:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <_exit>:

void _exit (int status)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b082      	sub	sp, #8
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001556:	f04f 31ff 	mov.w	r1, #4294967295
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f7ff ffe7 	bl	800152e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001560:	bf00      	nop
 8001562:	e7fd      	b.n	8001560 <_exit+0x12>

08001564 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	e00a      	b.n	800158c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001576:	f3af 8000 	nop.w
 800157a:	4601      	mov	r1, r0
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	1c5a      	adds	r2, r3, #1
 8001580:	60ba      	str	r2, [r7, #8]
 8001582:	b2ca      	uxtb	r2, r1
 8001584:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	3301      	adds	r3, #1
 800158a:	617b      	str	r3, [r7, #20]
 800158c:	697a      	ldr	r2, [r7, #20]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	429a      	cmp	r2, r3
 8001592:	dbf0      	blt.n	8001576 <_read+0x12>
  }

  return len;
 8001594:	687b      	ldr	r3, [r7, #4]
}
 8001596:	4618      	mov	r0, r3
 8001598:	3718      	adds	r7, #24
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}

0800159e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	b086      	sub	sp, #24
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	60f8      	str	r0, [r7, #12]
 80015a6:	60b9      	str	r1, [r7, #8]
 80015a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015aa:	2300      	movs	r3, #0
 80015ac:	617b      	str	r3, [r7, #20]
 80015ae:	e009      	b.n	80015c4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	1c5a      	adds	r2, r3, #1
 80015b4:	60ba      	str	r2, [r7, #8]
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	3301      	adds	r3, #1
 80015c2:	617b      	str	r3, [r7, #20]
 80015c4:	697a      	ldr	r2, [r7, #20]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	dbf1      	blt.n	80015b0 <_write+0x12>
  }
  return len;
 80015cc:	687b      	ldr	r3, [r7, #4]
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3718      	adds	r7, #24
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <_close>:

int _close(int file)
{
 80015d6:	b480      	push	{r7}
 80015d8:	b083      	sub	sp, #12
 80015da:	af00      	add	r7, sp, #0
 80015dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015ee:	b480      	push	{r7}
 80015f0:	b083      	sub	sp, #12
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
 80015f6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015fe:	605a      	str	r2, [r3, #4]
  return 0;
 8001600:	2300      	movs	r3, #0
}
 8001602:	4618      	mov	r0, r3
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr

0800160e <_isatty>:

int _isatty(int file)
{
 800160e:	b480      	push	{r7}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001616:	2301      	movs	r3, #1
}
 8001618:	4618      	mov	r0, r3
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr

08001624 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001624:	b480      	push	{r7}
 8001626:	b085      	sub	sp, #20
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	3714      	adds	r7, #20
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
	...

08001640 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001648:	4a14      	ldr	r2, [pc, #80]	@ (800169c <_sbrk+0x5c>)
 800164a:	4b15      	ldr	r3, [pc, #84]	@ (80016a0 <_sbrk+0x60>)
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001654:	4b13      	ldr	r3, [pc, #76]	@ (80016a4 <_sbrk+0x64>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d102      	bne.n	8001662 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800165c:	4b11      	ldr	r3, [pc, #68]	@ (80016a4 <_sbrk+0x64>)
 800165e:	4a12      	ldr	r2, [pc, #72]	@ (80016a8 <_sbrk+0x68>)
 8001660:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001662:	4b10      	ldr	r3, [pc, #64]	@ (80016a4 <_sbrk+0x64>)
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4413      	add	r3, r2
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	429a      	cmp	r2, r3
 800166e:	d207      	bcs.n	8001680 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001670:	f004 febe 	bl	80063f0 <__errno>
 8001674:	4603      	mov	r3, r0
 8001676:	220c      	movs	r2, #12
 8001678:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800167a:	f04f 33ff 	mov.w	r3, #4294967295
 800167e:	e009      	b.n	8001694 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001680:	4b08      	ldr	r3, [pc, #32]	@ (80016a4 <_sbrk+0x64>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001686:	4b07      	ldr	r3, [pc, #28]	@ (80016a4 <_sbrk+0x64>)
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4413      	add	r3, r2
 800168e:	4a05      	ldr	r2, [pc, #20]	@ (80016a4 <_sbrk+0x64>)
 8001690:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001692:	68fb      	ldr	r3, [r7, #12]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	2000a000 	.word	0x2000a000
 80016a0:	00000400 	.word	0x00000400
 80016a4:	200006ec 	.word	0x200006ec
 80016a8:	20000840 	.word	0x20000840

080016ac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016b0:	4b06      	ldr	r3, [pc, #24]	@ (80016cc <SystemInit+0x20>)
 80016b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016b6:	4a05      	ldr	r2, [pc, #20]	@ (80016cc <SystemInit+0x20>)
 80016b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	e000ed00 	.word	0xe000ed00

080016d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80016d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001708 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80016d4:	f7ff ffea 	bl	80016ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016d8:	480c      	ldr	r0, [pc, #48]	@ (800170c <LoopForever+0x6>)
  ldr r1, =_edata
 80016da:	490d      	ldr	r1, [pc, #52]	@ (8001710 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001714 <LoopForever+0xe>)
  movs r3, #0
 80016de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016e0:	e002      	b.n	80016e8 <LoopCopyDataInit>

080016e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016e6:	3304      	adds	r3, #4

080016e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016ec:	d3f9      	bcc.n	80016e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001718 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016f0:	4c0a      	ldr	r4, [pc, #40]	@ (800171c <LoopForever+0x16>)
  movs r3, #0
 80016f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f4:	e001      	b.n	80016fa <LoopFillZerobss>

080016f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016f8:	3204      	adds	r2, #4

080016fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016fc:	d3fb      	bcc.n	80016f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016fe:	f004 fe7d 	bl	80063fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001702:	f7ff fa51 	bl	8000ba8 <main>

08001706 <LoopForever>:

LoopForever:
    b LoopForever
 8001706:	e7fe      	b.n	8001706 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001708:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800170c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001710:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001714:	0800893c 	.word	0x0800893c
  ldr r2, =_sbss
 8001718:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800171c:	20000840 	.word	0x20000840

08001720 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001720:	e7fe      	b.n	8001720 <ADC1_2_IRQHandler>
	...

08001724 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001728:	4b08      	ldr	r3, [pc, #32]	@ (800174c <HAL_Init+0x28>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a07      	ldr	r2, [pc, #28]	@ (800174c <HAL_Init+0x28>)
 800172e:	f043 0310 	orr.w	r3, r3, #16
 8001732:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001734:	2003      	movs	r0, #3
 8001736:	f001 fb3b 	bl	8002db0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800173a:	2000      	movs	r0, #0
 800173c:	f000 f808 	bl	8001750 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001740:	f7ff fd6e 	bl	8001220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40022000 	.word	0x40022000

08001750 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001758:	4b12      	ldr	r3, [pc, #72]	@ (80017a4 <HAL_InitTick+0x54>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	4b12      	ldr	r3, [pc, #72]	@ (80017a8 <HAL_InitTick+0x58>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	4619      	mov	r1, r3
 8001762:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001766:	fbb3 f3f1 	udiv	r3, r3, r1
 800176a:	fbb2 f3f3 	udiv	r3, r2, r3
 800176e:	4618      	mov	r0, r3
 8001770:	f001 fb45 	bl	8002dfe <HAL_SYSTICK_Config>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e00e      	b.n	800179c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b0f      	cmp	r3, #15
 8001782:	d80a      	bhi.n	800179a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001784:	2200      	movs	r2, #0
 8001786:	6879      	ldr	r1, [r7, #4]
 8001788:	f04f 30ff 	mov.w	r0, #4294967295
 800178c:	f001 fb1b 	bl	8002dc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001790:	4a06      	ldr	r2, [pc, #24]	@ (80017ac <HAL_InitTick+0x5c>)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001796:	2300      	movs	r3, #0
 8001798:	e000      	b.n	800179c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
}
 800179c:	4618      	mov	r0, r3
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20000000 	.word	0x20000000
 80017a8:	20000008 	.word	0x20000008
 80017ac:	20000004 	.word	0x20000004

080017b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017b4:	4b06      	ldr	r3, [pc, #24]	@ (80017d0 <HAL_IncTick+0x20>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	461a      	mov	r2, r3
 80017ba:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <HAL_IncTick+0x24>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4413      	add	r3, r2
 80017c0:	4a04      	ldr	r2, [pc, #16]	@ (80017d4 <HAL_IncTick+0x24>)
 80017c2:	6013      	str	r3, [r2, #0]
}
 80017c4:	bf00      	nop
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	20000008 	.word	0x20000008
 80017d4:	200006f0 	.word	0x200006f0

080017d8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  return uwTick;  
 80017dc:	4b03      	ldr	r3, [pc, #12]	@ (80017ec <HAL_GetTick+0x14>)
 80017de:	681b      	ldr	r3, [r3, #0]
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	200006f0 	.word	0x200006f0

080017f0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017f8:	f7ff ffee 	bl	80017d8 <HAL_GetTick>
 80017fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001808:	d005      	beq.n	8001816 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800180a:	4b0a      	ldr	r3, [pc, #40]	@ (8001834 <HAL_Delay+0x44>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	461a      	mov	r2, r3
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	4413      	add	r3, r2
 8001814:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001816:	bf00      	nop
 8001818:	f7ff ffde 	bl	80017d8 <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	429a      	cmp	r2, r3
 8001826:	d8f7      	bhi.n	8001818 <HAL_Delay+0x28>
  {
  }
}
 8001828:	bf00      	nop
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000008 	.word	0x20000008

08001838 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b09a      	sub	sp, #104	@ 0x68
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001840:	2300      	movs	r3, #0
 8001842:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001846:	2300      	movs	r3, #0
 8001848:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 800184a:	2300      	movs	r3, #0
 800184c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d101      	bne.n	8001858 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	e1c9      	b.n	8001bec <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	691b      	ldr	r3, [r3, #16]
 800185c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	f003 0310 	and.w	r3, r3, #16
 8001866:	2b00      	cmp	r3, #0
 8001868:	d176      	bne.n	8001958 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186e:	2b00      	cmp	r3, #0
 8001870:	d152      	bne.n	8001918 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2200      	movs	r2, #0
 800187c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800188c:	6878      	ldr	r0, [r7, #4]
 800188e:	f7ff fceb 	bl	8001268 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d13b      	bne.n	8001918 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f001 f8b7 	bl	8002a14 <ADC_Disable>
 80018a6:	4603      	mov	r3, r0
 80018a8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b0:	f003 0310 	and.w	r3, r3, #16
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d12f      	bne.n	8001918 <HAL_ADC_Init+0xe0>
 80018b8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d12b      	bne.n	8001918 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80018c8:	f023 0302 	bic.w	r3, r3, #2
 80018cc:	f043 0202 	orr.w	r2, r3, #2
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	689a      	ldr	r2, [r3, #8]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80018e2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	689a      	ldr	r2, [r3, #8]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80018f2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80018f4:	4b86      	ldr	r3, [pc, #536]	@ (8001b10 <HAL_ADC_Init+0x2d8>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a86      	ldr	r2, [pc, #536]	@ (8001b14 <HAL_ADC_Init+0x2dc>)
 80018fa:	fba2 2303 	umull	r2, r3, r2, r3
 80018fe:	0c9a      	lsrs	r2, r3, #18
 8001900:	4613      	mov	r3, r2
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	4413      	add	r3, r2
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800190a:	e002      	b.n	8001912 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	3b01      	subs	r3, #1
 8001910:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d1f9      	bne.n	800190c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d007      	beq.n	8001936 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001930:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001934:	d110      	bne.n	8001958 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193a:	f023 0312 	bic.w	r3, r3, #18
 800193e:	f043 0210 	orr.w	r2, r3, #16
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194a:	f043 0201 	orr.w	r2, r3, #1
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195c:	f003 0310 	and.w	r3, r3, #16
 8001960:	2b00      	cmp	r3, #0
 8001962:	f040 8136 	bne.w	8001bd2 <HAL_ADC_Init+0x39a>
 8001966:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800196a:	2b00      	cmp	r3, #0
 800196c:	f040 8131 	bne.w	8001bd2 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800197a:	2b00      	cmp	r3, #0
 800197c:	f040 8129 	bne.w	8001bd2 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001984:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001988:	f043 0202 	orr.w	r2, r3, #2
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001998:	d004      	beq.n	80019a4 <HAL_ADC_Init+0x16c>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a5e      	ldr	r2, [pc, #376]	@ (8001b18 <HAL_ADC_Init+0x2e0>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d101      	bne.n	80019a8 <HAL_ADC_Init+0x170>
 80019a4:	4b5d      	ldr	r3, [pc, #372]	@ (8001b1c <HAL_ADC_Init+0x2e4>)
 80019a6:	e000      	b.n	80019aa <HAL_ADC_Init+0x172>
 80019a8:	4b5d      	ldr	r3, [pc, #372]	@ (8001b20 <HAL_ADC_Init+0x2e8>)
 80019aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019b4:	d102      	bne.n	80019bc <HAL_ADC_Init+0x184>
 80019b6:	4b58      	ldr	r3, [pc, #352]	@ (8001b18 <HAL_ADC_Init+0x2e0>)
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	e01a      	b.n	80019f2 <HAL_ADC_Init+0x1ba>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a55      	ldr	r2, [pc, #340]	@ (8001b18 <HAL_ADC_Init+0x2e0>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d103      	bne.n	80019ce <HAL_ADC_Init+0x196>
 80019c6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	e011      	b.n	80019f2 <HAL_ADC_Init+0x1ba>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a54      	ldr	r2, [pc, #336]	@ (8001b24 <HAL_ADC_Init+0x2ec>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d102      	bne.n	80019de <HAL_ADC_Init+0x1a6>
 80019d8:	4b53      	ldr	r3, [pc, #332]	@ (8001b28 <HAL_ADC_Init+0x2f0>)
 80019da:	60fb      	str	r3, [r7, #12]
 80019dc:	e009      	b.n	80019f2 <HAL_ADC_Init+0x1ba>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a51      	ldr	r2, [pc, #324]	@ (8001b28 <HAL_ADC_Init+0x2f0>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d102      	bne.n	80019ee <HAL_ADC_Init+0x1b6>
 80019e8:	4b4e      	ldr	r3, [pc, #312]	@ (8001b24 <HAL_ADC_Init+0x2ec>)
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	e001      	b.n	80019f2 <HAL_ADC_Init+0x1ba>
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f003 0303 	and.w	r3, r3, #3
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d108      	bne.n	8001a12 <HAL_ADC_Init+0x1da>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0301 	and.w	r3, r3, #1
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d101      	bne.n	8001a12 <HAL_ADC_Init+0x1da>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <HAL_ADC_Init+0x1dc>
 8001a12:	2300      	movs	r3, #0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d11c      	bne.n	8001a52 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001a18:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d010      	beq.n	8001a40 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f003 0303 	and.w	r3, r3, #3
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d107      	bne.n	8001a3a <HAL_ADC_Init+0x202>
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d101      	bne.n	8001a3a <HAL_ADC_Init+0x202>
 8001a36:	2301      	movs	r3, #1
 8001a38:	e000      	b.n	8001a3c <HAL_ADC_Init+0x204>
 8001a3a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d108      	bne.n	8001a52 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001a40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	431a      	orrs	r2, r3
 8001a4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a50:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	7e5b      	ldrb	r3, [r3, #25]
 8001a56:	035b      	lsls	r3, r3, #13
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001a5c:	2a01      	cmp	r2, #1
 8001a5e:	d002      	beq.n	8001a66 <HAL_ADC_Init+0x22e>
 8001a60:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a64:	e000      	b.n	8001a68 <HAL_ADC_Init+0x230>
 8001a66:	2200      	movs	r2, #0
 8001a68:	431a      	orrs	r2, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	431a      	orrs	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d11b      	bne.n	8001abe <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	7e5b      	ldrb	r3, [r3, #25]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d109      	bne.n	8001aa2 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a92:	3b01      	subs	r3, #1
 8001a94:	045a      	lsls	r2, r3, #17
 8001a96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a9e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001aa0:	e00d      	b.n	8001abe <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8001aaa:	f043 0220 	orr.w	r2, r3, #32
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab6:	f043 0201 	orr.w	r2, r3, #1
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d03a      	beq.n	8001b3c <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a16      	ldr	r2, [pc, #88]	@ (8001b24 <HAL_ADC_Init+0x2ec>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d004      	beq.n	8001ada <HAL_ADC_Init+0x2a2>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a14      	ldr	r2, [pc, #80]	@ (8001b28 <HAL_ADC_Init+0x2f0>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d128      	bne.n	8001b2c <HAL_ADC_Init+0x2f4>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ade:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8001ae2:	d012      	beq.n	8001b0a <HAL_ADC_Init+0x2d2>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ae8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001aec:	d00a      	beq.n	8001b04 <HAL_ADC_Init+0x2cc>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001af2:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8001af6:	d002      	beq.n	8001afe <HAL_ADC_Init+0x2c6>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001afc:	e018      	b.n	8001b30 <HAL_ADC_Init+0x2f8>
 8001afe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b02:	e015      	b.n	8001b30 <HAL_ADC_Init+0x2f8>
 8001b04:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8001b08:	e012      	b.n	8001b30 <HAL_ADC_Init+0x2f8>
 8001b0a:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001b0e:	e00f      	b.n	8001b30 <HAL_ADC_Init+0x2f8>
 8001b10:	20000000 	.word	0x20000000
 8001b14:	431bde83 	.word	0x431bde83
 8001b18:	50000100 	.word	0x50000100
 8001b1c:	50000300 	.word	0x50000300
 8001b20:	50000700 	.word	0x50000700
 8001b24:	50000400 	.word	0x50000400
 8001b28:	50000500 	.word	0x50000500
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001b34:	4313      	orrs	r3, r2
 8001b36:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	f003 030c 	and.w	r3, r3, #12
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d114      	bne.n	8001b74 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	6812      	ldr	r2, [r2, #0]
 8001b54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001b58:	f023 0302 	bic.w	r3, r3, #2
 8001b5c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	7e1b      	ldrb	r3, [r3, #24]
 8001b62:	039a      	lsls	r2, r3, #14
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001b70:	4313      	orrs	r3, r2
 8001b72:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	68da      	ldr	r2, [r3, #12]
 8001b7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bf4 <HAL_ADC_Init+0x3bc>)
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	6812      	ldr	r2, [r2, #0]
 8001b82:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001b84:	430b      	orrs	r3, r1
 8001b86:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	691b      	ldr	r3, [r3, #16]
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d10c      	bne.n	8001baa <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b96:	f023 010f 	bic.w	r1, r3, #15
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	1e5a      	subs	r2, r3, #1
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ba8:	e007      	b.n	8001bba <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f022 020f 	bic.w	r2, r2, #15
 8001bb8:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc4:	f023 0303 	bic.w	r3, r3, #3
 8001bc8:	f043 0201 	orr.w	r2, r3, #1
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	641a      	str	r2, [r3, #64]	@ 0x40
 8001bd0:	e00a      	b.n	8001be8 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd6:	f023 0312 	bic.w	r3, r3, #18
 8001bda:	f043 0210 	orr.w	r2, r3, #16
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001be2:	2301      	movs	r3, #1
 8001be4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001be8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3768      	adds	r7, #104	@ 0x68
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	fff0c007 	.word	0xfff0c007

08001bf8 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c00:	2300      	movs	r3, #0
 8001c02:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f003 0304 	and.w	r3, r3, #4
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	f040 80f9 	bne.w	8001e06 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d101      	bne.n	8001c22 <HAL_ADC_Start+0x2a>
 8001c1e:	2302      	movs	r3, #2
 8001c20:	e0f4      	b.n	8001e0c <HAL_ADC_Start+0x214>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2201      	movs	r2, #1
 8001c26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f000 fe8e 	bl	800294c <ADC_Enable>
 8001c30:	4603      	mov	r3, r0
 8001c32:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001c34:	7bfb      	ldrb	r3, [r7, #15]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	f040 80e0 	bne.w	8001dfc <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c40:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001c44:	f023 0301 	bic.w	r3, r3, #1
 8001c48:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c58:	d004      	beq.n	8001c64 <HAL_ADC_Start+0x6c>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a6d      	ldr	r2, [pc, #436]	@ (8001e14 <HAL_ADC_Start+0x21c>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d106      	bne.n	8001c72 <HAL_ADC_Start+0x7a>
 8001c64:	4b6c      	ldr	r3, [pc, #432]	@ (8001e18 <HAL_ADC_Start+0x220>)
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f003 031f 	and.w	r3, r3, #31
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d010      	beq.n	8001c92 <HAL_ADC_Start+0x9a>
 8001c70:	e005      	b.n	8001c7e <HAL_ADC_Start+0x86>
 8001c72:	4b6a      	ldr	r3, [pc, #424]	@ (8001e1c <HAL_ADC_Start+0x224>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	f003 031f 	and.w	r3, r3, #31
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d009      	beq.n	8001c92 <HAL_ADC_Start+0x9a>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c86:	d004      	beq.n	8001c92 <HAL_ADC_Start+0x9a>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a64      	ldr	r2, [pc, #400]	@ (8001e20 <HAL_ADC_Start+0x228>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d115      	bne.n	8001cbe <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d036      	beq.n	8001d1a <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001cb4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001cbc:	e02d      	b.n	8001d1a <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001cd2:	d004      	beq.n	8001cde <HAL_ADC_Start+0xe6>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a4e      	ldr	r2, [pc, #312]	@ (8001e14 <HAL_ADC_Start+0x21c>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d10a      	bne.n	8001cf4 <HAL_ADC_Start+0xfc>
 8001cde:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	bf14      	ite	ne
 8001cec:	2301      	movne	r3, #1
 8001cee:	2300      	moveq	r3, #0
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	e008      	b.n	8001d06 <HAL_ADC_Start+0x10e>
 8001cf4:	4b4a      	ldr	r3, [pc, #296]	@ (8001e20 <HAL_ADC_Start+0x228>)
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	bf14      	ite	ne
 8001d00:	2301      	movne	r3, #1
 8001d02:	2300      	moveq	r3, #0
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d007      	beq.n	8001d1a <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d12:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d26:	d106      	bne.n	8001d36 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2c:	f023 0206 	bic.w	r2, r3, #6
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	645a      	str	r2, [r3, #68]	@ 0x44
 8001d34:	e002      	b.n	8001d3c <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	221c      	movs	r2, #28
 8001d4a:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d54:	d004      	beq.n	8001d60 <HAL_ADC_Start+0x168>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a2e      	ldr	r2, [pc, #184]	@ (8001e14 <HAL_ADC_Start+0x21c>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d106      	bne.n	8001d6e <HAL_ADC_Start+0x176>
 8001d60:	4b2d      	ldr	r3, [pc, #180]	@ (8001e18 <HAL_ADC_Start+0x220>)
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	f003 031f 	and.w	r3, r3, #31
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d03e      	beq.n	8001dea <HAL_ADC_Start+0x1f2>
 8001d6c:	e005      	b.n	8001d7a <HAL_ADC_Start+0x182>
 8001d6e:	4b2b      	ldr	r3, [pc, #172]	@ (8001e1c <HAL_ADC_Start+0x224>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f003 031f 	and.w	r3, r3, #31
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d037      	beq.n	8001dea <HAL_ADC_Start+0x1f2>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d82:	d004      	beq.n	8001d8e <HAL_ADC_Start+0x196>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a22      	ldr	r2, [pc, #136]	@ (8001e14 <HAL_ADC_Start+0x21c>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d106      	bne.n	8001d9c <HAL_ADC_Start+0x1a4>
 8001d8e:	4b22      	ldr	r3, [pc, #136]	@ (8001e18 <HAL_ADC_Start+0x220>)
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f003 031f 	and.w	r3, r3, #31
 8001d96:	2b05      	cmp	r3, #5
 8001d98:	d027      	beq.n	8001dea <HAL_ADC_Start+0x1f2>
 8001d9a:	e005      	b.n	8001da8 <HAL_ADC_Start+0x1b0>
 8001d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8001e1c <HAL_ADC_Start+0x224>)
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	f003 031f 	and.w	r3, r3, #31
 8001da4:	2b05      	cmp	r3, #5
 8001da6:	d020      	beq.n	8001dea <HAL_ADC_Start+0x1f2>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001db0:	d004      	beq.n	8001dbc <HAL_ADC_Start+0x1c4>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a17      	ldr	r2, [pc, #92]	@ (8001e14 <HAL_ADC_Start+0x21c>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d106      	bne.n	8001dca <HAL_ADC_Start+0x1d2>
 8001dbc:	4b16      	ldr	r3, [pc, #88]	@ (8001e18 <HAL_ADC_Start+0x220>)
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	f003 031f 	and.w	r3, r3, #31
 8001dc4:	2b09      	cmp	r3, #9
 8001dc6:	d010      	beq.n	8001dea <HAL_ADC_Start+0x1f2>
 8001dc8:	e005      	b.n	8001dd6 <HAL_ADC_Start+0x1de>
 8001dca:	4b14      	ldr	r3, [pc, #80]	@ (8001e1c <HAL_ADC_Start+0x224>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f003 031f 	and.w	r3, r3, #31
 8001dd2:	2b09      	cmp	r3, #9
 8001dd4:	d009      	beq.n	8001dea <HAL_ADC_Start+0x1f2>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001dde:	d004      	beq.n	8001dea <HAL_ADC_Start+0x1f2>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a0e      	ldr	r2, [pc, #56]	@ (8001e20 <HAL_ADC_Start+0x228>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d10f      	bne.n	8001e0a <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f042 0204 	orr.w	r2, r2, #4
 8001df8:	609a      	str	r2, [r3, #8]
 8001dfa:	e006      	b.n	8001e0a <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001e04:	e001      	b.n	8001e0a <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001e06:	2302      	movs	r3, #2
 8001e08:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3710      	adds	r7, #16
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	50000100 	.word	0x50000100
 8001e18:	50000300 	.word	0x50000300
 8001e1c:	50000700 	.word	0x50000700
 8001e20:	50000400 	.word	0x50000400

08001e24 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d101      	bne.n	8001e3e <HAL_ADC_Stop+0x1a>
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	e023      	b.n	8001e86 <HAL_ADC_Stop+0x62>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2201      	movs	r2, #1
 8001e42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001e46:	216c      	movs	r1, #108	@ 0x6c
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f000 fe49 	bl	8002ae0 <ADC_ConversionStop>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d111      	bne.n	8001e7c <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f000 fddb 	bl	8002a14 <ADC_Disable>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001e62:	7bfb      	ldrb	r3, [r7, #15]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d109      	bne.n	8001e7c <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e70:	f023 0301 	bic.w	r3, r3, #1
 8001e74:	f043 0201 	orr.w	r2, r3, #1
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
	...

08001e90 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b086      	sub	sp, #24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	2b08      	cmp	r3, #8
 8001ea4:	d102      	bne.n	8001eac <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001ea6:	2308      	movs	r3, #8
 8001ea8:	617b      	str	r3, [r7, #20]
 8001eaa:	e03a      	b.n	8001f22 <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001eb4:	d004      	beq.n	8001ec0 <HAL_ADC_PollForConversion+0x30>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a72      	ldr	r2, [pc, #456]	@ (8002084 <HAL_ADC_PollForConversion+0x1f4>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d101      	bne.n	8001ec4 <HAL_ADC_PollForConversion+0x34>
 8001ec0:	4b71      	ldr	r3, [pc, #452]	@ (8002088 <HAL_ADC_PollForConversion+0x1f8>)
 8001ec2:	e000      	b.n	8001ec6 <HAL_ADC_PollForConversion+0x36>
 8001ec4:	4b71      	ldr	r3, [pc, #452]	@ (800208c <HAL_ADC_PollForConversion+0x1fc>)
 8001ec6:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f003 031f 	and.w	r3, r3, #31
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d112      	bne.n	8001efa <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d11d      	bne.n	8001f1e <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee6:	f043 0220 	orr.w	r2, r3, #32
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e0bf      	b.n	800207a <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d00b      	beq.n	8001f1e <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0a:	f043 0220 	orr.w	r2, r3, #32
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e0ad      	b.n	800207a <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001f1e:	230c      	movs	r3, #12
 8001f20:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f2a:	d004      	beq.n	8001f36 <HAL_ADC_PollForConversion+0xa6>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a54      	ldr	r2, [pc, #336]	@ (8002084 <HAL_ADC_PollForConversion+0x1f4>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d106      	bne.n	8001f44 <HAL_ADC_PollForConversion+0xb4>
 8001f36:	4b54      	ldr	r3, [pc, #336]	@ (8002088 <HAL_ADC_PollForConversion+0x1f8>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f003 031f 	and.w	r3, r3, #31
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d010      	beq.n	8001f64 <HAL_ADC_PollForConversion+0xd4>
 8001f42:	e005      	b.n	8001f50 <HAL_ADC_PollForConversion+0xc0>
 8001f44:	4b51      	ldr	r3, [pc, #324]	@ (800208c <HAL_ADC_PollForConversion+0x1fc>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	f003 031f 	and.w	r3, r3, #31
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d009      	beq.n	8001f64 <HAL_ADC_PollForConversion+0xd4>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f58:	d004      	beq.n	8001f64 <HAL_ADC_PollForConversion+0xd4>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a4c      	ldr	r2, [pc, #304]	@ (8002090 <HAL_ADC_PollForConversion+0x200>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d104      	bne.n	8001f6e <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	613b      	str	r3, [r7, #16]
 8001f6c:	e00f      	b.n	8001f8e <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f76:	d004      	beq.n	8001f82 <HAL_ADC_PollForConversion+0xf2>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a41      	ldr	r2, [pc, #260]	@ (8002084 <HAL_ADC_PollForConversion+0x1f4>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d102      	bne.n	8001f88 <HAL_ADC_PollForConversion+0xf8>
 8001f82:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001f86:	e000      	b.n	8001f8a <HAL_ADC_PollForConversion+0xfa>
 8001f88:	4b41      	ldr	r3, [pc, #260]	@ (8002090 <HAL_ADC_PollForConversion+0x200>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8001f8e:	f7ff fc23 	bl	80017d8 <HAL_GetTick>
 8001f92:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001f94:	e021      	b.n	8001fda <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f9c:	d01d      	beq.n	8001fda <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d007      	beq.n	8001fb4 <HAL_ADC_PollForConversion+0x124>
 8001fa4:	f7ff fc18 	bl	80017d8 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	683a      	ldr	r2, [r7, #0]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d212      	bcs.n	8001fda <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d10b      	bne.n	8001fda <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	f043 0204 	orr.w	r2, r3, #4
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e04f      	b.n	800207a <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d0d6      	beq.n	8001f96 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fec:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d131      	bne.n	8002066 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002008:	2b00      	cmp	r3, #0
 800200a:	d12c      	bne.n	8002066 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0308 	and.w	r3, r3, #8
 8002016:	2b08      	cmp	r3, #8
 8002018:	d125      	bne.n	8002066 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f003 0304 	and.w	r3, r3, #4
 8002024:	2b00      	cmp	r3, #0
 8002026:	d112      	bne.n	800204e <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002038:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d112      	bne.n	8002066 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002044:	f043 0201 	orr.w	r2, r3, #1
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	641a      	str	r2, [r3, #64]	@ 0x40
 800204c:	e00b      	b.n	8002066 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002052:	f043 0220 	orr.w	r2, r3, #32
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205e:	f043 0201 	orr.w	r2, r3, #1
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d103      	bne.n	8002078 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	697a      	ldr	r2, [r7, #20]
 8002076:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3718      	adds	r7, #24
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	50000100 	.word	0x50000100
 8002088:	50000300 	.word	0x50000300
 800208c:	50000700 	.word	0x50000700
 8002090:	50000400 	.word	0x50000400

08002094 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr

080020ae <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80020ae:	b580      	push	{r7, lr}
 80020b0:	b084      	sub	sp, #16
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
 80020b6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020b8:	2300      	movs	r3, #0
 80020ba:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d101      	bne.n	80020ca <HAL_ADCEx_Calibration_Start+0x1c>
 80020c6:	2302      	movs	r3, #2
 80020c8:	e05f      	b.n	800218a <HAL_ADCEx_Calibration_Start+0xdc>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2201      	movs	r2, #1
 80020ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f000 fc9e 	bl	8002a14 <ADC_Disable>
 80020d8:	4603      	mov	r3, r0
 80020da:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80020dc:	7bfb      	ldrb	r3, [r7, #15]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d14e      	bne.n	8002180 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2201      	movs	r2, #1
 80020e6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 80020f6:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d107      	bne.n	800210e <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800210c:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800211c:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 800211e:	f7ff fb5b 	bl	80017d8 <HAL_GetTick>
 8002122:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002124:	e01c      	b.n	8002160 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002126:	f7ff fb57 	bl	80017d8 <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	2b0a      	cmp	r3, #10
 8002132:	d915      	bls.n	8002160 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800213e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002142:	d10d      	bne.n	8002160 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002148:	f023 0312 	bic.w	r3, r3, #18
 800214c:	f043 0210 	orr.w	r2, r3, #16
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e014      	b.n	800218a <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800216a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800216e:	d0da      	beq.n	8002126 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002174:	f023 0303 	bic.w	r3, r3, #3
 8002178:	f043 0201 	orr.w	r2, r3, #1
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002188:	7bfb      	ldrb	r3, [r7, #15]
}
 800218a:	4618      	mov	r0, r3
 800218c:	3710      	adds	r7, #16
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
	...

08002194 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002194:	b480      	push	{r7}
 8002196:	b09b      	sub	sp, #108	@ 0x6c
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800219e:	2300      	movs	r3, #0
 80021a0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d101      	bne.n	80021b6 <HAL_ADC_ConfigChannel+0x22>
 80021b2:	2302      	movs	r3, #2
 80021b4:	e2c8      	b.n	8002748 <HAL_ADC_ConfigChannel+0x5b4>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2201      	movs	r2, #1
 80021ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f003 0304 	and.w	r3, r3, #4
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f040 82ac 	bne.w	8002726 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b04      	cmp	r3, #4
 80021d4:	d81c      	bhi.n	8002210 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685a      	ldr	r2, [r3, #4]
 80021e0:	4613      	mov	r3, r2
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	4413      	add	r3, r2
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	461a      	mov	r2, r3
 80021ea:	231f      	movs	r3, #31
 80021ec:	4093      	lsls	r3, r2
 80021ee:	43db      	mvns	r3, r3
 80021f0:	4019      	ands	r1, r3
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	6818      	ldr	r0, [r3, #0]
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	4613      	mov	r3, r2
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	4413      	add	r3, r2
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	fa00 f203 	lsl.w	r2, r0, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	430a      	orrs	r2, r1
 800220c:	631a      	str	r2, [r3, #48]	@ 0x30
 800220e:	e063      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	2b09      	cmp	r3, #9
 8002216:	d81e      	bhi.n	8002256 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685a      	ldr	r2, [r3, #4]
 8002222:	4613      	mov	r3, r2
 8002224:	005b      	lsls	r3, r3, #1
 8002226:	4413      	add	r3, r2
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	3b1e      	subs	r3, #30
 800222c:	221f      	movs	r2, #31
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	43db      	mvns	r3, r3
 8002234:	4019      	ands	r1, r3
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	6818      	ldr	r0, [r3, #0]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685a      	ldr	r2, [r3, #4]
 800223e:	4613      	mov	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4413      	add	r3, r2
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	3b1e      	subs	r3, #30
 8002248:	fa00 f203 	lsl.w	r2, r0, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	430a      	orrs	r2, r1
 8002252:	635a      	str	r2, [r3, #52]	@ 0x34
 8002254:	e040      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2b0e      	cmp	r3, #14
 800225c:	d81e      	bhi.n	800229c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	685a      	ldr	r2, [r3, #4]
 8002268:	4613      	mov	r3, r2
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	4413      	add	r3, r2
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	3b3c      	subs	r3, #60	@ 0x3c
 8002272:	221f      	movs	r2, #31
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	43db      	mvns	r3, r3
 800227a:	4019      	ands	r1, r3
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	6818      	ldr	r0, [r3, #0]
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	4613      	mov	r3, r2
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	4413      	add	r3, r2
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	3b3c      	subs	r3, #60	@ 0x3c
 800228e:	fa00 f203 	lsl.w	r2, r0, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	430a      	orrs	r2, r1
 8002298:	639a      	str	r2, [r3, #56]	@ 0x38
 800229a:	e01d      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	4613      	mov	r3, r2
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	4413      	add	r3, r2
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	3b5a      	subs	r3, #90	@ 0x5a
 80022b0:	221f      	movs	r2, #31
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	43db      	mvns	r3, r3
 80022b8:	4019      	ands	r1, r3
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	6818      	ldr	r0, [r3, #0]
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685a      	ldr	r2, [r3, #4]
 80022c2:	4613      	mov	r3, r2
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	4413      	add	r3, r2
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	3b5a      	subs	r3, #90	@ 0x5a
 80022cc:	fa00 f203 	lsl.w	r2, r0, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	430a      	orrs	r2, r1
 80022d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f003 030c 	and.w	r3, r3, #12
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	f040 80e5 	bne.w	80024b2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b09      	cmp	r3, #9
 80022ee:	d91c      	bls.n	800232a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	6999      	ldr	r1, [r3, #24]
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	4613      	mov	r3, r2
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	4413      	add	r3, r2
 8002300:	3b1e      	subs	r3, #30
 8002302:	2207      	movs	r2, #7
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	43db      	mvns	r3, r3
 800230a:	4019      	ands	r1, r3
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	6898      	ldr	r0, [r3, #8]
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	4613      	mov	r3, r2
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	4413      	add	r3, r2
 800231a:	3b1e      	subs	r3, #30
 800231c:	fa00 f203 	lsl.w	r2, r0, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	430a      	orrs	r2, r1
 8002326:	619a      	str	r2, [r3, #24]
 8002328:	e019      	b.n	800235e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	6959      	ldr	r1, [r3, #20]
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	4613      	mov	r3, r2
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	4413      	add	r3, r2
 800233a:	2207      	movs	r2, #7
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	43db      	mvns	r3, r3
 8002342:	4019      	ands	r1, r3
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	6898      	ldr	r0, [r3, #8]
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	4613      	mov	r3, r2
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	4413      	add	r3, r2
 8002352:	fa00 f203 	lsl.w	r2, r0, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	430a      	orrs	r2, r1
 800235c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	695a      	ldr	r2, [r3, #20]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	08db      	lsrs	r3, r3, #3
 800236a:	f003 0303 	and.w	r3, r3, #3
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	3b01      	subs	r3, #1
 800237c:	2b03      	cmp	r3, #3
 800237e:	d84f      	bhi.n	8002420 <HAL_ADC_ConfigChannel+0x28c>
 8002380:	a201      	add	r2, pc, #4	@ (adr r2, 8002388 <HAL_ADC_ConfigChannel+0x1f4>)
 8002382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002386:	bf00      	nop
 8002388:	08002399 	.word	0x08002399
 800238c:	080023bb 	.word	0x080023bb
 8002390:	080023dd 	.word	0x080023dd
 8002394:	080023ff 	.word	0x080023ff
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800239e:	4b99      	ldr	r3, [pc, #612]	@ (8002604 <HAL_ADC_ConfigChannel+0x470>)
 80023a0:	4013      	ands	r3, r2
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	6812      	ldr	r2, [r2, #0]
 80023a6:	0691      	lsls	r1, r2, #26
 80023a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80023aa:	430a      	orrs	r2, r1
 80023ac:	431a      	orrs	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80023b6:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80023b8:	e07b      	b.n	80024b2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80023c0:	4b90      	ldr	r3, [pc, #576]	@ (8002604 <HAL_ADC_ConfigChannel+0x470>)
 80023c2:	4013      	ands	r3, r2
 80023c4:	683a      	ldr	r2, [r7, #0]
 80023c6:	6812      	ldr	r2, [r2, #0]
 80023c8:	0691      	lsls	r1, r2, #26
 80023ca:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80023cc:	430a      	orrs	r2, r1
 80023ce:	431a      	orrs	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80023d8:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80023da:	e06a      	b.n	80024b2 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80023e2:	4b88      	ldr	r3, [pc, #544]	@ (8002604 <HAL_ADC_ConfigChannel+0x470>)
 80023e4:	4013      	ands	r3, r2
 80023e6:	683a      	ldr	r2, [r7, #0]
 80023e8:	6812      	ldr	r2, [r2, #0]
 80023ea:	0691      	lsls	r1, r2, #26
 80023ec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80023ee:	430a      	orrs	r2, r1
 80023f0:	431a      	orrs	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80023fa:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80023fc:	e059      	b.n	80024b2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002404:	4b7f      	ldr	r3, [pc, #508]	@ (8002604 <HAL_ADC_ConfigChannel+0x470>)
 8002406:	4013      	ands	r3, r2
 8002408:	683a      	ldr	r2, [r7, #0]
 800240a:	6812      	ldr	r2, [r2, #0]
 800240c:	0691      	lsls	r1, r2, #26
 800240e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002410:	430a      	orrs	r2, r1
 8002412:	431a      	orrs	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800241c:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800241e:	e048      	b.n	80024b2 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002426:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	069b      	lsls	r3, r3, #26
 8002430:	429a      	cmp	r2, r3
 8002432:	d107      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002442:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800244a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	069b      	lsls	r3, r3, #26
 8002454:	429a      	cmp	r2, r3
 8002456:	d107      	bne.n	8002468 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002466:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800246e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	069b      	lsls	r3, r3, #26
 8002478:	429a      	cmp	r2, r3
 800247a:	d107      	bne.n	800248c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800248a:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002492:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	069b      	lsls	r3, r3, #26
 800249c:	429a      	cmp	r2, r3
 800249e:	d107      	bne.n	80024b0 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80024ae:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 80024b0:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f003 0303 	and.w	r3, r3, #3
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d108      	bne.n	80024d2 <HAL_ADC_ConfigChannel+0x33e>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d101      	bne.n	80024d2 <HAL_ADC_ConfigChannel+0x33e>
 80024ce:	2301      	movs	r3, #1
 80024d0:	e000      	b.n	80024d4 <HAL_ADC_ConfigChannel+0x340>
 80024d2:	2300      	movs	r3, #0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f040 8131 	bne.w	800273c <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d00f      	beq.n	8002502 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2201      	movs	r2, #1
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	43da      	mvns	r2, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	400a      	ands	r2, r1
 80024fc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8002500:	e049      	b.n	8002596 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	2201      	movs	r2, #1
 8002510:	409a      	lsls	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	430a      	orrs	r2, r1
 8002518:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2b09      	cmp	r3, #9
 8002522:	d91c      	bls.n	800255e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6999      	ldr	r1, [r3, #24]
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	4613      	mov	r3, r2
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	4413      	add	r3, r2
 8002534:	3b1b      	subs	r3, #27
 8002536:	2207      	movs	r2, #7
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	43db      	mvns	r3, r3
 800253e:	4019      	ands	r1, r3
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	6898      	ldr	r0, [r3, #8]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	4613      	mov	r3, r2
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	4413      	add	r3, r2
 800254e:	3b1b      	subs	r3, #27
 8002550:	fa00 f203 	lsl.w	r2, r0, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	430a      	orrs	r2, r1
 800255a:	619a      	str	r2, [r3, #24]
 800255c:	e01b      	b.n	8002596 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	6959      	ldr	r1, [r3, #20]
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	1c5a      	adds	r2, r3, #1
 800256a:	4613      	mov	r3, r2
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	4413      	add	r3, r2
 8002570:	2207      	movs	r2, #7
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	43db      	mvns	r3, r3
 8002578:	4019      	ands	r1, r3
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	6898      	ldr	r0, [r3, #8]
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	1c5a      	adds	r2, r3, #1
 8002584:	4613      	mov	r3, r2
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	4413      	add	r3, r2
 800258a:	fa00 f203 	lsl.w	r2, r0, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	430a      	orrs	r2, r1
 8002594:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800259e:	d004      	beq.n	80025aa <HAL_ADC_ConfigChannel+0x416>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a18      	ldr	r2, [pc, #96]	@ (8002608 <HAL_ADC_ConfigChannel+0x474>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d101      	bne.n	80025ae <HAL_ADC_ConfigChannel+0x41a>
 80025aa:	4b18      	ldr	r3, [pc, #96]	@ (800260c <HAL_ADC_ConfigChannel+0x478>)
 80025ac:	e000      	b.n	80025b0 <HAL_ADC_ConfigChannel+0x41c>
 80025ae:	4b18      	ldr	r3, [pc, #96]	@ (8002610 <HAL_ADC_ConfigChannel+0x47c>)
 80025b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2b10      	cmp	r3, #16
 80025b8:	d105      	bne.n	80025c6 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80025ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d015      	beq.n	80025f2 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80025ca:	2b11      	cmp	r3, #17
 80025cc:	d105      	bne.n	80025da <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80025ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d00b      	beq.n	80025f2 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80025de:	2b12      	cmp	r3, #18
 80025e0:	f040 80ac 	bne.w	800273c <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80025e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	f040 80a5 	bne.w	800273c <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025fa:	d10b      	bne.n	8002614 <HAL_ADC_ConfigChannel+0x480>
 80025fc:	4b02      	ldr	r3, [pc, #8]	@ (8002608 <HAL_ADC_ConfigChannel+0x474>)
 80025fe:	60fb      	str	r3, [r7, #12]
 8002600:	e023      	b.n	800264a <HAL_ADC_ConfigChannel+0x4b6>
 8002602:	bf00      	nop
 8002604:	83fff000 	.word	0x83fff000
 8002608:	50000100 	.word	0x50000100
 800260c:	50000300 	.word	0x50000300
 8002610:	50000700 	.word	0x50000700
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a4e      	ldr	r2, [pc, #312]	@ (8002754 <HAL_ADC_ConfigChannel+0x5c0>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d103      	bne.n	8002626 <HAL_ADC_ConfigChannel+0x492>
 800261e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002622:	60fb      	str	r3, [r7, #12]
 8002624:	e011      	b.n	800264a <HAL_ADC_ConfigChannel+0x4b6>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a4b      	ldr	r2, [pc, #300]	@ (8002758 <HAL_ADC_ConfigChannel+0x5c4>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d102      	bne.n	8002636 <HAL_ADC_ConfigChannel+0x4a2>
 8002630:	4b4a      	ldr	r3, [pc, #296]	@ (800275c <HAL_ADC_ConfigChannel+0x5c8>)
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	e009      	b.n	800264a <HAL_ADC_ConfigChannel+0x4b6>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a48      	ldr	r2, [pc, #288]	@ (800275c <HAL_ADC_ConfigChannel+0x5c8>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d102      	bne.n	8002646 <HAL_ADC_ConfigChannel+0x4b2>
 8002640:	4b45      	ldr	r3, [pc, #276]	@ (8002758 <HAL_ADC_ConfigChannel+0x5c4>)
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	e001      	b.n	800264a <HAL_ADC_ConfigChannel+0x4b6>
 8002646:	2300      	movs	r3, #0
 8002648:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f003 0303 	and.w	r3, r3, #3
 8002654:	2b01      	cmp	r3, #1
 8002656:	d108      	bne.n	800266a <HAL_ADC_ConfigChannel+0x4d6>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0301 	and.w	r3, r3, #1
 8002662:	2b01      	cmp	r3, #1
 8002664:	d101      	bne.n	800266a <HAL_ADC_ConfigChannel+0x4d6>
 8002666:	2301      	movs	r3, #1
 8002668:	e000      	b.n	800266c <HAL_ADC_ConfigChannel+0x4d8>
 800266a:	2300      	movs	r3, #0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d150      	bne.n	8002712 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002670:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002672:	2b00      	cmp	r3, #0
 8002674:	d010      	beq.n	8002698 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f003 0303 	and.w	r3, r3, #3
 800267e:	2b01      	cmp	r3, #1
 8002680:	d107      	bne.n	8002692 <HAL_ADC_ConfigChannel+0x4fe>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0301 	and.w	r3, r3, #1
 800268a:	2b01      	cmp	r3, #1
 800268c:	d101      	bne.n	8002692 <HAL_ADC_ConfigChannel+0x4fe>
 800268e:	2301      	movs	r3, #1
 8002690:	e000      	b.n	8002694 <HAL_ADC_ConfigChannel+0x500>
 8002692:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002694:	2b00      	cmp	r3, #0
 8002696:	d13c      	bne.n	8002712 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2b10      	cmp	r3, #16
 800269e:	d11d      	bne.n	80026dc <HAL_ADC_ConfigChannel+0x548>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026a8:	d118      	bne.n	80026dc <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80026aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80026b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026b4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002760 <HAL_ADC_ConfigChannel+0x5cc>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a2a      	ldr	r2, [pc, #168]	@ (8002764 <HAL_ADC_ConfigChannel+0x5d0>)
 80026bc:	fba2 2303 	umull	r2, r3, r2, r3
 80026c0:	0c9a      	lsrs	r2, r3, #18
 80026c2:	4613      	mov	r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	4413      	add	r3, r2
 80026c8:	005b      	lsls	r3, r3, #1
 80026ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026cc:	e002      	b.n	80026d4 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	3b01      	subs	r3, #1
 80026d2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1f9      	bne.n	80026ce <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80026da:	e02e      	b.n	800273a <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2b11      	cmp	r3, #17
 80026e2:	d10b      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x568>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026ec:	d106      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80026ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80026f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026f8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80026fa:	e01e      	b.n	800273a <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b12      	cmp	r3, #18
 8002702:	d11a      	bne.n	800273a <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002704:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800270c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800270e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002710:	e013      	b.n	800273a <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002716:	f043 0220 	orr.w	r2, r3, #32
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002724:	e00a      	b.n	800273c <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	f043 0220 	orr.w	r2, r3, #32
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002738:	e000      	b.n	800273c <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800273a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002744:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002748:	4618      	mov	r0, r3
 800274a:	376c      	adds	r7, #108	@ 0x6c
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	50000100 	.word	0x50000100
 8002758:	50000400 	.word	0x50000400
 800275c:	50000500 	.word	0x50000500
 8002760:	20000000 	.word	0x20000000
 8002764:	431bde83 	.word	0x431bde83

08002768 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002768:	b480      	push	{r7}
 800276a:	b099      	sub	sp, #100	@ 0x64
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002772:	2300      	movs	r3, #0
 8002774:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002780:	d102      	bne.n	8002788 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002782:	4b6d      	ldr	r3, [pc, #436]	@ (8002938 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002784:	60bb      	str	r3, [r7, #8]
 8002786:	e01a      	b.n	80027be <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a6a      	ldr	r2, [pc, #424]	@ (8002938 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d103      	bne.n	800279a <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002792:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002796:	60bb      	str	r3, [r7, #8]
 8002798:	e011      	b.n	80027be <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a67      	ldr	r2, [pc, #412]	@ (800293c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d102      	bne.n	80027aa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80027a4:	4b66      	ldr	r3, [pc, #408]	@ (8002940 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80027a6:	60bb      	str	r3, [r7, #8]
 80027a8:	e009      	b.n	80027be <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a64      	ldr	r2, [pc, #400]	@ (8002940 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d102      	bne.n	80027ba <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80027b4:	4b61      	ldr	r3, [pc, #388]	@ (800293c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80027b6:	60bb      	str	r3, [r7, #8]
 80027b8:	e001      	b.n	80027be <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80027ba:	2300      	movs	r3, #0
 80027bc:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d101      	bne.n	80027c8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e0b0      	b.n	800292a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d101      	bne.n	80027d6 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80027d2:	2302      	movs	r3, #2
 80027d4:	e0a9      	b.n	800292a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2201      	movs	r2, #1
 80027da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	f003 0304 	and.w	r3, r3, #4
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	f040 808d 	bne.w	8002908 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f003 0304 	and.w	r3, r3, #4
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f040 8086 	bne.w	8002908 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002804:	d004      	beq.n	8002810 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a4b      	ldr	r2, [pc, #300]	@ (8002938 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d101      	bne.n	8002814 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002810:	4b4c      	ldr	r3, [pc, #304]	@ (8002944 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002812:	e000      	b.n	8002816 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002814:	4b4c      	ldr	r3, [pc, #304]	@ (8002948 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8002816:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d040      	beq.n	80028a2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002820:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	6859      	ldr	r1, [r3, #4]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002832:	035b      	lsls	r3, r3, #13
 8002834:	430b      	orrs	r3, r1
 8002836:	431a      	orrs	r2, r3
 8002838:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800283a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f003 0303 	and.w	r3, r3, #3
 8002846:	2b01      	cmp	r3, #1
 8002848:	d108      	bne.n	800285c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0301 	and.w	r3, r3, #1
 8002854:	2b01      	cmp	r3, #1
 8002856:	d101      	bne.n	800285c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002858:	2301      	movs	r3, #1
 800285a:	e000      	b.n	800285e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 800285c:	2300      	movs	r3, #0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d15c      	bne.n	800291c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f003 0303 	and.w	r3, r3, #3
 800286a:	2b01      	cmp	r3, #1
 800286c:	d107      	bne.n	800287e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b01      	cmp	r3, #1
 8002878:	d101      	bne.n	800287e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800287a:	2301      	movs	r3, #1
 800287c:	e000      	b.n	8002880 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800287e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002880:	2b00      	cmp	r3, #0
 8002882:	d14b      	bne.n	800291c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002884:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800288c:	f023 030f 	bic.w	r3, r3, #15
 8002890:	683a      	ldr	r2, [r7, #0]
 8002892:	6811      	ldr	r1, [r2, #0]
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	6892      	ldr	r2, [r2, #8]
 8002898:	430a      	orrs	r2, r1
 800289a:	431a      	orrs	r2, r3
 800289c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800289e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80028a0:	e03c      	b.n	800291c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80028a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80028ac:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f003 0303 	and.w	r3, r3, #3
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d108      	bne.n	80028ce <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d101      	bne.n	80028ce <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80028ca:	2301      	movs	r3, #1
 80028cc:	e000      	b.n	80028d0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80028ce:	2300      	movs	r3, #0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d123      	bne.n	800291c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f003 0303 	and.w	r3, r3, #3
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d107      	bne.n	80028f0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d101      	bne.n	80028f0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80028ec:	2301      	movs	r3, #1
 80028ee:	e000      	b.n	80028f2 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80028f0:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d112      	bne.n	800291c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80028f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80028fe:	f023 030f 	bic.w	r3, r3, #15
 8002902:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002904:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002906:	e009      	b.n	800291c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290c:	f043 0220 	orr.w	r2, r3, #32
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800291a:	e000      	b.n	800291e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800291c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002926:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 800292a:	4618      	mov	r0, r3
 800292c:	3764      	adds	r7, #100	@ 0x64
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	50000100 	.word	0x50000100
 800293c:	50000400 	.word	0x50000400
 8002940:	50000500 	.word	0x50000500
 8002944:	50000300 	.word	0x50000300
 8002948:	50000700 	.word	0x50000700

0800294c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002954:	2300      	movs	r3, #0
 8002956:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	2b01      	cmp	r3, #1
 8002964:	d108      	bne.n	8002978 <ADC_Enable+0x2c>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	2b01      	cmp	r3, #1
 8002972:	d101      	bne.n	8002978 <ADC_Enable+0x2c>
 8002974:	2301      	movs	r3, #1
 8002976:	e000      	b.n	800297a <ADC_Enable+0x2e>
 8002978:	2300      	movs	r3, #0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d143      	bne.n	8002a06 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	4b22      	ldr	r3, [pc, #136]	@ (8002a10 <ADC_Enable+0xc4>)
 8002986:	4013      	ands	r3, r2
 8002988:	2b00      	cmp	r3, #0
 800298a:	d00d      	beq.n	80029a8 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002990:	f043 0210 	orr.w	r2, r3, #16
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299c:	f043 0201 	orr.w	r2, r3, #1
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e02f      	b.n	8002a08 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689a      	ldr	r2, [r3, #8]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f042 0201 	orr.w	r2, r2, #1
 80029b6:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80029b8:	f7fe ff0e 	bl	80017d8 <HAL_GetTick>
 80029bc:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80029be:	e01b      	b.n	80029f8 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80029c0:	f7fe ff0a 	bl	80017d8 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d914      	bls.n	80029f8 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0301 	and.w	r3, r3, #1
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d00d      	beq.n	80029f8 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e0:	f043 0210 	orr.w	r2, r3, #16
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ec:	f043 0201 	orr.w	r2, r3, #1
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e007      	b.n	8002a08 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d1dc      	bne.n	80029c0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3710      	adds	r7, #16
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	8000003f 	.word	0x8000003f

08002a14 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f003 0303 	and.w	r3, r3, #3
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d108      	bne.n	8002a40 <ADC_Disable+0x2c>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d101      	bne.n	8002a40 <ADC_Disable+0x2c>
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e000      	b.n	8002a42 <ADC_Disable+0x2e>
 8002a40:	2300      	movs	r3, #0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d047      	beq.n	8002ad6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f003 030d 	and.w	r3, r3, #13
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d10f      	bne.n	8002a74 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f042 0202 	orr.w	r2, r2, #2
 8002a62:	609a      	str	r2, [r3, #8]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2203      	movs	r2, #3
 8002a6a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002a6c:	f7fe feb4 	bl	80017d8 <HAL_GetTick>
 8002a70:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002a72:	e029      	b.n	8002ac8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a78:	f043 0210 	orr.w	r2, r3, #16
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a84:	f043 0201 	orr.w	r2, r3, #1
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e023      	b.n	8002ad8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a90:	f7fe fea2 	bl	80017d8 <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d914      	bls.n	8002ac8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d10d      	bne.n	8002ac8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab0:	f043 0210 	orr.w	r2, r3, #16
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002abc:	f043 0201 	orr.w	r2, r3, #1
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e007      	b.n	8002ad8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 0301 	and.w	r3, r3, #1
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d0dc      	beq.n	8002a90 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3710      	adds	r7, #16
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8002aea:	2300      	movs	r3, #0
 8002aec:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002af2:	2300      	movs	r3, #0
 8002af4:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f003 030c 	and.w	r3, r3, #12
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f000 809b 	beq.w	8002c3c <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b10:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b14:	d12a      	bne.n	8002b6c <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d126      	bne.n	8002b6c <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d122      	bne.n	8002b6c <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8002b26:	230c      	movs	r3, #12
 8002b28:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002b2a:	e014      	b.n	8002b56 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	4a46      	ldr	r2, [pc, #280]	@ (8002c48 <ADC_ConversionStop+0x168>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d90d      	bls.n	8002b50 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b38:	f043 0210 	orr.w	r2, r3, #16
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b44:	f043 0201 	orr.w	r2, r3, #1
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	645a      	str	r2, [r3, #68]	@ 0x44
          
          return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e076      	b.n	8002c3e <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	3301      	adds	r3, #1
 8002b54:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b60:	2b40      	cmp	r3, #64	@ 0x40
 8002b62:	d1e3      	bne.n	8002b2c <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2240      	movs	r2, #64	@ 0x40
 8002b6a:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	2b60      	cmp	r3, #96	@ 0x60
 8002b70:	d015      	beq.n	8002b9e <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f003 0304 	and.w	r3, r3, #4
 8002b7c:	2b04      	cmp	r3, #4
 8002b7e:	d10e      	bne.n	8002b9e <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d107      	bne.n	8002b9e <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f042 0210 	orr.w	r2, r2, #16
 8002b9c:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	2b0c      	cmp	r3, #12
 8002ba2:	d015      	beq.n	8002bd0 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 0308 	and.w	r3, r3, #8
 8002bae:	2b08      	cmp	r3, #8
 8002bb0:	d10e      	bne.n	8002bd0 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d107      	bne.n	8002bd0 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	689a      	ldr	r2, [r3, #8]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f042 0220 	orr.w	r2, r2, #32
 8002bce:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	2b60      	cmp	r3, #96	@ 0x60
 8002bd4:	d005      	beq.n	8002be2 <ADC_ConversionStop+0x102>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	2b6c      	cmp	r3, #108	@ 0x6c
 8002bda:	d105      	bne.n	8002be8 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002bdc:	230c      	movs	r3, #12
 8002bde:	617b      	str	r3, [r7, #20]
        break;
 8002be0:	e005      	b.n	8002bee <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002be2:	2308      	movs	r3, #8
 8002be4:	617b      	str	r3, [r7, #20]
        break;
 8002be6:	e002      	b.n	8002bee <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002be8:	2304      	movs	r3, #4
 8002bea:	617b      	str	r3, [r7, #20]
        break;
 8002bec:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002bee:	f7fe fdf3 	bl	80017d8 <HAL_GetTick>
 8002bf2:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002bf4:	e01b      	b.n	8002c2e <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002bf6:	f7fe fdef 	bl	80017d8 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b0b      	cmp	r3, #11
 8002c02:	d914      	bls.n	8002c2e <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689a      	ldr	r2, [r3, #8]
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d00d      	beq.n	8002c2e <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c16:	f043 0210 	orr.w	r2, r3, #16
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c22:	f043 0201 	orr.w	r2, r3, #1
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	645a      	str	r2, [r3, #68]	@ 0x44
        
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e007      	b.n	8002c3e <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	689a      	ldr	r2, [r3, #8]
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	4013      	ands	r3, r2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1dc      	bne.n	8002bf6 <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3718      	adds	r7, #24
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	000993ff 	.word	0x000993ff

08002c4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f003 0307 	and.w	r3, r3, #7
 8002c5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c90 <__NVIC_SetPriorityGrouping+0x44>)
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c68:	4013      	ands	r3, r2
 8002c6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c7e:	4a04      	ldr	r2, [pc, #16]	@ (8002c90 <__NVIC_SetPriorityGrouping+0x44>)
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	60d3      	str	r3, [r2, #12]
}
 8002c84:	bf00      	nop
 8002c86:	3714      	adds	r7, #20
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr
 8002c90:	e000ed00 	.word	0xe000ed00

08002c94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c98:	4b04      	ldr	r3, [pc, #16]	@ (8002cac <__NVIC_GetPriorityGrouping+0x18>)
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	0a1b      	lsrs	r3, r3, #8
 8002c9e:	f003 0307 	and.w	r3, r3, #7
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr
 8002cac:	e000ed00 	.word	0xe000ed00

08002cb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	6039      	str	r1, [r7, #0]
 8002cba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	db0a      	blt.n	8002cda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	b2da      	uxtb	r2, r3
 8002cc8:	490c      	ldr	r1, [pc, #48]	@ (8002cfc <__NVIC_SetPriority+0x4c>)
 8002cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cce:	0112      	lsls	r2, r2, #4
 8002cd0:	b2d2      	uxtb	r2, r2
 8002cd2:	440b      	add	r3, r1
 8002cd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cd8:	e00a      	b.n	8002cf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	b2da      	uxtb	r2, r3
 8002cde:	4908      	ldr	r1, [pc, #32]	@ (8002d00 <__NVIC_SetPriority+0x50>)
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	f003 030f 	and.w	r3, r3, #15
 8002ce6:	3b04      	subs	r3, #4
 8002ce8:	0112      	lsls	r2, r2, #4
 8002cea:	b2d2      	uxtb	r2, r2
 8002cec:	440b      	add	r3, r1
 8002cee:	761a      	strb	r2, [r3, #24]
}
 8002cf0:	bf00      	nop
 8002cf2:	370c      	adds	r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr
 8002cfc:	e000e100 	.word	0xe000e100
 8002d00:	e000ed00 	.word	0xe000ed00

08002d04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b089      	sub	sp, #36	@ 0x24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f003 0307 	and.w	r3, r3, #7
 8002d16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	f1c3 0307 	rsb	r3, r3, #7
 8002d1e:	2b04      	cmp	r3, #4
 8002d20:	bf28      	it	cs
 8002d22:	2304      	movcs	r3, #4
 8002d24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	3304      	adds	r3, #4
 8002d2a:	2b06      	cmp	r3, #6
 8002d2c:	d902      	bls.n	8002d34 <NVIC_EncodePriority+0x30>
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	3b03      	subs	r3, #3
 8002d32:	e000      	b.n	8002d36 <NVIC_EncodePriority+0x32>
 8002d34:	2300      	movs	r3, #0
 8002d36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d38:	f04f 32ff 	mov.w	r2, #4294967295
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d42:	43da      	mvns	r2, r3
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	401a      	ands	r2, r3
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	fa01 f303 	lsl.w	r3, r1, r3
 8002d56:	43d9      	mvns	r1, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d5c:	4313      	orrs	r3, r2
         );
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3724      	adds	r7, #36	@ 0x24
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
	...

08002d6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	3b01      	subs	r3, #1
 8002d78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d7c:	d301      	bcc.n	8002d82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e00f      	b.n	8002da2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d82:	4a0a      	ldr	r2, [pc, #40]	@ (8002dac <SysTick_Config+0x40>)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	3b01      	subs	r3, #1
 8002d88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d8a:	210f      	movs	r1, #15
 8002d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d90:	f7ff ff8e 	bl	8002cb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d94:	4b05      	ldr	r3, [pc, #20]	@ (8002dac <SysTick_Config+0x40>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d9a:	4b04      	ldr	r3, [pc, #16]	@ (8002dac <SysTick_Config+0x40>)
 8002d9c:	2207      	movs	r2, #7
 8002d9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3708      	adds	r7, #8
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	e000e010 	.word	0xe000e010

08002db0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f7ff ff47 	bl	8002c4c <__NVIC_SetPriorityGrouping>
}
 8002dbe:	bf00      	nop
 8002dc0:	3708      	adds	r7, #8
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}

08002dc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b086      	sub	sp, #24
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	4603      	mov	r3, r0
 8002dce:	60b9      	str	r1, [r7, #8]
 8002dd0:	607a      	str	r2, [r7, #4]
 8002dd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dd8:	f7ff ff5c 	bl	8002c94 <__NVIC_GetPriorityGrouping>
 8002ddc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	68b9      	ldr	r1, [r7, #8]
 8002de2:	6978      	ldr	r0, [r7, #20]
 8002de4:	f7ff ff8e 	bl	8002d04 <NVIC_EncodePriority>
 8002de8:	4602      	mov	r2, r0
 8002dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dee:	4611      	mov	r1, r2
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7ff ff5d 	bl	8002cb0 <__NVIC_SetPriority>
}
 8002df6:	bf00      	nop
 8002df8:	3718      	adds	r7, #24
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b082      	sub	sp, #8
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7ff ffb0 	bl	8002d6c <SysTick_Config>
 8002e0c:	4603      	mov	r3, r0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
	...

08002e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b087      	sub	sp, #28
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e22:	2300      	movs	r3, #0
 8002e24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e26:	e154      	b.n	80030d2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	2101      	movs	r1, #1
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	fa01 f303 	lsl.w	r3, r1, r3
 8002e34:	4013      	ands	r3, r2
 8002e36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f000 8146 	beq.w	80030cc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f003 0303 	and.w	r3, r3, #3
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d005      	beq.n	8002e58 <HAL_GPIO_Init+0x40>
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f003 0303 	and.w	r3, r3, #3
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d130      	bne.n	8002eba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	2203      	movs	r2, #3
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	43db      	mvns	r3, r3
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	68da      	ldr	r2, [r3, #12]
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	693a      	ldr	r2, [r7, #16]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	693a      	ldr	r2, [r7, #16]
 8002e86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e8e:	2201      	movs	r2, #1
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	fa02 f303 	lsl.w	r3, r2, r3
 8002e96:	43db      	mvns	r3, r3
 8002e98:	693a      	ldr	r2, [r7, #16]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	091b      	lsrs	r3, r3, #4
 8002ea4:	f003 0201 	and.w	r2, r3, #1
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f003 0303 	and.w	r3, r3, #3
 8002ec2:	2b03      	cmp	r3, #3
 8002ec4:	d017      	beq.n	8002ef6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	2203      	movs	r2, #3
 8002ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed6:	43db      	mvns	r3, r3
 8002ed8:	693a      	ldr	r2, [r7, #16]
 8002eda:	4013      	ands	r3, r2
 8002edc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	689a      	ldr	r2, [r3, #8]
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	005b      	lsls	r3, r3, #1
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	693a      	ldr	r2, [r7, #16]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f003 0303 	and.w	r3, r3, #3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d123      	bne.n	8002f4a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	08da      	lsrs	r2, r3, #3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	3208      	adds	r2, #8
 8002f0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	f003 0307 	and.w	r3, r3, #7
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	220f      	movs	r2, #15
 8002f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1e:	43db      	mvns	r3, r3
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	4013      	ands	r3, r2
 8002f24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	691a      	ldr	r2, [r3, #16]
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	f003 0307 	and.w	r3, r3, #7
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	fa02 f303 	lsl.w	r3, r2, r3
 8002f36:	693a      	ldr	r2, [r7, #16]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	08da      	lsrs	r2, r3, #3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3208      	adds	r2, #8
 8002f44:	6939      	ldr	r1, [r7, #16]
 8002f46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	2203      	movs	r2, #3
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5a:	43db      	mvns	r3, r3
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	4013      	ands	r3, r2
 8002f60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f003 0203 	and.w	r2, r3, #3
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f72:	693a      	ldr	r2, [r7, #16]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	693a      	ldr	r2, [r7, #16]
 8002f7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	f000 80a0 	beq.w	80030cc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f8c:	4b58      	ldr	r3, [pc, #352]	@ (80030f0 <HAL_GPIO_Init+0x2d8>)
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	4a57      	ldr	r2, [pc, #348]	@ (80030f0 <HAL_GPIO_Init+0x2d8>)
 8002f92:	f043 0301 	orr.w	r3, r3, #1
 8002f96:	6193      	str	r3, [r2, #24]
 8002f98:	4b55      	ldr	r3, [pc, #340]	@ (80030f0 <HAL_GPIO_Init+0x2d8>)
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	f003 0301 	and.w	r3, r3, #1
 8002fa0:	60bb      	str	r3, [r7, #8]
 8002fa2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002fa4:	4a53      	ldr	r2, [pc, #332]	@ (80030f4 <HAL_GPIO_Init+0x2dc>)
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	089b      	lsrs	r3, r3, #2
 8002faa:	3302      	adds	r3, #2
 8002fac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	f003 0303 	and.w	r3, r3, #3
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	220f      	movs	r2, #15
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	43db      	mvns	r3, r3
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002fce:	d019      	beq.n	8003004 <HAL_GPIO_Init+0x1ec>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4a49      	ldr	r2, [pc, #292]	@ (80030f8 <HAL_GPIO_Init+0x2e0>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d013      	beq.n	8003000 <HAL_GPIO_Init+0x1e8>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	4a48      	ldr	r2, [pc, #288]	@ (80030fc <HAL_GPIO_Init+0x2e4>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d00d      	beq.n	8002ffc <HAL_GPIO_Init+0x1e4>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	4a47      	ldr	r2, [pc, #284]	@ (8003100 <HAL_GPIO_Init+0x2e8>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d007      	beq.n	8002ff8 <HAL_GPIO_Init+0x1e0>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4a46      	ldr	r2, [pc, #280]	@ (8003104 <HAL_GPIO_Init+0x2ec>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d101      	bne.n	8002ff4 <HAL_GPIO_Init+0x1dc>
 8002ff0:	2304      	movs	r3, #4
 8002ff2:	e008      	b.n	8003006 <HAL_GPIO_Init+0x1ee>
 8002ff4:	2305      	movs	r3, #5
 8002ff6:	e006      	b.n	8003006 <HAL_GPIO_Init+0x1ee>
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	e004      	b.n	8003006 <HAL_GPIO_Init+0x1ee>
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	e002      	b.n	8003006 <HAL_GPIO_Init+0x1ee>
 8003000:	2301      	movs	r3, #1
 8003002:	e000      	b.n	8003006 <HAL_GPIO_Init+0x1ee>
 8003004:	2300      	movs	r3, #0
 8003006:	697a      	ldr	r2, [r7, #20]
 8003008:	f002 0203 	and.w	r2, r2, #3
 800300c:	0092      	lsls	r2, r2, #2
 800300e:	4093      	lsls	r3, r2
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	4313      	orrs	r3, r2
 8003014:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003016:	4937      	ldr	r1, [pc, #220]	@ (80030f4 <HAL_GPIO_Init+0x2dc>)
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	089b      	lsrs	r3, r3, #2
 800301c:	3302      	adds	r3, #2
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003024:	4b38      	ldr	r3, [pc, #224]	@ (8003108 <HAL_GPIO_Init+0x2f0>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	43db      	mvns	r3, r3
 800302e:	693a      	ldr	r2, [r7, #16]
 8003030:	4013      	ands	r3, r2
 8003032:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d003      	beq.n	8003048 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003040:	693a      	ldr	r2, [r7, #16]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	4313      	orrs	r3, r2
 8003046:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003048:	4a2f      	ldr	r2, [pc, #188]	@ (8003108 <HAL_GPIO_Init+0x2f0>)
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800304e:	4b2e      	ldr	r3, [pc, #184]	@ (8003108 <HAL_GPIO_Init+0x2f0>)
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	43db      	mvns	r3, r3
 8003058:	693a      	ldr	r2, [r7, #16]
 800305a:	4013      	ands	r3, r2
 800305c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d003      	beq.n	8003072 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800306a:	693a      	ldr	r2, [r7, #16]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	4313      	orrs	r3, r2
 8003070:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003072:	4a25      	ldr	r2, [pc, #148]	@ (8003108 <HAL_GPIO_Init+0x2f0>)
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003078:	4b23      	ldr	r3, [pc, #140]	@ (8003108 <HAL_GPIO_Init+0x2f0>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	43db      	mvns	r3, r3
 8003082:	693a      	ldr	r2, [r7, #16]
 8003084:	4013      	ands	r3, r2
 8003086:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d003      	beq.n	800309c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	4313      	orrs	r3, r2
 800309a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800309c:	4a1a      	ldr	r2, [pc, #104]	@ (8003108 <HAL_GPIO_Init+0x2f0>)
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030a2:	4b19      	ldr	r3, [pc, #100]	@ (8003108 <HAL_GPIO_Init+0x2f0>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	43db      	mvns	r3, r3
 80030ac:	693a      	ldr	r2, [r7, #16]
 80030ae:	4013      	ands	r3, r2
 80030b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d003      	beq.n	80030c6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80030be:	693a      	ldr	r2, [r7, #16]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80030c6:	4a10      	ldr	r2, [pc, #64]	@ (8003108 <HAL_GPIO_Init+0x2f0>)
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	3301      	adds	r3, #1
 80030d0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	fa22 f303 	lsr.w	r3, r2, r3
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f47f aea3 	bne.w	8002e28 <HAL_GPIO_Init+0x10>
  }
}
 80030e2:	bf00      	nop
 80030e4:	bf00      	nop
 80030e6:	371c      	adds	r7, #28
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	40021000 	.word	0x40021000
 80030f4:	40010000 	.word	0x40010000
 80030f8:	48000400 	.word	0x48000400
 80030fc:	48000800 	.word	0x48000800
 8003100:	48000c00 	.word	0x48000c00
 8003104:	48001000 	.word	0x48001000
 8003108:	40010400 	.word	0x40010400

0800310c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800310c:	b480      	push	{r7}
 800310e:	b085      	sub	sp, #20
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	460b      	mov	r3, r1
 8003116:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	691a      	ldr	r2, [r3, #16]
 800311c:	887b      	ldrh	r3, [r7, #2]
 800311e:	4013      	ands	r3, r2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d002      	beq.n	800312a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003124:	2301      	movs	r3, #1
 8003126:	73fb      	strb	r3, [r7, #15]
 8003128:	e001      	b.n	800312e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800312a:	2300      	movs	r3, #0
 800312c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800312e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003130:	4618      	mov	r0, r3
 8003132:	3714      	adds	r7, #20
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	460b      	mov	r3, r1
 8003146:	807b      	strh	r3, [r7, #2]
 8003148:	4613      	mov	r3, r2
 800314a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800314c:	787b      	ldrb	r3, [r7, #1]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d003      	beq.n	800315a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003152:	887a      	ldrh	r2, [r7, #2]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003158:	e002      	b.n	8003160 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800315a:	887a      	ldrh	r2, [r7, #2]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d101      	bne.n	800317e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e08d      	b.n	800329a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d106      	bne.n	8003198 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7fe f886 	bl	80012a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2224      	movs	r2, #36	@ 0x24
 800319c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f022 0201 	bic.w	r2, r2, #1
 80031ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80031bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689a      	ldr	r2, [r3, #8]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d107      	bne.n	80031e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	689a      	ldr	r2, [r3, #8]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	e006      	b.n	80031f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	689a      	ldr	r2, [r3, #8]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80031f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d108      	bne.n	800320e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	685a      	ldr	r2, [r3, #4]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800320a:	605a      	str	r2, [r3, #4]
 800320c:	e007      	b.n	800321e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	685a      	ldr	r2, [r3, #4]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800321c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	6812      	ldr	r2, [r2, #0]
 8003228:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800322c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003230:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	68da      	ldr	r2, [r3, #12]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003240:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	691a      	ldr	r2, [r3, #16]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	699b      	ldr	r3, [r3, #24]
 8003252:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	69d9      	ldr	r1, [r3, #28]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a1a      	ldr	r2, [r3, #32]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f042 0201 	orr.w	r2, r2, #1
 800327a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2220      	movs	r2, #32
 8003286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	3708      	adds	r7, #8
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}

080032a2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032a2:	b480      	push	{r7}
 80032a4:	b083      	sub	sp, #12
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	6078      	str	r0, [r7, #4]
 80032aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	2b20      	cmp	r3, #32
 80032b6:	d138      	bne.n	800332a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d101      	bne.n	80032c6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80032c2:	2302      	movs	r3, #2
 80032c4:	e032      	b.n	800332c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2201      	movs	r2, #1
 80032ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2224      	movs	r2, #36	@ 0x24
 80032d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0201 	bic.w	r2, r2, #1
 80032e4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80032f4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6819      	ldr	r1, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	430a      	orrs	r2, r1
 8003304:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f042 0201 	orr.w	r2, r2, #1
 8003314:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2220      	movs	r2, #32
 800331a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003326:	2300      	movs	r3, #0
 8003328:	e000      	b.n	800332c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800332a:	2302      	movs	r3, #2
  }
}
 800332c:	4618      	mov	r0, r3
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b20      	cmp	r3, #32
 800334c:	d139      	bne.n	80033c2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003354:	2b01      	cmp	r3, #1
 8003356:	d101      	bne.n	800335c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003358:	2302      	movs	r3, #2
 800335a:	e033      	b.n	80033c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2224      	movs	r2, #36	@ 0x24
 8003368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f022 0201 	bic.w	r2, r2, #1
 800337a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800338a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	021b      	lsls	r3, r3, #8
 8003390:	68fa      	ldr	r2, [r7, #12]
 8003392:	4313      	orrs	r3, r2
 8003394:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f042 0201 	orr.w	r2, r2, #1
 80033ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2220      	movs	r2, #32
 80033b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80033be:	2300      	movs	r3, #0
 80033c0:	e000      	b.n	80033c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80033c2:	2302      	movs	r3, #2
  }
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3714      	adds	r7, #20
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d101      	bne.n	80033e2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e0b9      	b.n	8003556 <HAL_PCD_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d106      	bne.n	80033fc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f7fe f81e 	bl	8001438 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2203      	movs	r2, #3
 8003400:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4618      	mov	r0, r3
 800340a:	f002 f9e8 	bl	80057de <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800340e:	2300      	movs	r3, #0
 8003410:	73fb      	strb	r3, [r7, #15]
 8003412:	e03e      	b.n	8003492 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003414:	7bfa      	ldrb	r2, [r7, #15]
 8003416:	6879      	ldr	r1, [r7, #4]
 8003418:	4613      	mov	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	4413      	add	r3, r2
 800341e:	00db      	lsls	r3, r3, #3
 8003420:	440b      	add	r3, r1
 8003422:	3311      	adds	r3, #17
 8003424:	2201      	movs	r2, #1
 8003426:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003428:	7bfa      	ldrb	r2, [r7, #15]
 800342a:	6879      	ldr	r1, [r7, #4]
 800342c:	4613      	mov	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	4413      	add	r3, r2
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	440b      	add	r3, r1
 8003436:	3310      	adds	r3, #16
 8003438:	7bfa      	ldrb	r2, [r7, #15]
 800343a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800343c:	7bfa      	ldrb	r2, [r7, #15]
 800343e:	6879      	ldr	r1, [r7, #4]
 8003440:	4613      	mov	r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	4413      	add	r3, r2
 8003446:	00db      	lsls	r3, r3, #3
 8003448:	440b      	add	r3, r1
 800344a:	3313      	adds	r3, #19
 800344c:	2200      	movs	r2, #0
 800344e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003450:	7bfa      	ldrb	r2, [r7, #15]
 8003452:	6879      	ldr	r1, [r7, #4]
 8003454:	4613      	mov	r3, r2
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	4413      	add	r3, r2
 800345a:	00db      	lsls	r3, r3, #3
 800345c:	440b      	add	r3, r1
 800345e:	3320      	adds	r3, #32
 8003460:	2200      	movs	r2, #0
 8003462:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003464:	7bfa      	ldrb	r2, [r7, #15]
 8003466:	6879      	ldr	r1, [r7, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	4413      	add	r3, r2
 800346e:	00db      	lsls	r3, r3, #3
 8003470:	440b      	add	r3, r1
 8003472:	3324      	adds	r3, #36	@ 0x24
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003478:	7bfb      	ldrb	r3, [r7, #15]
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	1c5a      	adds	r2, r3, #1
 800347e:	4613      	mov	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	4413      	add	r3, r2
 8003484:	00db      	lsls	r3, r3, #3
 8003486:	440b      	add	r3, r1
 8003488:	2200      	movs	r2, #0
 800348a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800348c:	7bfb      	ldrb	r3, [r7, #15]
 800348e:	3301      	adds	r3, #1
 8003490:	73fb      	strb	r3, [r7, #15]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	791b      	ldrb	r3, [r3, #4]
 8003496:	7bfa      	ldrb	r2, [r7, #15]
 8003498:	429a      	cmp	r2, r3
 800349a:	d3bb      	bcc.n	8003414 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800349c:	2300      	movs	r3, #0
 800349e:	73fb      	strb	r3, [r7, #15]
 80034a0:	e044      	b.n	800352c <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80034a2:	7bfa      	ldrb	r2, [r7, #15]
 80034a4:	6879      	ldr	r1, [r7, #4]
 80034a6:	4613      	mov	r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	4413      	add	r3, r2
 80034ac:	00db      	lsls	r3, r3, #3
 80034ae:	440b      	add	r3, r1
 80034b0:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80034b4:	2200      	movs	r2, #0
 80034b6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80034b8:	7bfa      	ldrb	r2, [r7, #15]
 80034ba:	6879      	ldr	r1, [r7, #4]
 80034bc:	4613      	mov	r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	4413      	add	r3, r2
 80034c2:	00db      	lsls	r3, r3, #3
 80034c4:	440b      	add	r3, r1
 80034c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80034ca:	7bfa      	ldrb	r2, [r7, #15]
 80034cc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80034ce:	7bfa      	ldrb	r2, [r7, #15]
 80034d0:	6879      	ldr	r1, [r7, #4]
 80034d2:	4613      	mov	r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	4413      	add	r3, r2
 80034d8:	00db      	lsls	r3, r3, #3
 80034da:	440b      	add	r3, r1
 80034dc:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80034e0:	2200      	movs	r2, #0
 80034e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80034e4:	7bfa      	ldrb	r2, [r7, #15]
 80034e6:	6879      	ldr	r1, [r7, #4]
 80034e8:	4613      	mov	r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	4413      	add	r3, r2
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	440b      	add	r3, r1
 80034f2:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80034f6:	2200      	movs	r2, #0
 80034f8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80034fa:	7bfa      	ldrb	r2, [r7, #15]
 80034fc:	6879      	ldr	r1, [r7, #4]
 80034fe:	4613      	mov	r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	4413      	add	r3, r2
 8003504:	00db      	lsls	r3, r3, #3
 8003506:	440b      	add	r3, r1
 8003508:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003510:	7bfa      	ldrb	r2, [r7, #15]
 8003512:	6879      	ldr	r1, [r7, #4]
 8003514:	4613      	mov	r3, r2
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	4413      	add	r3, r2
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	440b      	add	r3, r1
 800351e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8003522:	2200      	movs	r2, #0
 8003524:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003526:	7bfb      	ldrb	r3, [r7, #15]
 8003528:	3301      	adds	r3, #1
 800352a:	73fb      	strb	r3, [r7, #15]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	791b      	ldrb	r3, [r3, #4]
 8003530:	7bfa      	ldrb	r2, [r7, #15]
 8003532:	429a      	cmp	r2, r3
 8003534:	d3b5      	bcc.n	80034a2 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6818      	ldr	r0, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	3304      	adds	r3, #4
 800353e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003542:	f002 f967 	bl	8005814 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  return HAL_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	4618      	mov	r0, r3
 8003558:	3710      	adds	r7, #16
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
	...

08003560 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8003566:	af00      	add	r7, sp, #0
 8003568:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800356c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003570:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003572:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003576:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d102      	bne.n	8003586 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	f000 bff4 	b.w	800456e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003586:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800358a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	2b00      	cmp	r3, #0
 8003598:	f000 816d 	beq.w	8003876 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800359c:	4bb4      	ldr	r3, [pc, #720]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f003 030c 	and.w	r3, r3, #12
 80035a4:	2b04      	cmp	r3, #4
 80035a6:	d00c      	beq.n	80035c2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80035a8:	4bb1      	ldr	r3, [pc, #708]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f003 030c 	and.w	r3, r3, #12
 80035b0:	2b08      	cmp	r3, #8
 80035b2:	d157      	bne.n	8003664 <HAL_RCC_OscConfig+0x104>
 80035b4:	4bae      	ldr	r3, [pc, #696]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035c0:	d150      	bne.n	8003664 <HAL_RCC_OscConfig+0x104>
 80035c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035c6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ca:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80035ce:	fa93 f3a3 	rbit	r3, r3
 80035d2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80035d6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035da:	fab3 f383 	clz	r3, r3
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80035e2:	d802      	bhi.n	80035ea <HAL_RCC_OscConfig+0x8a>
 80035e4:	4ba2      	ldr	r3, [pc, #648]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	e015      	b.n	8003616 <HAL_RCC_OscConfig+0xb6>
 80035ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035ee:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035f2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80035f6:	fa93 f3a3 	rbit	r3, r3
 80035fa:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80035fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003602:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003606:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800360a:	fa93 f3a3 	rbit	r3, r3
 800360e:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8003612:	4b97      	ldr	r3, [pc, #604]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 8003614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003616:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800361a:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800361e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003622:	fa92 f2a2 	rbit	r2, r2
 8003626:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800362a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800362e:	fab2 f282 	clz	r2, r2
 8003632:	b2d2      	uxtb	r2, r2
 8003634:	f042 0220 	orr.w	r2, r2, #32
 8003638:	b2d2      	uxtb	r2, r2
 800363a:	f002 021f 	and.w	r2, r2, #31
 800363e:	2101      	movs	r1, #1
 8003640:	fa01 f202 	lsl.w	r2, r1, r2
 8003644:	4013      	ands	r3, r2
 8003646:	2b00      	cmp	r3, #0
 8003648:	f000 8114 	beq.w	8003874 <HAL_RCC_OscConfig+0x314>
 800364c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003650:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	2b00      	cmp	r3, #0
 800365a:	f040 810b 	bne.w	8003874 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	f000 bf85 	b.w	800456e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003664:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003668:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003674:	d106      	bne.n	8003684 <HAL_RCC_OscConfig+0x124>
 8003676:	4b7e      	ldr	r3, [pc, #504]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a7d      	ldr	r2, [pc, #500]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 800367c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003680:	6013      	str	r3, [r2, #0]
 8003682:	e036      	b.n	80036f2 <HAL_RCC_OscConfig+0x192>
 8003684:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003688:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d10c      	bne.n	80036ae <HAL_RCC_OscConfig+0x14e>
 8003694:	4b76      	ldr	r3, [pc, #472]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a75      	ldr	r2, [pc, #468]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 800369a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800369e:	6013      	str	r3, [r2, #0]
 80036a0:	4b73      	ldr	r3, [pc, #460]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a72      	ldr	r2, [pc, #456]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80036a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036aa:	6013      	str	r3, [r2, #0]
 80036ac:	e021      	b.n	80036f2 <HAL_RCC_OscConfig+0x192>
 80036ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036b2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036be:	d10c      	bne.n	80036da <HAL_RCC_OscConfig+0x17a>
 80036c0:	4b6b      	ldr	r3, [pc, #428]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a6a      	ldr	r2, [pc, #424]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80036c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036ca:	6013      	str	r3, [r2, #0]
 80036cc:	4b68      	ldr	r3, [pc, #416]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a67      	ldr	r2, [pc, #412]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80036d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036d6:	6013      	str	r3, [r2, #0]
 80036d8:	e00b      	b.n	80036f2 <HAL_RCC_OscConfig+0x192>
 80036da:	4b65      	ldr	r3, [pc, #404]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a64      	ldr	r2, [pc, #400]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80036e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036e4:	6013      	str	r3, [r2, #0]
 80036e6:	4b62      	ldr	r3, [pc, #392]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a61      	ldr	r2, [pc, #388]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80036ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036f0:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80036f2:	4b5f      	ldr	r3, [pc, #380]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 80036f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f6:	f023 020f 	bic.w	r2, r3, #15
 80036fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036fe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	495a      	ldr	r1, [pc, #360]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 8003708:	4313      	orrs	r3, r2
 800370a:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800370c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003710:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d054      	beq.n	80037c6 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800371c:	f7fe f85c 	bl	80017d8 <HAL_GetTick>
 8003720:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003724:	e00a      	b.n	800373c <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003726:	f7fe f857 	bl	80017d8 <HAL_GetTick>
 800372a:	4602      	mov	r2, r0
 800372c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	2b64      	cmp	r3, #100	@ 0x64
 8003734:	d902      	bls.n	800373c <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	f000 bf19 	b.w	800456e <HAL_RCC_OscConfig+0x100e>
 800373c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003740:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003744:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003748:	fa93 f3a3 	rbit	r3, r3
 800374c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8003750:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003754:	fab3 f383 	clz	r3, r3
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b3f      	cmp	r3, #63	@ 0x3f
 800375c:	d802      	bhi.n	8003764 <HAL_RCC_OscConfig+0x204>
 800375e:	4b44      	ldr	r3, [pc, #272]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	e015      	b.n	8003790 <HAL_RCC_OscConfig+0x230>
 8003764:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003768:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800376c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003770:	fa93 f3a3 	rbit	r3, r3
 8003774:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003778:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800377c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003780:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003784:	fa93 f3a3 	rbit	r3, r3
 8003788:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 800378c:	4b38      	ldr	r3, [pc, #224]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 800378e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003790:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003794:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003798:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800379c:	fa92 f2a2 	rbit	r2, r2
 80037a0:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80037a4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80037a8:	fab2 f282 	clz	r2, r2
 80037ac:	b2d2      	uxtb	r2, r2
 80037ae:	f042 0220 	orr.w	r2, r2, #32
 80037b2:	b2d2      	uxtb	r2, r2
 80037b4:	f002 021f 	and.w	r2, r2, #31
 80037b8:	2101      	movs	r1, #1
 80037ba:	fa01 f202 	lsl.w	r2, r1, r2
 80037be:	4013      	ands	r3, r2
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0b0      	beq.n	8003726 <HAL_RCC_OscConfig+0x1c6>
 80037c4:	e057      	b.n	8003876 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c6:	f7fe f807 	bl	80017d8 <HAL_GetTick>
 80037ca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ce:	e00a      	b.n	80037e6 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037d0:	f7fe f802 	bl	80017d8 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	2b64      	cmp	r3, #100	@ 0x64
 80037de:	d902      	bls.n	80037e6 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	f000 bec4 	b.w	800456e <HAL_RCC_OscConfig+0x100e>
 80037e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80037ea:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ee:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80037f2:	fa93 f3a3 	rbit	r3, r3
 80037f6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80037fa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037fe:	fab3 f383 	clz	r3, r3
 8003802:	b2db      	uxtb	r3, r3
 8003804:	2b3f      	cmp	r3, #63	@ 0x3f
 8003806:	d802      	bhi.n	800380e <HAL_RCC_OscConfig+0x2ae>
 8003808:	4b19      	ldr	r3, [pc, #100]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	e015      	b.n	800383a <HAL_RCC_OscConfig+0x2da>
 800380e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003812:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003816:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800381a:	fa93 f3a3 	rbit	r3, r3
 800381e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003822:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003826:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800382a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800382e:	fa93 f3a3 	rbit	r3, r3
 8003832:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003836:	4b0e      	ldr	r3, [pc, #56]	@ (8003870 <HAL_RCC_OscConfig+0x310>)
 8003838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800383e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8003842:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003846:	fa92 f2a2 	rbit	r2, r2
 800384a:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800384e:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8003852:	fab2 f282 	clz	r2, r2
 8003856:	b2d2      	uxtb	r2, r2
 8003858:	f042 0220 	orr.w	r2, r2, #32
 800385c:	b2d2      	uxtb	r2, r2
 800385e:	f002 021f 	and.w	r2, r2, #31
 8003862:	2101      	movs	r1, #1
 8003864:	fa01 f202 	lsl.w	r2, r1, r2
 8003868:	4013      	ands	r3, r2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1b0      	bne.n	80037d0 <HAL_RCC_OscConfig+0x270>
 800386e:	e002      	b.n	8003876 <HAL_RCC_OscConfig+0x316>
 8003870:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003874:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003876:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800387a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0302 	and.w	r3, r3, #2
 8003886:	2b00      	cmp	r3, #0
 8003888:	f000 816c 	beq.w	8003b64 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800388c:	4bcc      	ldr	r3, [pc, #816]	@ (8003bc0 <HAL_RCC_OscConfig+0x660>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f003 030c 	and.w	r3, r3, #12
 8003894:	2b00      	cmp	r3, #0
 8003896:	d00b      	beq.n	80038b0 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003898:	4bc9      	ldr	r3, [pc, #804]	@ (8003bc0 <HAL_RCC_OscConfig+0x660>)
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f003 030c 	and.w	r3, r3, #12
 80038a0:	2b08      	cmp	r3, #8
 80038a2:	d16d      	bne.n	8003980 <HAL_RCC_OscConfig+0x420>
 80038a4:	4bc6      	ldr	r3, [pc, #792]	@ (8003bc0 <HAL_RCC_OscConfig+0x660>)
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d167      	bne.n	8003980 <HAL_RCC_OscConfig+0x420>
 80038b0:	2302      	movs	r3, #2
 80038b2:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80038ba:	fa93 f3a3 	rbit	r3, r3
 80038be:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80038c2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038c6:	fab3 f383 	clz	r3, r3
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	2b3f      	cmp	r3, #63	@ 0x3f
 80038ce:	d802      	bhi.n	80038d6 <HAL_RCC_OscConfig+0x376>
 80038d0:	4bbb      	ldr	r3, [pc, #748]	@ (8003bc0 <HAL_RCC_OscConfig+0x660>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	e013      	b.n	80038fe <HAL_RCC_OscConfig+0x39e>
 80038d6:	2302      	movs	r3, #2
 80038d8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038dc:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80038e0:	fa93 f3a3 	rbit	r3, r3
 80038e4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80038e8:	2302      	movs	r3, #2
 80038ea:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80038ee:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80038f2:	fa93 f3a3 	rbit	r3, r3
 80038f6:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80038fa:	4bb1      	ldr	r3, [pc, #708]	@ (8003bc0 <HAL_RCC_OscConfig+0x660>)
 80038fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fe:	2202      	movs	r2, #2
 8003900:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003904:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003908:	fa92 f2a2 	rbit	r2, r2
 800390c:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003910:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003914:	fab2 f282 	clz	r2, r2
 8003918:	b2d2      	uxtb	r2, r2
 800391a:	f042 0220 	orr.w	r2, r2, #32
 800391e:	b2d2      	uxtb	r2, r2
 8003920:	f002 021f 	and.w	r2, r2, #31
 8003924:	2101      	movs	r1, #1
 8003926:	fa01 f202 	lsl.w	r2, r1, r2
 800392a:	4013      	ands	r3, r2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d00a      	beq.n	8003946 <HAL_RCC_OscConfig+0x3e6>
 8003930:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003934:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	691b      	ldr	r3, [r3, #16]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d002      	beq.n	8003946 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	f000 be14 	b.w	800456e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003946:	4b9e      	ldr	r3, [pc, #632]	@ (8003bc0 <HAL_RCC_OscConfig+0x660>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800394e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003952:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	695b      	ldr	r3, [r3, #20]
 800395a:	21f8      	movs	r1, #248	@ 0xf8
 800395c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003960:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003964:	fa91 f1a1 	rbit	r1, r1
 8003968:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 800396c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003970:	fab1 f181 	clz	r1, r1
 8003974:	b2c9      	uxtb	r1, r1
 8003976:	408b      	lsls	r3, r1
 8003978:	4991      	ldr	r1, [pc, #580]	@ (8003bc0 <HAL_RCC_OscConfig+0x660>)
 800397a:	4313      	orrs	r3, r2
 800397c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800397e:	e0f1      	b.n	8003b64 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003980:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003984:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	2b00      	cmp	r3, #0
 800398e:	f000 8083 	beq.w	8003a98 <HAL_RCC_OscConfig+0x538>
 8003992:	2301      	movs	r3, #1
 8003994:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003998:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800399c:	fa93 f3a3 	rbit	r3, r3
 80039a0:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80039a4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039a8:	fab3 f383 	clz	r3, r3
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80039b2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	461a      	mov	r2, r3
 80039ba:	2301      	movs	r3, #1
 80039bc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039be:	f7fd ff0b 	bl	80017d8 <HAL_GetTick>
 80039c2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039c6:	e00a      	b.n	80039de <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039c8:	f7fd ff06 	bl	80017d8 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d902      	bls.n	80039de <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	f000 bdc8 	b.w	800456e <HAL_RCC_OscConfig+0x100e>
 80039de:	2302      	movs	r3, #2
 80039e0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80039e8:	fa93 f3a3 	rbit	r3, r3
 80039ec:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80039f0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039f4:	fab3 f383 	clz	r3, r3
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80039fc:	d802      	bhi.n	8003a04 <HAL_RCC_OscConfig+0x4a4>
 80039fe:	4b70      	ldr	r3, [pc, #448]	@ (8003bc0 <HAL_RCC_OscConfig+0x660>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	e013      	b.n	8003a2c <HAL_RCC_OscConfig+0x4cc>
 8003a04:	2302      	movs	r3, #2
 8003a06:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003a0e:	fa93 f3a3 	rbit	r3, r3
 8003a12:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003a16:	2302      	movs	r3, #2
 8003a18:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003a1c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003a20:	fa93 f3a3 	rbit	r3, r3
 8003a24:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003a28:	4b65      	ldr	r3, [pc, #404]	@ (8003bc0 <HAL_RCC_OscConfig+0x660>)
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2c:	2202      	movs	r2, #2
 8003a2e:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003a32:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003a36:	fa92 f2a2 	rbit	r2, r2
 8003a3a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003a3e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003a42:	fab2 f282 	clz	r2, r2
 8003a46:	b2d2      	uxtb	r2, r2
 8003a48:	f042 0220 	orr.w	r2, r2, #32
 8003a4c:	b2d2      	uxtb	r2, r2
 8003a4e:	f002 021f 	and.w	r2, r2, #31
 8003a52:	2101      	movs	r1, #1
 8003a54:	fa01 f202 	lsl.w	r2, r1, r2
 8003a58:	4013      	ands	r3, r2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d0b4      	beq.n	80039c8 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a5e:	4b58      	ldr	r3, [pc, #352]	@ (8003bc0 <HAL_RCC_OscConfig+0x660>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a6a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	695b      	ldr	r3, [r3, #20]
 8003a72:	21f8      	movs	r1, #248	@ 0xf8
 8003a74:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a78:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003a7c:	fa91 f1a1 	rbit	r1, r1
 8003a80:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003a84:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003a88:	fab1 f181 	clz	r1, r1
 8003a8c:	b2c9      	uxtb	r1, r1
 8003a8e:	408b      	lsls	r3, r1
 8003a90:	494b      	ldr	r1, [pc, #300]	@ (8003bc0 <HAL_RCC_OscConfig+0x660>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	600b      	str	r3, [r1, #0]
 8003a96:	e065      	b.n	8003b64 <HAL_RCC_OscConfig+0x604>
 8003a98:	2301      	movs	r3, #1
 8003a9a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a9e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003aa2:	fa93 f3a3 	rbit	r3, r3
 8003aa6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003aaa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003aae:	fab3 f383 	clz	r3, r3
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003ab8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	461a      	mov	r2, r3
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac4:	f7fd fe88 	bl	80017d8 <HAL_GetTick>
 8003ac8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003acc:	e00a      	b.n	8003ae4 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ace:	f7fd fe83 	bl	80017d8 <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d902      	bls.n	8003ae4 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	f000 bd45 	b.w	800456e <HAL_RCC_OscConfig+0x100e>
 8003ae4:	2302      	movs	r3, #2
 8003ae6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aea:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003aee:	fa93 f3a3 	rbit	r3, r3
 8003af2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003af6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003afa:	fab3 f383 	clz	r3, r3
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b02:	d802      	bhi.n	8003b0a <HAL_RCC_OscConfig+0x5aa>
 8003b04:	4b2e      	ldr	r3, [pc, #184]	@ (8003bc0 <HAL_RCC_OscConfig+0x660>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	e013      	b.n	8003b32 <HAL_RCC_OscConfig+0x5d2>
 8003b0a:	2302      	movs	r3, #2
 8003b0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b10:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003b14:	fa93 f3a3 	rbit	r3, r3
 8003b18:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003b1c:	2302      	movs	r3, #2
 8003b1e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003b22:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003b26:	fa93 f3a3 	rbit	r3, r3
 8003b2a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003b2e:	4b24      	ldr	r3, [pc, #144]	@ (8003bc0 <HAL_RCC_OscConfig+0x660>)
 8003b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b32:	2202      	movs	r2, #2
 8003b34:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003b38:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003b3c:	fa92 f2a2 	rbit	r2, r2
 8003b40:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003b44:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003b48:	fab2 f282 	clz	r2, r2
 8003b4c:	b2d2      	uxtb	r2, r2
 8003b4e:	f042 0220 	orr.w	r2, r2, #32
 8003b52:	b2d2      	uxtb	r2, r2
 8003b54:	f002 021f 	and.w	r2, r2, #31
 8003b58:	2101      	movs	r1, #1
 8003b5a:	fa01 f202 	lsl.w	r2, r1, r2
 8003b5e:	4013      	ands	r3, r2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d1b4      	bne.n	8003ace <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b68:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0308 	and.w	r3, r3, #8
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f000 8115 	beq.w	8003da4 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b7e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d07e      	beq.n	8003c88 <HAL_RCC_OscConfig+0x728>
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b90:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003b94:	fa93 f3a3 	rbit	r3, r3
 8003b98:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003b9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ba0:	fab3 f383 	clz	r3, r3
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	4b06      	ldr	r3, [pc, #24]	@ (8003bc4 <HAL_RCC_OscConfig+0x664>)
 8003baa:	4413      	add	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	461a      	mov	r2, r3
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bb4:	f7fd fe10 	bl	80017d8 <HAL_GetTick>
 8003bb8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bbc:	e00f      	b.n	8003bde <HAL_RCC_OscConfig+0x67e>
 8003bbe:	bf00      	nop
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bc8:	f7fd fe06 	bl	80017d8 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d902      	bls.n	8003bde <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	f000 bcc8 	b.w	800456e <HAL_RCC_OscConfig+0x100e>
 8003bde:	2302      	movs	r3, #2
 8003be0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003be8:	fa93 f3a3 	rbit	r3, r3
 8003bec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003bf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bf4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003bf8:	2202      	movs	r2, #2
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c00:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	fa93 f2a3 	rbit	r2, r3
 8003c0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c0e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003c12:	601a      	str	r2, [r3, #0]
 8003c14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003c1c:	2202      	movs	r2, #2
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	fa93 f2a3 	rbit	r2, r3
 8003c2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c32:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003c36:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c38:	4bb0      	ldr	r3, [pc, #704]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003c3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c40:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003c44:	2102      	movs	r1, #2
 8003c46:	6019      	str	r1, [r3, #0]
 8003c48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c4c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	fa93 f1a3 	rbit	r1, r3
 8003c56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c5a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003c5e:	6019      	str	r1, [r3, #0]
  return result;
 8003c60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c64:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	fab3 f383 	clz	r3, r3
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	f003 031f 	and.w	r3, r3, #31
 8003c7a:	2101      	movs	r1, #1
 8003c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c80:	4013      	ands	r3, r2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d0a0      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x668>
 8003c86:	e08d      	b.n	8003da4 <HAL_RCC_OscConfig+0x844>
 8003c88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c8c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003c90:	2201      	movs	r2, #1
 8003c92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c98:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	fa93 f2a3 	rbit	r2, r3
 8003ca2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ca6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003caa:	601a      	str	r2, [r3, #0]
  return result;
 8003cac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cb0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003cb4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cb6:	fab3 f383 	clz	r3, r3
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	4b90      	ldr	r3, [pc, #576]	@ (8003f00 <HAL_RCC_OscConfig+0x9a0>)
 8003cc0:	4413      	add	r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cca:	f7fd fd85 	bl	80017d8 <HAL_GetTick>
 8003cce:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cd2:	e00a      	b.n	8003cea <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cd4:	f7fd fd80 	bl	80017d8 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d902      	bls.n	8003cea <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	f000 bc42 	b.w	800456e <HAL_RCC_OscConfig+0x100e>
 8003cea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cee:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cfa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	fa93 f2a3 	rbit	r2, r3
 8003d04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d08:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003d0c:	601a      	str	r2, [r3, #0]
 8003d0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d12:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003d16:	2202      	movs	r2, #2
 8003d18:	601a      	str	r2, [r3, #0]
 8003d1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d1e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	fa93 f2a3 	rbit	r2, r3
 8003d28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d2c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003d30:	601a      	str	r2, [r3, #0]
 8003d32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d36:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	601a      	str	r2, [r3, #0]
 8003d3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d42:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	fa93 f2a3 	rbit	r2, r3
 8003d4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d50:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003d54:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d56:	4b69      	ldr	r3, [pc, #420]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003d58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d5e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003d62:	2102      	movs	r1, #2
 8003d64:	6019      	str	r1, [r3, #0]
 8003d66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d6a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	fa93 f1a3 	rbit	r1, r3
 8003d74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d78:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003d7c:	6019      	str	r1, [r3, #0]
  return result;
 8003d7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d82:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	fab3 f383 	clz	r3, r3
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	f003 031f 	and.w	r3, r3, #31
 8003d98:	2101      	movs	r1, #1
 8003d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d9e:	4013      	ands	r3, r2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d197      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003da4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003da8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0304 	and.w	r3, r3, #4
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f000 819e 	beq.w	80040f6 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dc0:	4b4e      	ldr	r3, [pc, #312]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003dc2:	69db      	ldr	r3, [r3, #28]
 8003dc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d116      	bne.n	8003dfa <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dcc:	4b4b      	ldr	r3, [pc, #300]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003dce:	69db      	ldr	r3, [r3, #28]
 8003dd0:	4a4a      	ldr	r2, [pc, #296]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003dd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dd6:	61d3      	str	r3, [r2, #28]
 8003dd8:	4b48      	ldr	r3, [pc, #288]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003dda:	69db      	ldr	r3, [r3, #28]
 8003ddc:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003de0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003de4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003de8:	601a      	str	r2, [r3, #0]
 8003dea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dee:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003df2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003df4:	2301      	movs	r3, #1
 8003df6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dfa:	4b42      	ldr	r3, [pc, #264]	@ (8003f04 <HAL_RCC_OscConfig+0x9a4>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d11a      	bne.n	8003e3c <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e06:	4b3f      	ldr	r3, [pc, #252]	@ (8003f04 <HAL_RCC_OscConfig+0x9a4>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a3e      	ldr	r2, [pc, #248]	@ (8003f04 <HAL_RCC_OscConfig+0x9a4>)
 8003e0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e10:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e12:	f7fd fce1 	bl	80017d8 <HAL_GetTick>
 8003e16:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e1a:	e009      	b.n	8003e30 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e1c:	f7fd fcdc 	bl	80017d8 <HAL_GetTick>
 8003e20:	4602      	mov	r2, r0
 8003e22:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b64      	cmp	r3, #100	@ 0x64
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e39e      	b.n	800456e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e30:	4b34      	ldr	r3, [pc, #208]	@ (8003f04 <HAL_RCC_OscConfig+0x9a4>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d0ef      	beq.n	8003e1c <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e40:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d106      	bne.n	8003e5a <HAL_RCC_OscConfig+0x8fa>
 8003e4c:	4b2b      	ldr	r3, [pc, #172]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003e4e:	6a1b      	ldr	r3, [r3, #32]
 8003e50:	4a2a      	ldr	r2, [pc, #168]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003e52:	f043 0301 	orr.w	r3, r3, #1
 8003e56:	6213      	str	r3, [r2, #32]
 8003e58:	e035      	b.n	8003ec6 <HAL_RCC_OscConfig+0x966>
 8003e5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e5e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68db      	ldr	r3, [r3, #12]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d10c      	bne.n	8003e84 <HAL_RCC_OscConfig+0x924>
 8003e6a:	4b24      	ldr	r3, [pc, #144]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	4a23      	ldr	r2, [pc, #140]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003e70:	f023 0301 	bic.w	r3, r3, #1
 8003e74:	6213      	str	r3, [r2, #32]
 8003e76:	4b21      	ldr	r3, [pc, #132]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003e78:	6a1b      	ldr	r3, [r3, #32]
 8003e7a:	4a20      	ldr	r2, [pc, #128]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003e7c:	f023 0304 	bic.w	r3, r3, #4
 8003e80:	6213      	str	r3, [r2, #32]
 8003e82:	e020      	b.n	8003ec6 <HAL_RCC_OscConfig+0x966>
 8003e84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e88:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	2b05      	cmp	r3, #5
 8003e92:	d10c      	bne.n	8003eae <HAL_RCC_OscConfig+0x94e>
 8003e94:	4b19      	ldr	r3, [pc, #100]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003e96:	6a1b      	ldr	r3, [r3, #32]
 8003e98:	4a18      	ldr	r2, [pc, #96]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003e9a:	f043 0304 	orr.w	r3, r3, #4
 8003e9e:	6213      	str	r3, [r2, #32]
 8003ea0:	4b16      	ldr	r3, [pc, #88]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003ea2:	6a1b      	ldr	r3, [r3, #32]
 8003ea4:	4a15      	ldr	r2, [pc, #84]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003ea6:	f043 0301 	orr.w	r3, r3, #1
 8003eaa:	6213      	str	r3, [r2, #32]
 8003eac:	e00b      	b.n	8003ec6 <HAL_RCC_OscConfig+0x966>
 8003eae:	4b13      	ldr	r3, [pc, #76]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003eb0:	6a1b      	ldr	r3, [r3, #32]
 8003eb2:	4a12      	ldr	r2, [pc, #72]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003eb4:	f023 0301 	bic.w	r3, r3, #1
 8003eb8:	6213      	str	r3, [r2, #32]
 8003eba:	4b10      	ldr	r3, [pc, #64]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	4a0f      	ldr	r2, [pc, #60]	@ (8003efc <HAL_RCC_OscConfig+0x99c>)
 8003ec0:	f023 0304 	bic.w	r3, r3, #4
 8003ec4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ec6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	68db      	ldr	r3, [r3, #12]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	f000 8087 	beq.w	8003fe6 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ed8:	f7fd fc7e 	bl	80017d8 <HAL_GetTick>
 8003edc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ee0:	e012      	b.n	8003f08 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ee2:	f7fd fc79 	bl	80017d8 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d908      	bls.n	8003f08 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e339      	b.n	800456e <HAL_RCC_OscConfig+0x100e>
 8003efa:	bf00      	nop
 8003efc:	40021000 	.word	0x40021000
 8003f00:	10908120 	.word	0x10908120
 8003f04:	40007000 	.word	0x40007000
 8003f08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f0c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003f10:	2202      	movs	r2, #2
 8003f12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f18:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	fa93 f2a3 	rbit	r2, r3
 8003f22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f26:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f30:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003f34:	2202      	movs	r2, #2
 8003f36:	601a      	str	r2, [r3, #0]
 8003f38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f3c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	fa93 f2a3 	rbit	r2, r3
 8003f46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f4a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003f4e:	601a      	str	r2, [r3, #0]
  return result;
 8003f50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f54:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003f58:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f5a:	fab3 f383 	clz	r3, r3
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d102      	bne.n	8003f70 <HAL_RCC_OscConfig+0xa10>
 8003f6a:	4b98      	ldr	r3, [pc, #608]	@ (80041cc <HAL_RCC_OscConfig+0xc6c>)
 8003f6c:	6a1b      	ldr	r3, [r3, #32]
 8003f6e:	e013      	b.n	8003f98 <HAL_RCC_OscConfig+0xa38>
 8003f70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f74:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003f78:	2202      	movs	r2, #2
 8003f7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f80:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	fa93 f2a3 	rbit	r2, r3
 8003f8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f8e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003f92:	601a      	str	r2, [r3, #0]
 8003f94:	4b8d      	ldr	r3, [pc, #564]	@ (80041cc <HAL_RCC_OscConfig+0xc6c>)
 8003f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f98:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f9c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003fa0:	2102      	movs	r1, #2
 8003fa2:	6011      	str	r1, [r2, #0]
 8003fa4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fa8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003fac:	6812      	ldr	r2, [r2, #0]
 8003fae:	fa92 f1a2 	rbit	r1, r2
 8003fb2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fb6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003fba:	6011      	str	r1, [r2, #0]
  return result;
 8003fbc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fc0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003fc4:	6812      	ldr	r2, [r2, #0]
 8003fc6:	fab2 f282 	clz	r2, r2
 8003fca:	b2d2      	uxtb	r2, r2
 8003fcc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003fd0:	b2d2      	uxtb	r2, r2
 8003fd2:	f002 021f 	and.w	r2, r2, #31
 8003fd6:	2101      	movs	r1, #1
 8003fd8:	fa01 f202 	lsl.w	r2, r1, r2
 8003fdc:	4013      	ands	r3, r2
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f43f af7f 	beq.w	8003ee2 <HAL_RCC_OscConfig+0x982>
 8003fe4:	e07d      	b.n	80040e2 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fe6:	f7fd fbf7 	bl	80017d8 <HAL_GetTick>
 8003fea:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fee:	e00b      	b.n	8004008 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ff0:	f7fd fbf2 	bl	80017d8 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004000:	4293      	cmp	r3, r2
 8004002:	d901      	bls.n	8004008 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e2b2      	b.n	800456e <HAL_RCC_OscConfig+0x100e>
 8004008:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800400c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8004010:	2202      	movs	r2, #2
 8004012:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004014:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004018:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	fa93 f2a3 	rbit	r2, r3
 8004022:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004026:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800402a:	601a      	str	r2, [r3, #0]
 800402c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004030:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004034:	2202      	movs	r2, #2
 8004036:	601a      	str	r2, [r3, #0]
 8004038:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800403c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	fa93 f2a3 	rbit	r2, r3
 8004046:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800404a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800404e:	601a      	str	r2, [r3, #0]
  return result;
 8004050:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004054:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004058:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800405a:	fab3 f383 	clz	r3, r3
 800405e:	b2db      	uxtb	r3, r3
 8004060:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004064:	b2db      	uxtb	r3, r3
 8004066:	2b00      	cmp	r3, #0
 8004068:	d102      	bne.n	8004070 <HAL_RCC_OscConfig+0xb10>
 800406a:	4b58      	ldr	r3, [pc, #352]	@ (80041cc <HAL_RCC_OscConfig+0xc6c>)
 800406c:	6a1b      	ldr	r3, [r3, #32]
 800406e:	e013      	b.n	8004098 <HAL_RCC_OscConfig+0xb38>
 8004070:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004074:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004078:	2202      	movs	r2, #2
 800407a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800407c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004080:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	fa93 f2a3 	rbit	r2, r3
 800408a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800408e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	4b4d      	ldr	r3, [pc, #308]	@ (80041cc <HAL_RCC_OscConfig+0xc6c>)
 8004096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004098:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800409c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80040a0:	2102      	movs	r1, #2
 80040a2:	6011      	str	r1, [r2, #0]
 80040a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040a8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80040ac:	6812      	ldr	r2, [r2, #0]
 80040ae:	fa92 f1a2 	rbit	r1, r2
 80040b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040b6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80040ba:	6011      	str	r1, [r2, #0]
  return result;
 80040bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040c0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80040c4:	6812      	ldr	r2, [r2, #0]
 80040c6:	fab2 f282 	clz	r2, r2
 80040ca:	b2d2      	uxtb	r2, r2
 80040cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040d0:	b2d2      	uxtb	r2, r2
 80040d2:	f002 021f 	and.w	r2, r2, #31
 80040d6:	2101      	movs	r1, #1
 80040d8:	fa01 f202 	lsl.w	r2, r1, r2
 80040dc:	4013      	ands	r3, r2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d186      	bne.n	8003ff0 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80040e2:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d105      	bne.n	80040f6 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040ea:	4b38      	ldr	r3, [pc, #224]	@ (80041cc <HAL_RCC_OscConfig+0xc6c>)
 80040ec:	69db      	ldr	r3, [r3, #28]
 80040ee:	4a37      	ldr	r2, [pc, #220]	@ (80041cc <HAL_RCC_OscConfig+0xc6c>)
 80040f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040f4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	2b00      	cmp	r3, #0
 8004104:	f000 8232 	beq.w	800456c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004108:	4b30      	ldr	r3, [pc, #192]	@ (80041cc <HAL_RCC_OscConfig+0xc6c>)
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f003 030c 	and.w	r3, r3, #12
 8004110:	2b08      	cmp	r3, #8
 8004112:	f000 8201 	beq.w	8004518 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004116:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800411a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	69db      	ldr	r3, [r3, #28]
 8004122:	2b02      	cmp	r3, #2
 8004124:	f040 8157 	bne.w	80043d6 <HAL_RCC_OscConfig+0xe76>
 8004128:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800412c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004130:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004134:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004136:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800413a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	fa93 f2a3 	rbit	r2, r3
 8004144:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004148:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800414c:	601a      	str	r2, [r3, #0]
  return result;
 800414e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004152:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004156:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004158:	fab3 f383 	clz	r3, r3
 800415c:	b2db      	uxtb	r3, r3
 800415e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004162:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	461a      	mov	r2, r3
 800416a:	2300      	movs	r3, #0
 800416c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416e:	f7fd fb33 	bl	80017d8 <HAL_GetTick>
 8004172:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004176:	e009      	b.n	800418c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004178:	f7fd fb2e 	bl	80017d8 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b02      	cmp	r3, #2
 8004186:	d901      	bls.n	800418c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e1f0      	b.n	800456e <HAL_RCC_OscConfig+0x100e>
 800418c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004190:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004194:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004198:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800419e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	fa93 f2a3 	rbit	r2, r3
 80041a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ac:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80041b0:	601a      	str	r2, [r3, #0]
  return result;
 80041b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041b6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80041ba:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041bc:	fab3 f383 	clz	r3, r3
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80041c4:	d804      	bhi.n	80041d0 <HAL_RCC_OscConfig+0xc70>
 80041c6:	4b01      	ldr	r3, [pc, #4]	@ (80041cc <HAL_RCC_OscConfig+0xc6c>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	e029      	b.n	8004220 <HAL_RCC_OscConfig+0xcc0>
 80041cc:	40021000 	.word	0x40021000
 80041d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041d4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80041d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80041dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041e2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	fa93 f2a3 	rbit	r2, r3
 80041ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041f0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80041f4:	601a      	str	r2, [r3, #0]
 80041f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041fa:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80041fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004208:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	fa93 f2a3 	rbit	r2, r3
 8004212:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004216:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	4bc3      	ldr	r3, [pc, #780]	@ (800452c <HAL_RCC_OscConfig+0xfcc>)
 800421e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004220:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004224:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004228:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800422c:	6011      	str	r1, [r2, #0]
 800422e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004232:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004236:	6812      	ldr	r2, [r2, #0]
 8004238:	fa92 f1a2 	rbit	r1, r2
 800423c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004240:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004244:	6011      	str	r1, [r2, #0]
  return result;
 8004246:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800424a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800424e:	6812      	ldr	r2, [r2, #0]
 8004250:	fab2 f282 	clz	r2, r2
 8004254:	b2d2      	uxtb	r2, r2
 8004256:	f042 0220 	orr.w	r2, r2, #32
 800425a:	b2d2      	uxtb	r2, r2
 800425c:	f002 021f 	and.w	r2, r2, #31
 8004260:	2101      	movs	r1, #1
 8004262:	fa01 f202 	lsl.w	r2, r1, r2
 8004266:	4013      	ands	r3, r2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d185      	bne.n	8004178 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800426c:	4baf      	ldr	r3, [pc, #700]	@ (800452c <HAL_RCC_OscConfig+0xfcc>)
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004274:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004278:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004280:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004284:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6a1b      	ldr	r3, [r3, #32]
 800428c:	430b      	orrs	r3, r1
 800428e:	49a7      	ldr	r1, [pc, #668]	@ (800452c <HAL_RCC_OscConfig+0xfcc>)
 8004290:	4313      	orrs	r3, r2
 8004292:	604b      	str	r3, [r1, #4]
 8004294:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004298:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800429c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80042a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042a6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	fa93 f2a3 	rbit	r2, r3
 80042b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042b4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80042b8:	601a      	str	r2, [r3, #0]
  return result;
 80042ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042be:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80042c2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042c4:	fab3 f383 	clz	r3, r3
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80042ce:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	461a      	mov	r2, r3
 80042d6:	2301      	movs	r3, #1
 80042d8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042da:	f7fd fa7d 	bl	80017d8 <HAL_GetTick>
 80042de:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042e2:	e009      	b.n	80042f8 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042e4:	f7fd fa78 	bl	80017d8 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d901      	bls.n	80042f8 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e13a      	b.n	800456e <HAL_RCC_OscConfig+0x100e>
 80042f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042fc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004300:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004304:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004306:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800430a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	fa93 f2a3 	rbit	r2, r3
 8004314:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004318:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800431c:	601a      	str	r2, [r3, #0]
  return result;
 800431e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004322:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004326:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004328:	fab3 f383 	clz	r3, r3
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004330:	d802      	bhi.n	8004338 <HAL_RCC_OscConfig+0xdd8>
 8004332:	4b7e      	ldr	r3, [pc, #504]	@ (800452c <HAL_RCC_OscConfig+0xfcc>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	e027      	b.n	8004388 <HAL_RCC_OscConfig+0xe28>
 8004338:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800433c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004340:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004344:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004346:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800434a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	fa93 f2a3 	rbit	r2, r3
 8004354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004358:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800435c:	601a      	str	r2, [r3, #0]
 800435e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004362:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004366:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800436a:	601a      	str	r2, [r3, #0]
 800436c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004370:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	fa93 f2a3 	rbit	r2, r3
 800437a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800437e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004382:	601a      	str	r2, [r3, #0]
 8004384:	4b69      	ldr	r3, [pc, #420]	@ (800452c <HAL_RCC_OscConfig+0xfcc>)
 8004386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004388:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800438c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004390:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004394:	6011      	str	r1, [r2, #0]
 8004396:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800439a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800439e:	6812      	ldr	r2, [r2, #0]
 80043a0:	fa92 f1a2 	rbit	r1, r2
 80043a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043a8:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80043ac:	6011      	str	r1, [r2, #0]
  return result;
 80043ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043b2:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80043b6:	6812      	ldr	r2, [r2, #0]
 80043b8:	fab2 f282 	clz	r2, r2
 80043bc:	b2d2      	uxtb	r2, r2
 80043be:	f042 0220 	orr.w	r2, r2, #32
 80043c2:	b2d2      	uxtb	r2, r2
 80043c4:	f002 021f 	and.w	r2, r2, #31
 80043c8:	2101      	movs	r1, #1
 80043ca:	fa01 f202 	lsl.w	r2, r1, r2
 80043ce:	4013      	ands	r3, r2
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d087      	beq.n	80042e4 <HAL_RCC_OscConfig+0xd84>
 80043d4:	e0ca      	b.n	800456c <HAL_RCC_OscConfig+0x100c>
 80043d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043da:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80043de:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80043e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043e8:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	fa93 f2a3 	rbit	r2, r3
 80043f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043f6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80043fa:	601a      	str	r2, [r3, #0]
  return result;
 80043fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004400:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004404:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004406:	fab3 f383 	clz	r3, r3
 800440a:	b2db      	uxtb	r3, r3
 800440c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004410:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	461a      	mov	r2, r3
 8004418:	2300      	movs	r3, #0
 800441a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800441c:	f7fd f9dc 	bl	80017d8 <HAL_GetTick>
 8004420:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004424:	e009      	b.n	800443a <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004426:	f7fd f9d7 	bl	80017d8 <HAL_GetTick>
 800442a:	4602      	mov	r2, r0
 800442c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	2b02      	cmp	r3, #2
 8004434:	d901      	bls.n	800443a <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e099      	b.n	800456e <HAL_RCC_OscConfig+0x100e>
 800443a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800443e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004442:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004446:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004448:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800444c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	fa93 f2a3 	rbit	r2, r3
 8004456:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800445a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800445e:	601a      	str	r2, [r3, #0]
  return result;
 8004460:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004464:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004468:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800446a:	fab3 f383 	clz	r3, r3
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b3f      	cmp	r3, #63	@ 0x3f
 8004472:	d802      	bhi.n	800447a <HAL_RCC_OscConfig+0xf1a>
 8004474:	4b2d      	ldr	r3, [pc, #180]	@ (800452c <HAL_RCC_OscConfig+0xfcc>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	e027      	b.n	80044ca <HAL_RCC_OscConfig+0xf6a>
 800447a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800447e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004482:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004486:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004488:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800448c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	fa93 f2a3 	rbit	r2, r3
 8004496:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800449a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800449e:	601a      	str	r2, [r3, #0]
 80044a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044a4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80044a8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80044ac:	601a      	str	r2, [r3, #0]
 80044ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044b2:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	fa93 f2a3 	rbit	r2, r3
 80044bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044c0:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80044c4:	601a      	str	r2, [r3, #0]
 80044c6:	4b19      	ldr	r3, [pc, #100]	@ (800452c <HAL_RCC_OscConfig+0xfcc>)
 80044c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044ce:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80044d2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80044d6:	6011      	str	r1, [r2, #0]
 80044d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044dc:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80044e0:	6812      	ldr	r2, [r2, #0]
 80044e2:	fa92 f1a2 	rbit	r1, r2
 80044e6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044ea:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80044ee:	6011      	str	r1, [r2, #0]
  return result;
 80044f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044f4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80044f8:	6812      	ldr	r2, [r2, #0]
 80044fa:	fab2 f282 	clz	r2, r2
 80044fe:	b2d2      	uxtb	r2, r2
 8004500:	f042 0220 	orr.w	r2, r2, #32
 8004504:	b2d2      	uxtb	r2, r2
 8004506:	f002 021f 	and.w	r2, r2, #31
 800450a:	2101      	movs	r1, #1
 800450c:	fa01 f202 	lsl.w	r2, r1, r2
 8004510:	4013      	ands	r3, r2
 8004512:	2b00      	cmp	r3, #0
 8004514:	d187      	bne.n	8004426 <HAL_RCC_OscConfig+0xec6>
 8004516:	e029      	b.n	800456c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004518:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800451c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	69db      	ldr	r3, [r3, #28]
 8004524:	2b01      	cmp	r3, #1
 8004526:	d103      	bne.n	8004530 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e020      	b.n	800456e <HAL_RCC_OscConfig+0x100e>
 800452c:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004530:	4b11      	ldr	r3, [pc, #68]	@ (8004578 <HAL_RCC_OscConfig+0x1018>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004538:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800453c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004540:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004544:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	6a1b      	ldr	r3, [r3, #32]
 800454c:	429a      	cmp	r2, r3
 800454e:	d10b      	bne.n	8004568 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004550:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004554:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004558:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800455c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004564:	429a      	cmp	r2, r3
 8004566:	d001      	beq.n	800456c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e000      	b.n	800456e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	40021000 	.word	0x40021000

0800457c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b09e      	sub	sp, #120	@ 0x78
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004586:	2300      	movs	r3, #0
 8004588:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d101      	bne.n	8004594 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e154      	b.n	800483e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004594:	4b89      	ldr	r3, [pc, #548]	@ (80047bc <HAL_RCC_ClockConfig+0x240>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 0307 	and.w	r3, r3, #7
 800459c:	683a      	ldr	r2, [r7, #0]
 800459e:	429a      	cmp	r2, r3
 80045a0:	d910      	bls.n	80045c4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045a2:	4b86      	ldr	r3, [pc, #536]	@ (80047bc <HAL_RCC_ClockConfig+0x240>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f023 0207 	bic.w	r2, r3, #7
 80045aa:	4984      	ldr	r1, [pc, #528]	@ (80047bc <HAL_RCC_ClockConfig+0x240>)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045b2:	4b82      	ldr	r3, [pc, #520]	@ (80047bc <HAL_RCC_ClockConfig+0x240>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0307 	and.w	r3, r3, #7
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d001      	beq.n	80045c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e13c      	b.n	800483e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0302 	and.w	r3, r3, #2
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d008      	beq.n	80045e2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045d0:	4b7b      	ldr	r3, [pc, #492]	@ (80047c0 <HAL_RCC_ClockConfig+0x244>)
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	4978      	ldr	r1, [pc, #480]	@ (80047c0 <HAL_RCC_ClockConfig+0x244>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0301 	and.w	r3, r3, #1
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f000 80cd 	beq.w	800478a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d137      	bne.n	8004668 <HAL_RCC_ClockConfig+0xec>
 80045f8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80045fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004600:	fa93 f3a3 	rbit	r3, r3
 8004604:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004606:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004608:	fab3 f383 	clz	r3, r3
 800460c:	b2db      	uxtb	r3, r3
 800460e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004610:	d802      	bhi.n	8004618 <HAL_RCC_ClockConfig+0x9c>
 8004612:	4b6b      	ldr	r3, [pc, #428]	@ (80047c0 <HAL_RCC_ClockConfig+0x244>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	e00f      	b.n	8004638 <HAL_RCC_ClockConfig+0xbc>
 8004618:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800461c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800461e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004620:	fa93 f3a3 	rbit	r3, r3
 8004624:	667b      	str	r3, [r7, #100]	@ 0x64
 8004626:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800462a:	663b      	str	r3, [r7, #96]	@ 0x60
 800462c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800462e:	fa93 f3a3 	rbit	r3, r3
 8004632:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004634:	4b62      	ldr	r3, [pc, #392]	@ (80047c0 <HAL_RCC_ClockConfig+0x244>)
 8004636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004638:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800463c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800463e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004640:	fa92 f2a2 	rbit	r2, r2
 8004644:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8004646:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004648:	fab2 f282 	clz	r2, r2
 800464c:	b2d2      	uxtb	r2, r2
 800464e:	f042 0220 	orr.w	r2, r2, #32
 8004652:	b2d2      	uxtb	r2, r2
 8004654:	f002 021f 	and.w	r2, r2, #31
 8004658:	2101      	movs	r1, #1
 800465a:	fa01 f202 	lsl.w	r2, r1, r2
 800465e:	4013      	ands	r3, r2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d171      	bne.n	8004748 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e0ea      	b.n	800483e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	2b02      	cmp	r3, #2
 800466e:	d137      	bne.n	80046e0 <HAL_RCC_ClockConfig+0x164>
 8004670:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004674:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004676:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004678:	fa93 f3a3 	rbit	r3, r3
 800467c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800467e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004680:	fab3 f383 	clz	r3, r3
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b3f      	cmp	r3, #63	@ 0x3f
 8004688:	d802      	bhi.n	8004690 <HAL_RCC_ClockConfig+0x114>
 800468a:	4b4d      	ldr	r3, [pc, #308]	@ (80047c0 <HAL_RCC_ClockConfig+0x244>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	e00f      	b.n	80046b0 <HAL_RCC_ClockConfig+0x134>
 8004690:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004694:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004696:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004698:	fa93 f3a3 	rbit	r3, r3
 800469c:	647b      	str	r3, [r7, #68]	@ 0x44
 800469e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80046a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046a6:	fa93 f3a3 	rbit	r3, r3
 80046aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046ac:	4b44      	ldr	r3, [pc, #272]	@ (80047c0 <HAL_RCC_ClockConfig+0x244>)
 80046ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80046b4:	63ba      	str	r2, [r7, #56]	@ 0x38
 80046b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80046b8:	fa92 f2a2 	rbit	r2, r2
 80046bc:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80046be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80046c0:	fab2 f282 	clz	r2, r2
 80046c4:	b2d2      	uxtb	r2, r2
 80046c6:	f042 0220 	orr.w	r2, r2, #32
 80046ca:	b2d2      	uxtb	r2, r2
 80046cc:	f002 021f 	and.w	r2, r2, #31
 80046d0:	2101      	movs	r1, #1
 80046d2:	fa01 f202 	lsl.w	r2, r1, r2
 80046d6:	4013      	ands	r3, r2
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d135      	bne.n	8004748 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e0ae      	b.n	800483e <HAL_RCC_ClockConfig+0x2c2>
 80046e0:	2302      	movs	r3, #2
 80046e2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046e6:	fa93 f3a3 	rbit	r3, r3
 80046ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80046ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046ee:	fab3 f383 	clz	r3, r3
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80046f6:	d802      	bhi.n	80046fe <HAL_RCC_ClockConfig+0x182>
 80046f8:	4b31      	ldr	r3, [pc, #196]	@ (80047c0 <HAL_RCC_ClockConfig+0x244>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	e00d      	b.n	800471a <HAL_RCC_ClockConfig+0x19e>
 80046fe:	2302      	movs	r3, #2
 8004700:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004704:	fa93 f3a3 	rbit	r3, r3
 8004708:	627b      	str	r3, [r7, #36]	@ 0x24
 800470a:	2302      	movs	r3, #2
 800470c:	623b      	str	r3, [r7, #32]
 800470e:	6a3b      	ldr	r3, [r7, #32]
 8004710:	fa93 f3a3 	rbit	r3, r3
 8004714:	61fb      	str	r3, [r7, #28]
 8004716:	4b2a      	ldr	r3, [pc, #168]	@ (80047c0 <HAL_RCC_ClockConfig+0x244>)
 8004718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471a:	2202      	movs	r2, #2
 800471c:	61ba      	str	r2, [r7, #24]
 800471e:	69ba      	ldr	r2, [r7, #24]
 8004720:	fa92 f2a2 	rbit	r2, r2
 8004724:	617a      	str	r2, [r7, #20]
  return result;
 8004726:	697a      	ldr	r2, [r7, #20]
 8004728:	fab2 f282 	clz	r2, r2
 800472c:	b2d2      	uxtb	r2, r2
 800472e:	f042 0220 	orr.w	r2, r2, #32
 8004732:	b2d2      	uxtb	r2, r2
 8004734:	f002 021f 	and.w	r2, r2, #31
 8004738:	2101      	movs	r1, #1
 800473a:	fa01 f202 	lsl.w	r2, r1, r2
 800473e:	4013      	ands	r3, r2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d101      	bne.n	8004748 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e07a      	b.n	800483e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004748:	4b1d      	ldr	r3, [pc, #116]	@ (80047c0 <HAL_RCC_ClockConfig+0x244>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f023 0203 	bic.w	r2, r3, #3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	491a      	ldr	r1, [pc, #104]	@ (80047c0 <HAL_RCC_ClockConfig+0x244>)
 8004756:	4313      	orrs	r3, r2
 8004758:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800475a:	f7fd f83d 	bl	80017d8 <HAL_GetTick>
 800475e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004760:	e00a      	b.n	8004778 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004762:	f7fd f839 	bl	80017d8 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004770:	4293      	cmp	r3, r2
 8004772:	d901      	bls.n	8004778 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8004774:	2303      	movs	r3, #3
 8004776:	e062      	b.n	800483e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004778:	4b11      	ldr	r3, [pc, #68]	@ (80047c0 <HAL_RCC_ClockConfig+0x244>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f003 020c 	and.w	r2, r3, #12
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	429a      	cmp	r2, r3
 8004788:	d1eb      	bne.n	8004762 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800478a:	4b0c      	ldr	r3, [pc, #48]	@ (80047bc <HAL_RCC_ClockConfig+0x240>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0307 	and.w	r3, r3, #7
 8004792:	683a      	ldr	r2, [r7, #0]
 8004794:	429a      	cmp	r2, r3
 8004796:	d215      	bcs.n	80047c4 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004798:	4b08      	ldr	r3, [pc, #32]	@ (80047bc <HAL_RCC_ClockConfig+0x240>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f023 0207 	bic.w	r2, r3, #7
 80047a0:	4906      	ldr	r1, [pc, #24]	@ (80047bc <HAL_RCC_ClockConfig+0x240>)
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047a8:	4b04      	ldr	r3, [pc, #16]	@ (80047bc <HAL_RCC_ClockConfig+0x240>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0307 	and.w	r3, r3, #7
 80047b0:	683a      	ldr	r2, [r7, #0]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d006      	beq.n	80047c4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e041      	b.n	800483e <HAL_RCC_ClockConfig+0x2c2>
 80047ba:	bf00      	nop
 80047bc:	40022000 	.word	0x40022000
 80047c0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0304 	and.w	r3, r3, #4
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d008      	beq.n	80047e2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047d0:	4b1d      	ldr	r3, [pc, #116]	@ (8004848 <HAL_RCC_ClockConfig+0x2cc>)
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	491a      	ldr	r1, [pc, #104]	@ (8004848 <HAL_RCC_ClockConfig+0x2cc>)
 80047de:	4313      	orrs	r3, r2
 80047e0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 0308 	and.w	r3, r3, #8
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d009      	beq.n	8004802 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047ee:	4b16      	ldr	r3, [pc, #88]	@ (8004848 <HAL_RCC_ClockConfig+0x2cc>)
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	00db      	lsls	r3, r3, #3
 80047fc:	4912      	ldr	r1, [pc, #72]	@ (8004848 <HAL_RCC_ClockConfig+0x2cc>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004802:	f000 f829 	bl	8004858 <HAL_RCC_GetSysClockFreq>
 8004806:	4601      	mov	r1, r0
 8004808:	4b0f      	ldr	r3, [pc, #60]	@ (8004848 <HAL_RCC_ClockConfig+0x2cc>)
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004810:	22f0      	movs	r2, #240	@ 0xf0
 8004812:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004814:	693a      	ldr	r2, [r7, #16]
 8004816:	fa92 f2a2 	rbit	r2, r2
 800481a:	60fa      	str	r2, [r7, #12]
  return result;
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	fab2 f282 	clz	r2, r2
 8004822:	b2d2      	uxtb	r2, r2
 8004824:	40d3      	lsrs	r3, r2
 8004826:	4a09      	ldr	r2, [pc, #36]	@ (800484c <HAL_RCC_ClockConfig+0x2d0>)
 8004828:	5cd3      	ldrb	r3, [r2, r3]
 800482a:	fa21 f303 	lsr.w	r3, r1, r3
 800482e:	4a08      	ldr	r2, [pc, #32]	@ (8004850 <HAL_RCC_ClockConfig+0x2d4>)
 8004830:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004832:	4b08      	ldr	r3, [pc, #32]	@ (8004854 <HAL_RCC_ClockConfig+0x2d8>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4618      	mov	r0, r3
 8004838:	f7fc ff8a 	bl	8001750 <HAL_InitTick>
  
  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3778      	adds	r7, #120	@ 0x78
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	40021000 	.word	0x40021000
 800484c:	0800857c 	.word	0x0800857c
 8004850:	20000000 	.word	0x20000000
 8004854:	20000004 	.word	0x20000004

08004858 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004858:	b480      	push	{r7}
 800485a:	b087      	sub	sp, #28
 800485c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800485e:	2300      	movs	r3, #0
 8004860:	60fb      	str	r3, [r7, #12]
 8004862:	2300      	movs	r3, #0
 8004864:	60bb      	str	r3, [r7, #8]
 8004866:	2300      	movs	r3, #0
 8004868:	617b      	str	r3, [r7, #20]
 800486a:	2300      	movs	r3, #0
 800486c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800486e:	2300      	movs	r3, #0
 8004870:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004872:	4b1e      	ldr	r3, [pc, #120]	@ (80048ec <HAL_RCC_GetSysClockFreq+0x94>)
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f003 030c 	and.w	r3, r3, #12
 800487e:	2b04      	cmp	r3, #4
 8004880:	d002      	beq.n	8004888 <HAL_RCC_GetSysClockFreq+0x30>
 8004882:	2b08      	cmp	r3, #8
 8004884:	d003      	beq.n	800488e <HAL_RCC_GetSysClockFreq+0x36>
 8004886:	e026      	b.n	80048d6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004888:	4b19      	ldr	r3, [pc, #100]	@ (80048f0 <HAL_RCC_GetSysClockFreq+0x98>)
 800488a:	613b      	str	r3, [r7, #16]
      break;
 800488c:	e026      	b.n	80048dc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	0c9b      	lsrs	r3, r3, #18
 8004892:	f003 030f 	and.w	r3, r3, #15
 8004896:	4a17      	ldr	r2, [pc, #92]	@ (80048f4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004898:	5cd3      	ldrb	r3, [r2, r3]
 800489a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800489c:	4b13      	ldr	r3, [pc, #76]	@ (80048ec <HAL_RCC_GetSysClockFreq+0x94>)
 800489e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a0:	f003 030f 	and.w	r3, r3, #15
 80048a4:	4a14      	ldr	r2, [pc, #80]	@ (80048f8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80048a6:	5cd3      	ldrb	r3, [r2, r3]
 80048a8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d008      	beq.n	80048c6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80048b4:	4a0e      	ldr	r2, [pc, #56]	@ (80048f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	fb02 f303 	mul.w	r3, r2, r3
 80048c2:	617b      	str	r3, [r7, #20]
 80048c4:	e004      	b.n	80048d0 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a0c      	ldr	r2, [pc, #48]	@ (80048fc <HAL_RCC_GetSysClockFreq+0xa4>)
 80048ca:	fb02 f303 	mul.w	r3, r2, r3
 80048ce:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	613b      	str	r3, [r7, #16]
      break;
 80048d4:	e002      	b.n	80048dc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80048d6:	4b06      	ldr	r3, [pc, #24]	@ (80048f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80048d8:	613b      	str	r3, [r7, #16]
      break;
 80048da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048dc:	693b      	ldr	r3, [r7, #16]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	371c      	adds	r7, #28
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	40021000 	.word	0x40021000
 80048f0:	007a1200 	.word	0x007a1200
 80048f4:	08008594 	.word	0x08008594
 80048f8:	080085a4 	.word	0x080085a4
 80048fc:	003d0900 	.word	0x003d0900

08004900 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004900:	b480      	push	{r7}
 8004902:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004904:	4b03      	ldr	r3, [pc, #12]	@ (8004914 <HAL_RCC_GetHCLKFreq+0x14>)
 8004906:	681b      	ldr	r3, [r3, #0]
}
 8004908:	4618      	mov	r0, r3
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	20000000 	.word	0x20000000

08004918 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800491e:	f7ff ffef 	bl	8004900 <HAL_RCC_GetHCLKFreq>
 8004922:	4601      	mov	r1, r0
 8004924:	4b0b      	ldr	r3, [pc, #44]	@ (8004954 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800492c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004930:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	fa92 f2a2 	rbit	r2, r2
 8004938:	603a      	str	r2, [r7, #0]
  return result;
 800493a:	683a      	ldr	r2, [r7, #0]
 800493c:	fab2 f282 	clz	r2, r2
 8004940:	b2d2      	uxtb	r2, r2
 8004942:	40d3      	lsrs	r3, r2
 8004944:	4a04      	ldr	r2, [pc, #16]	@ (8004958 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004946:	5cd3      	ldrb	r3, [r2, r3]
 8004948:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800494c:	4618      	mov	r0, r3
 800494e:	3708      	adds	r7, #8
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	40021000 	.word	0x40021000
 8004958:	0800858c 	.word	0x0800858c

0800495c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004962:	f7ff ffcd 	bl	8004900 <HAL_RCC_GetHCLKFreq>
 8004966:	4601      	mov	r1, r0
 8004968:	4b0b      	ldr	r3, [pc, #44]	@ (8004998 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004970:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004974:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	fa92 f2a2 	rbit	r2, r2
 800497c:	603a      	str	r2, [r7, #0]
  return result;
 800497e:	683a      	ldr	r2, [r7, #0]
 8004980:	fab2 f282 	clz	r2, r2
 8004984:	b2d2      	uxtb	r2, r2
 8004986:	40d3      	lsrs	r3, r2
 8004988:	4a04      	ldr	r2, [pc, #16]	@ (800499c <HAL_RCC_GetPCLK2Freq+0x40>)
 800498a:	5cd3      	ldrb	r3, [r2, r3]
 800498c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004990:	4618      	mov	r0, r3
 8004992:	3708      	adds	r7, #8
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}
 8004998:	40021000 	.word	0x40021000
 800499c:	0800858c 	.word	0x0800858c

080049a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b092      	sub	sp, #72	@ 0x48
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80049a8:	2300      	movs	r3, #0
 80049aa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80049ac:	2300      	movs	r3, #0
 80049ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80049b0:	2300      	movs	r3, #0
 80049b2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	f000 80d2 	beq.w	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049c4:	4b4d      	ldr	r3, [pc, #308]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80049c6:	69db      	ldr	r3, [r3, #28]
 80049c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d10e      	bne.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049d0:	4b4a      	ldr	r3, [pc, #296]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80049d2:	69db      	ldr	r3, [r3, #28]
 80049d4:	4a49      	ldr	r2, [pc, #292]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80049d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049da:	61d3      	str	r3, [r2, #28]
 80049dc:	4b47      	ldr	r3, [pc, #284]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80049de:	69db      	ldr	r3, [r3, #28]
 80049e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049e4:	60bb      	str	r3, [r7, #8]
 80049e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049e8:	2301      	movs	r3, #1
 80049ea:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049ee:	4b44      	ldr	r3, [pc, #272]	@ (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d118      	bne.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049fa:	4b41      	ldr	r3, [pc, #260]	@ (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a40      	ldr	r2, [pc, #256]	@ (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a04:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a06:	f7fc fee7 	bl	80017d8 <HAL_GetTick>
 8004a0a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a0c:	e008      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a0e:	f7fc fee3 	bl	80017d8 <HAL_GetTick>
 8004a12:	4602      	mov	r2, r0
 8004a14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	2b64      	cmp	r3, #100	@ 0x64
 8004a1a:	d901      	bls.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e167      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x350>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a20:	4b37      	ldr	r3, [pc, #220]	@ (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d0f0      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a2c:	4b33      	ldr	r3, [pc, #204]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f000 8082 	beq.w	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a46:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d07a      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004a4e:	6a1b      	ldr	r3, [r3, #32]
 8004a50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a56:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004a5a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5e:	fa93 f3a3 	rbit	r3, r3
 8004a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a66:	fab3 f383 	clz	r3, r3
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	4b25      	ldr	r3, [pc, #148]	@ (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a70:	4413      	add	r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	461a      	mov	r2, r3
 8004a76:	2301      	movs	r3, #1
 8004a78:	6013      	str	r3, [r2, #0]
 8004a7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a82:	fa93 f3a3 	rbit	r3, r3
 8004a86:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004a88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a8a:	fab3 f383 	clz	r3, r3
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	461a      	mov	r2, r3
 8004a92:	4b1c      	ldr	r3, [pc, #112]	@ (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a94:	4413      	add	r3, r2
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	461a      	mov	r2, r3
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004a9e:	4a17      	ldr	r2, [pc, #92]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004aa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aa2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004aa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d049      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aae:	f7fc fe93 	bl	80017d8 <HAL_GetTick>
 8004ab2:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ab4:	e00a      	b.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ab6:	f7fc fe8f 	bl	80017d8 <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d901      	bls.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e111      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8004acc:	2302      	movs	r3, #2
 8004ace:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad2:	fa93 f3a3 	rbit	r3, r3
 8004ad6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ad8:	2302      	movs	r3, #2
 8004ada:	623b      	str	r3, [r7, #32]
 8004adc:	6a3b      	ldr	r3, [r7, #32]
 8004ade:	fa93 f3a3 	rbit	r3, r3
 8004ae2:	61fb      	str	r3, [r7, #28]
  return result;
 8004ae4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ae6:	fab3 f383 	clz	r3, r3
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d108      	bne.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004af6:	4b01      	ldr	r3, [pc, #4]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	e00d      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8004afc:	40021000 	.word	0x40021000
 8004b00:	40007000 	.word	0x40007000
 8004b04:	10908100 	.word	0x10908100
 8004b08:	2302      	movs	r3, #2
 8004b0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	fa93 f3a3 	rbit	r3, r3
 8004b12:	617b      	str	r3, [r7, #20]
 8004b14:	4b78      	ldr	r3, [pc, #480]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b18:	2202      	movs	r2, #2
 8004b1a:	613a      	str	r2, [r7, #16]
 8004b1c:	693a      	ldr	r2, [r7, #16]
 8004b1e:	fa92 f2a2 	rbit	r2, r2
 8004b22:	60fa      	str	r2, [r7, #12]
  return result;
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	fab2 f282 	clz	r2, r2
 8004b2a:	b2d2      	uxtb	r2, r2
 8004b2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b30:	b2d2      	uxtb	r2, r2
 8004b32:	f002 021f 	and.w	r2, r2, #31
 8004b36:	2101      	movs	r1, #1
 8004b38:	fa01 f202 	lsl.w	r2, r1, r2
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d0b9      	beq.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004b42:	4b6d      	ldr	r3, [pc, #436]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004b44:	6a1b      	ldr	r3, [r3, #32]
 8004b46:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	496a      	ldr	r1, [pc, #424]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004b50:	4313      	orrs	r3, r2
 8004b52:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004b54:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d105      	bne.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b5c:	4b66      	ldr	r3, [pc, #408]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004b5e:	69db      	ldr	r3, [r3, #28]
 8004b60:	4a65      	ldr	r2, [pc, #404]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004b62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b66:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0301 	and.w	r3, r3, #1
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d008      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b74:	4b60      	ldr	r3, [pc, #384]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b78:	f023 0203 	bic.w	r2, r3, #3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	495d      	ldr	r1, [pc, #372]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d008      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b92:	4b59      	ldr	r3, [pc, #356]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b96:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	4956      	ldr	r1, [pc, #344]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0304 	and.w	r3, r3, #4
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d008      	beq.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004bb0:	4b51      	ldr	r3, [pc, #324]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	691b      	ldr	r3, [r3, #16]
 8004bbc:	494e      	ldr	r1, [pc, #312]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0320 	and.w	r3, r3, #32
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d008      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004bce:	4b4a      	ldr	r3, [pc, #296]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd2:	f023 0210 	bic.w	r2, r3, #16
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	4947      	ldr	r1, [pc, #284]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d008      	beq.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004bec:	4b42      	ldr	r3, [pc, #264]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf8:	493f      	ldr	r1, [pc, #252]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d008      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c0a:	4b3b      	ldr	r3, [pc, #236]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c0e:	f023 0220 	bic.w	r2, r3, #32
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	4938      	ldr	r1, [pc, #224]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0308 	and.w	r3, r3, #8
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d008      	beq.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c28:	4b33      	ldr	r3, [pc, #204]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c2c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	695b      	ldr	r3, [r3, #20]
 8004c34:	4930      	ldr	r1, [pc, #192]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0310 	and.w	r3, r3, #16
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d008      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c46:	4b2c      	ldr	r3, [pc, #176]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	699b      	ldr	r3, [r3, #24]
 8004c52:	4929      	ldr	r1, [pc, #164]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d008      	beq.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004c64:	4b24      	ldr	r3, [pc, #144]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c70:	4921      	ldr	r1, [pc, #132]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d008      	beq.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004c82:	4b1d      	ldr	r3, [pc, #116]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c86:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c8e:	491a      	ldr	r1, [pc, #104]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004c90:	4313      	orrs	r3, r2
 8004c92:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d008      	beq.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004ca0:	4b15      	ldr	r3, [pc, #84]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca4:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cac:	4912      	ldr	r1, [pc, #72]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d008      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cca:	490b      	ldr	r1, [pc, #44]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d008      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004cdc:	4b06      	ldr	r3, [pc, #24]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ce0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ce8:	4903      	ldr	r1, [pc, #12]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3748      	adds	r7, #72	@ 0x48
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	40021000 	.word	0x40021000

08004cfc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b084      	sub	sp, #16
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d101      	bne.n	8004d0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e09d      	b.n	8004e4a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d108      	bne.n	8004d28 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d1e:	d009      	beq.n	8004d34 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	61da      	str	r2, [r3, #28]
 8004d26:	e005      	b.n	8004d34 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d106      	bne.n	8004d54 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7fc faec 	bl	800132c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2202      	movs	r2, #2
 8004d58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d6a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d74:	d902      	bls.n	8004d7c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004d76:	2300      	movs	r3, #0
 8004d78:	60fb      	str	r3, [r7, #12]
 8004d7a:	e002      	b.n	8004d82 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004d7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d80:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004d8a:	d007      	beq.n	8004d9c <HAL_SPI_Init+0xa0>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d94:	d002      	beq.n	8004d9c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004dac:	431a      	orrs	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	691b      	ldr	r3, [r3, #16]
 8004db2:	f003 0302 	and.w	r3, r3, #2
 8004db6:	431a      	orrs	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	f003 0301 	and.w	r3, r3, #1
 8004dc0:	431a      	orrs	r2, r3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	699b      	ldr	r3, [r3, #24]
 8004dc6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	69db      	ldr	r3, [r3, #28]
 8004dd0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004dd4:	431a      	orrs	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dde:	ea42 0103 	orr.w	r1, r2, r3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	430a      	orrs	r2, r1
 8004df0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	0c1b      	lsrs	r3, r3, #16
 8004df8:	f003 0204 	and.w	r2, r3, #4
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e00:	f003 0310 	and.w	r3, r3, #16
 8004e04:	431a      	orrs	r2, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e0a:	f003 0308 	and.w	r3, r3, #8
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004e18:	ea42 0103 	orr.w	r1, r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	430a      	orrs	r2, r1
 8004e28:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	69da      	ldr	r2, [r3, #28]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e38:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3710      	adds	r7, #16
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b082      	sub	sp, #8
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d101      	bne.n	8004e64 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e040      	b.n	8004ee6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d106      	bne.n	8004e7a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f7fc fa9b 	bl	80013b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2224      	movs	r2, #36	@ 0x24
 8004e7e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f022 0201 	bic.w	r2, r2, #1
 8004e8e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d002      	beq.n	8004e9e <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 fa85 	bl	80053a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 f8ae 	bl	8005000 <UART_SetConfig>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d101      	bne.n	8004eae <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e01b      	b.n	8004ee6 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	685a      	ldr	r2, [r3, #4]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ebc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	689a      	ldr	r2, [r3, #8]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ecc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f042 0201 	orr.w	r2, r2, #1
 8004edc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 fb04 	bl	80054ec <UART_CheckIdleState>
 8004ee4:	4603      	mov	r3, r0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3708      	adds	r7, #8
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b08a      	sub	sp, #40	@ 0x28
 8004ef2:	af02      	add	r7, sp, #8
 8004ef4:	60f8      	str	r0, [r7, #12]
 8004ef6:	60b9      	str	r1, [r7, #8]
 8004ef8:	603b      	str	r3, [r7, #0]
 8004efa:	4613      	mov	r3, r2
 8004efc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f02:	2b20      	cmp	r3, #32
 8004f04:	d177      	bne.n	8004ff6 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d002      	beq.n	8004f12 <HAL_UART_Transmit+0x24>
 8004f0c:	88fb      	ldrh	r3, [r7, #6]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d101      	bne.n	8004f16 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e070      	b.n	8004ff8 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2221      	movs	r2, #33	@ 0x21
 8004f22:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f24:	f7fc fc58 	bl	80017d8 <HAL_GetTick>
 8004f28:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	88fa      	ldrh	r2, [r7, #6]
 8004f2e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	88fa      	ldrh	r2, [r7, #6]
 8004f36:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f42:	d108      	bne.n	8004f56 <HAL_UART_Transmit+0x68>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	691b      	ldr	r3, [r3, #16]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d104      	bne.n	8004f56 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	61bb      	str	r3, [r7, #24]
 8004f54:	e003      	b.n	8004f5e <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f5e:	e02f      	b.n	8004fc0 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	9300      	str	r3, [sp, #0]
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	2200      	movs	r2, #0
 8004f68:	2180      	movs	r1, #128	@ 0x80
 8004f6a:	68f8      	ldr	r0, [r7, #12]
 8004f6c:	f000 fb66 	bl	800563c <UART_WaitOnFlagUntilTimeout>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d004      	beq.n	8004f80 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2220      	movs	r2, #32
 8004f7a:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e03b      	b.n	8004ff8 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d10b      	bne.n	8004f9e <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	881a      	ldrh	r2, [r3, #0]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f92:	b292      	uxth	r2, r2
 8004f94:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	3302      	adds	r3, #2
 8004f9a:	61bb      	str	r3, [r7, #24]
 8004f9c:	e007      	b.n	8004fae <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	781a      	ldrb	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	3301      	adds	r3, #1
 8004fac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	b29a      	uxth	r2, r3
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d1c9      	bne.n	8004f60 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	9300      	str	r3, [sp, #0]
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	2140      	movs	r1, #64	@ 0x40
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	f000 fb30 	bl	800563c <UART_WaitOnFlagUntilTimeout>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d004      	beq.n	8004fec <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004fe8:	2303      	movs	r3, #3
 8004fea:	e005      	b.n	8004ff8 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2220      	movs	r2, #32
 8004ff0:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	e000      	b.n	8004ff8 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004ff6:	2302      	movs	r3, #2
  }
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3720      	adds	r7, #32
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}

08005000 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b088      	sub	sp, #32
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005008:	2300      	movs	r3, #0
 800500a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	689a      	ldr	r2, [r3, #8]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	691b      	ldr	r3, [r3, #16]
 8005014:	431a      	orrs	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	431a      	orrs	r2, r3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	69db      	ldr	r3, [r3, #28]
 8005020:	4313      	orrs	r3, r2
 8005022:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800502e:	f023 030c 	bic.w	r3, r3, #12
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	6812      	ldr	r2, [r2, #0]
 8005036:	6979      	ldr	r1, [r7, #20]
 8005038:	430b      	orrs	r3, r1
 800503a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	68da      	ldr	r2, [r3, #12]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	430a      	orrs	r2, r1
 8005050:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6a1b      	ldr	r3, [r3, #32]
 800505c:	697a      	ldr	r2, [r7, #20]
 800505e:	4313      	orrs	r3, r2
 8005060:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	697a      	ldr	r2, [r7, #20]
 8005072:	430a      	orrs	r2, r1
 8005074:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4aa7      	ldr	r2, [pc, #668]	@ (8005318 <UART_SetConfig+0x318>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d120      	bne.n	80050c2 <UART_SetConfig+0xc2>
 8005080:	4ba6      	ldr	r3, [pc, #664]	@ (800531c <UART_SetConfig+0x31c>)
 8005082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005084:	f003 0303 	and.w	r3, r3, #3
 8005088:	2b03      	cmp	r3, #3
 800508a:	d817      	bhi.n	80050bc <UART_SetConfig+0xbc>
 800508c:	a201      	add	r2, pc, #4	@ (adr r2, 8005094 <UART_SetConfig+0x94>)
 800508e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005092:	bf00      	nop
 8005094:	080050a5 	.word	0x080050a5
 8005098:	080050b1 	.word	0x080050b1
 800509c:	080050b7 	.word	0x080050b7
 80050a0:	080050ab 	.word	0x080050ab
 80050a4:	2301      	movs	r3, #1
 80050a6:	77fb      	strb	r3, [r7, #31]
 80050a8:	e0b5      	b.n	8005216 <UART_SetConfig+0x216>
 80050aa:	2302      	movs	r3, #2
 80050ac:	77fb      	strb	r3, [r7, #31]
 80050ae:	e0b2      	b.n	8005216 <UART_SetConfig+0x216>
 80050b0:	2304      	movs	r3, #4
 80050b2:	77fb      	strb	r3, [r7, #31]
 80050b4:	e0af      	b.n	8005216 <UART_SetConfig+0x216>
 80050b6:	2308      	movs	r3, #8
 80050b8:	77fb      	strb	r3, [r7, #31]
 80050ba:	e0ac      	b.n	8005216 <UART_SetConfig+0x216>
 80050bc:	2310      	movs	r3, #16
 80050be:	77fb      	strb	r3, [r7, #31]
 80050c0:	e0a9      	b.n	8005216 <UART_SetConfig+0x216>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a96      	ldr	r2, [pc, #600]	@ (8005320 <UART_SetConfig+0x320>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d124      	bne.n	8005116 <UART_SetConfig+0x116>
 80050cc:	4b93      	ldr	r3, [pc, #588]	@ (800531c <UART_SetConfig+0x31c>)
 80050ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80050d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80050d8:	d011      	beq.n	80050fe <UART_SetConfig+0xfe>
 80050da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80050de:	d817      	bhi.n	8005110 <UART_SetConfig+0x110>
 80050e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050e4:	d011      	beq.n	800510a <UART_SetConfig+0x10a>
 80050e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050ea:	d811      	bhi.n	8005110 <UART_SetConfig+0x110>
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d003      	beq.n	80050f8 <UART_SetConfig+0xf8>
 80050f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050f4:	d006      	beq.n	8005104 <UART_SetConfig+0x104>
 80050f6:	e00b      	b.n	8005110 <UART_SetConfig+0x110>
 80050f8:	2300      	movs	r3, #0
 80050fa:	77fb      	strb	r3, [r7, #31]
 80050fc:	e08b      	b.n	8005216 <UART_SetConfig+0x216>
 80050fe:	2302      	movs	r3, #2
 8005100:	77fb      	strb	r3, [r7, #31]
 8005102:	e088      	b.n	8005216 <UART_SetConfig+0x216>
 8005104:	2304      	movs	r3, #4
 8005106:	77fb      	strb	r3, [r7, #31]
 8005108:	e085      	b.n	8005216 <UART_SetConfig+0x216>
 800510a:	2308      	movs	r3, #8
 800510c:	77fb      	strb	r3, [r7, #31]
 800510e:	e082      	b.n	8005216 <UART_SetConfig+0x216>
 8005110:	2310      	movs	r3, #16
 8005112:	77fb      	strb	r3, [r7, #31]
 8005114:	e07f      	b.n	8005216 <UART_SetConfig+0x216>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a82      	ldr	r2, [pc, #520]	@ (8005324 <UART_SetConfig+0x324>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d124      	bne.n	800516a <UART_SetConfig+0x16a>
 8005120:	4b7e      	ldr	r3, [pc, #504]	@ (800531c <UART_SetConfig+0x31c>)
 8005122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005124:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005128:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800512c:	d011      	beq.n	8005152 <UART_SetConfig+0x152>
 800512e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005132:	d817      	bhi.n	8005164 <UART_SetConfig+0x164>
 8005134:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005138:	d011      	beq.n	800515e <UART_SetConfig+0x15e>
 800513a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800513e:	d811      	bhi.n	8005164 <UART_SetConfig+0x164>
 8005140:	2b00      	cmp	r3, #0
 8005142:	d003      	beq.n	800514c <UART_SetConfig+0x14c>
 8005144:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005148:	d006      	beq.n	8005158 <UART_SetConfig+0x158>
 800514a:	e00b      	b.n	8005164 <UART_SetConfig+0x164>
 800514c:	2300      	movs	r3, #0
 800514e:	77fb      	strb	r3, [r7, #31]
 8005150:	e061      	b.n	8005216 <UART_SetConfig+0x216>
 8005152:	2302      	movs	r3, #2
 8005154:	77fb      	strb	r3, [r7, #31]
 8005156:	e05e      	b.n	8005216 <UART_SetConfig+0x216>
 8005158:	2304      	movs	r3, #4
 800515a:	77fb      	strb	r3, [r7, #31]
 800515c:	e05b      	b.n	8005216 <UART_SetConfig+0x216>
 800515e:	2308      	movs	r3, #8
 8005160:	77fb      	strb	r3, [r7, #31]
 8005162:	e058      	b.n	8005216 <UART_SetConfig+0x216>
 8005164:	2310      	movs	r3, #16
 8005166:	77fb      	strb	r3, [r7, #31]
 8005168:	e055      	b.n	8005216 <UART_SetConfig+0x216>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a6e      	ldr	r2, [pc, #440]	@ (8005328 <UART_SetConfig+0x328>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d124      	bne.n	80051be <UART_SetConfig+0x1be>
 8005174:	4b69      	ldr	r3, [pc, #420]	@ (800531c <UART_SetConfig+0x31c>)
 8005176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005178:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800517c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005180:	d011      	beq.n	80051a6 <UART_SetConfig+0x1a6>
 8005182:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005186:	d817      	bhi.n	80051b8 <UART_SetConfig+0x1b8>
 8005188:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800518c:	d011      	beq.n	80051b2 <UART_SetConfig+0x1b2>
 800518e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005192:	d811      	bhi.n	80051b8 <UART_SetConfig+0x1b8>
 8005194:	2b00      	cmp	r3, #0
 8005196:	d003      	beq.n	80051a0 <UART_SetConfig+0x1a0>
 8005198:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800519c:	d006      	beq.n	80051ac <UART_SetConfig+0x1ac>
 800519e:	e00b      	b.n	80051b8 <UART_SetConfig+0x1b8>
 80051a0:	2300      	movs	r3, #0
 80051a2:	77fb      	strb	r3, [r7, #31]
 80051a4:	e037      	b.n	8005216 <UART_SetConfig+0x216>
 80051a6:	2302      	movs	r3, #2
 80051a8:	77fb      	strb	r3, [r7, #31]
 80051aa:	e034      	b.n	8005216 <UART_SetConfig+0x216>
 80051ac:	2304      	movs	r3, #4
 80051ae:	77fb      	strb	r3, [r7, #31]
 80051b0:	e031      	b.n	8005216 <UART_SetConfig+0x216>
 80051b2:	2308      	movs	r3, #8
 80051b4:	77fb      	strb	r3, [r7, #31]
 80051b6:	e02e      	b.n	8005216 <UART_SetConfig+0x216>
 80051b8:	2310      	movs	r3, #16
 80051ba:	77fb      	strb	r3, [r7, #31]
 80051bc:	e02b      	b.n	8005216 <UART_SetConfig+0x216>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a5a      	ldr	r2, [pc, #360]	@ (800532c <UART_SetConfig+0x32c>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d124      	bne.n	8005212 <UART_SetConfig+0x212>
 80051c8:	4b54      	ldr	r3, [pc, #336]	@ (800531c <UART_SetConfig+0x31c>)
 80051ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051cc:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80051d0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80051d4:	d011      	beq.n	80051fa <UART_SetConfig+0x1fa>
 80051d6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80051da:	d817      	bhi.n	800520c <UART_SetConfig+0x20c>
 80051dc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80051e0:	d011      	beq.n	8005206 <UART_SetConfig+0x206>
 80051e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80051e6:	d811      	bhi.n	800520c <UART_SetConfig+0x20c>
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d003      	beq.n	80051f4 <UART_SetConfig+0x1f4>
 80051ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051f0:	d006      	beq.n	8005200 <UART_SetConfig+0x200>
 80051f2:	e00b      	b.n	800520c <UART_SetConfig+0x20c>
 80051f4:	2300      	movs	r3, #0
 80051f6:	77fb      	strb	r3, [r7, #31]
 80051f8:	e00d      	b.n	8005216 <UART_SetConfig+0x216>
 80051fa:	2302      	movs	r3, #2
 80051fc:	77fb      	strb	r3, [r7, #31]
 80051fe:	e00a      	b.n	8005216 <UART_SetConfig+0x216>
 8005200:	2304      	movs	r3, #4
 8005202:	77fb      	strb	r3, [r7, #31]
 8005204:	e007      	b.n	8005216 <UART_SetConfig+0x216>
 8005206:	2308      	movs	r3, #8
 8005208:	77fb      	strb	r3, [r7, #31]
 800520a:	e004      	b.n	8005216 <UART_SetConfig+0x216>
 800520c:	2310      	movs	r3, #16
 800520e:	77fb      	strb	r3, [r7, #31]
 8005210:	e001      	b.n	8005216 <UART_SetConfig+0x216>
 8005212:	2310      	movs	r3, #16
 8005214:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	69db      	ldr	r3, [r3, #28]
 800521a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800521e:	d15b      	bne.n	80052d8 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8005220:	7ffb      	ldrb	r3, [r7, #31]
 8005222:	2b08      	cmp	r3, #8
 8005224:	d827      	bhi.n	8005276 <UART_SetConfig+0x276>
 8005226:	a201      	add	r2, pc, #4	@ (adr r2, 800522c <UART_SetConfig+0x22c>)
 8005228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522c:	08005251 	.word	0x08005251
 8005230:	08005259 	.word	0x08005259
 8005234:	08005261 	.word	0x08005261
 8005238:	08005277 	.word	0x08005277
 800523c:	08005267 	.word	0x08005267
 8005240:	08005277 	.word	0x08005277
 8005244:	08005277 	.word	0x08005277
 8005248:	08005277 	.word	0x08005277
 800524c:	0800526f 	.word	0x0800526f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005250:	f7ff fb62 	bl	8004918 <HAL_RCC_GetPCLK1Freq>
 8005254:	61b8      	str	r0, [r7, #24]
        break;
 8005256:	e013      	b.n	8005280 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005258:	f7ff fb80 	bl	800495c <HAL_RCC_GetPCLK2Freq>
 800525c:	61b8      	str	r0, [r7, #24]
        break;
 800525e:	e00f      	b.n	8005280 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005260:	4b33      	ldr	r3, [pc, #204]	@ (8005330 <UART_SetConfig+0x330>)
 8005262:	61bb      	str	r3, [r7, #24]
        break;
 8005264:	e00c      	b.n	8005280 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005266:	f7ff faf7 	bl	8004858 <HAL_RCC_GetSysClockFreq>
 800526a:	61b8      	str	r0, [r7, #24]
        break;
 800526c:	e008      	b.n	8005280 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800526e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005272:	61bb      	str	r3, [r7, #24]
        break;
 8005274:	e004      	b.n	8005280 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8005276:	2300      	movs	r3, #0
 8005278:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	77bb      	strb	r3, [r7, #30]
        break;
 800527e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	2b00      	cmp	r3, #0
 8005284:	f000 8082 	beq.w	800538c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	005a      	lsls	r2, r3, #1
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	085b      	lsrs	r3, r3, #1
 8005292:	441a      	add	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	fbb2 f3f3 	udiv	r3, r2, r3
 800529c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	2b0f      	cmp	r3, #15
 80052a2:	d916      	bls.n	80052d2 <UART_SetConfig+0x2d2>
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052aa:	d212      	bcs.n	80052d2 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	f023 030f 	bic.w	r3, r3, #15
 80052b4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	085b      	lsrs	r3, r3, #1
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	f003 0307 	and.w	r3, r3, #7
 80052c0:	b29a      	uxth	r2, r3
 80052c2:	89fb      	ldrh	r3, [r7, #14]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	89fa      	ldrh	r2, [r7, #14]
 80052ce:	60da      	str	r2, [r3, #12]
 80052d0:	e05c      	b.n	800538c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	77bb      	strb	r3, [r7, #30]
 80052d6:	e059      	b.n	800538c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052d8:	7ffb      	ldrb	r3, [r7, #31]
 80052da:	2b08      	cmp	r3, #8
 80052dc:	d835      	bhi.n	800534a <UART_SetConfig+0x34a>
 80052de:	a201      	add	r2, pc, #4	@ (adr r2, 80052e4 <UART_SetConfig+0x2e4>)
 80052e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052e4:	08005309 	.word	0x08005309
 80052e8:	08005311 	.word	0x08005311
 80052ec:	08005335 	.word	0x08005335
 80052f0:	0800534b 	.word	0x0800534b
 80052f4:	0800533b 	.word	0x0800533b
 80052f8:	0800534b 	.word	0x0800534b
 80052fc:	0800534b 	.word	0x0800534b
 8005300:	0800534b 	.word	0x0800534b
 8005304:	08005343 	.word	0x08005343
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005308:	f7ff fb06 	bl	8004918 <HAL_RCC_GetPCLK1Freq>
 800530c:	61b8      	str	r0, [r7, #24]
        break;
 800530e:	e021      	b.n	8005354 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005310:	f7ff fb24 	bl	800495c <HAL_RCC_GetPCLK2Freq>
 8005314:	61b8      	str	r0, [r7, #24]
        break;
 8005316:	e01d      	b.n	8005354 <UART_SetConfig+0x354>
 8005318:	40013800 	.word	0x40013800
 800531c:	40021000 	.word	0x40021000
 8005320:	40004400 	.word	0x40004400
 8005324:	40004800 	.word	0x40004800
 8005328:	40004c00 	.word	0x40004c00
 800532c:	40005000 	.word	0x40005000
 8005330:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005334:	4b1b      	ldr	r3, [pc, #108]	@ (80053a4 <UART_SetConfig+0x3a4>)
 8005336:	61bb      	str	r3, [r7, #24]
        break;
 8005338:	e00c      	b.n	8005354 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800533a:	f7ff fa8d 	bl	8004858 <HAL_RCC_GetSysClockFreq>
 800533e:	61b8      	str	r0, [r7, #24]
        break;
 8005340:	e008      	b.n	8005354 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005342:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005346:	61bb      	str	r3, [r7, #24]
        break;
 8005348:	e004      	b.n	8005354 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800534a:	2300      	movs	r3, #0
 800534c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	77bb      	strb	r3, [r7, #30]
        break;
 8005352:	bf00      	nop
    }

    if (pclk != 0U)
 8005354:	69bb      	ldr	r3, [r7, #24]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d018      	beq.n	800538c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	085a      	lsrs	r2, r3, #1
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	441a      	add	r2, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	fbb2 f3f3 	udiv	r3, r2, r3
 800536c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	2b0f      	cmp	r3, #15
 8005372:	d909      	bls.n	8005388 <UART_SetConfig+0x388>
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800537a:	d205      	bcs.n	8005388 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	b29a      	uxth	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	60da      	str	r2, [r3, #12]
 8005386:	e001      	b.n	800538c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005398:	7fbb      	ldrb	r3, [r7, #30]
}
 800539a:	4618      	mov	r0, r3
 800539c:	3720      	adds	r7, #32
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	007a1200 	.word	0x007a1200

080053a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b4:	f003 0308 	and.w	r3, r3, #8
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d00a      	beq.n	80053d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	430a      	orrs	r2, r1
 80053d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d6:	f003 0301 	and.w	r3, r3, #1
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00a      	beq.n	80053f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	430a      	orrs	r2, r1
 80053f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f8:	f003 0302 	and.w	r3, r3, #2
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d00a      	beq.n	8005416 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	430a      	orrs	r2, r1
 8005414:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541a:	f003 0304 	and.w	r3, r3, #4
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00a      	beq.n	8005438 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	430a      	orrs	r2, r1
 8005436:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543c:	f003 0310 	and.w	r3, r3, #16
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00a      	beq.n	800545a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	430a      	orrs	r2, r1
 8005458:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545e:	f003 0320 	and.w	r3, r3, #32
 8005462:	2b00      	cmp	r3, #0
 8005464:	d00a      	beq.n	800547c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	430a      	orrs	r2, r1
 800547a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005480:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005484:	2b00      	cmp	r3, #0
 8005486:	d01a      	beq.n	80054be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	430a      	orrs	r2, r1
 800549c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054a6:	d10a      	bne.n	80054be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	430a      	orrs	r2, r1
 80054bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00a      	beq.n	80054e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	430a      	orrs	r2, r1
 80054de:	605a      	str	r2, [r3, #4]
  }
}
 80054e0:	bf00      	nop
 80054e2:	370c      	adds	r7, #12
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b098      	sub	sp, #96	@ 0x60
 80054f0:	af02      	add	r7, sp, #8
 80054f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054fc:	f7fc f96c 	bl	80017d8 <HAL_GetTick>
 8005500:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0308 	and.w	r3, r3, #8
 800550c:	2b08      	cmp	r3, #8
 800550e:	d12e      	bne.n	800556e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005510:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005514:	9300      	str	r3, [sp, #0]
 8005516:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005518:	2200      	movs	r2, #0
 800551a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 f88c 	bl	800563c <UART_WaitOnFlagUntilTimeout>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d021      	beq.n	800556e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005532:	e853 3f00 	ldrex	r3, [r3]
 8005536:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005538:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800553a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800553e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	461a      	mov	r2, r3
 8005546:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005548:	647b      	str	r3, [r7, #68]	@ 0x44
 800554a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800554c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800554e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005550:	e841 2300 	strex	r3, r2, [r1]
 8005554:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005556:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005558:	2b00      	cmp	r3, #0
 800555a:	d1e6      	bne.n	800552a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2220      	movs	r2, #32
 8005560:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e062      	b.n	8005634 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0304 	and.w	r3, r3, #4
 8005578:	2b04      	cmp	r3, #4
 800557a:	d149      	bne.n	8005610 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800557c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005580:	9300      	str	r3, [sp, #0]
 8005582:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005584:	2200      	movs	r2, #0
 8005586:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 f856 	bl	800563c <UART_WaitOnFlagUntilTimeout>
 8005590:	4603      	mov	r3, r0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d03c      	beq.n	8005610 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559e:	e853 3f00 	ldrex	r3, [r3]
 80055a2:	623b      	str	r3, [r7, #32]
   return(result);
 80055a4:	6a3b      	ldr	r3, [r7, #32]
 80055a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	461a      	mov	r2, r3
 80055b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80055b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055bc:	e841 2300 	strex	r3, r2, [r1]
 80055c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1e6      	bne.n	8005596 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	3308      	adds	r3, #8
 80055ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	e853 3f00 	ldrex	r3, [r3]
 80055d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f023 0301 	bic.w	r3, r3, #1
 80055de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	3308      	adds	r3, #8
 80055e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055e8:	61fa      	str	r2, [r7, #28]
 80055ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ec:	69b9      	ldr	r1, [r7, #24]
 80055ee:	69fa      	ldr	r2, [r7, #28]
 80055f0:	e841 2300 	strex	r3, r2, [r1]
 80055f4:	617b      	str	r3, [r7, #20]
   return(result);
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d1e5      	bne.n	80055c8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2220      	movs	r2, #32
 8005600:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e011      	b.n	8005634 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2220      	movs	r2, #32
 8005614:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2220      	movs	r2, #32
 800561a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3758      	adds	r7, #88	@ 0x58
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af00      	add	r7, sp, #0
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	603b      	str	r3, [r7, #0]
 8005648:	4613      	mov	r3, r2
 800564a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800564c:	e04f      	b.n	80056ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005654:	d04b      	beq.n	80056ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005656:	f7fc f8bf 	bl	80017d8 <HAL_GetTick>
 800565a:	4602      	mov	r2, r0
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	69ba      	ldr	r2, [r7, #24]
 8005662:	429a      	cmp	r2, r3
 8005664:	d302      	bcc.n	800566c <UART_WaitOnFlagUntilTimeout+0x30>
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d101      	bne.n	8005670 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	e04e      	b.n	800570e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 0304 	and.w	r3, r3, #4
 800567a:	2b00      	cmp	r3, #0
 800567c:	d037      	beq.n	80056ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	2b80      	cmp	r3, #128	@ 0x80
 8005682:	d034      	beq.n	80056ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	2b40      	cmp	r3, #64	@ 0x40
 8005688:	d031      	beq.n	80056ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	69db      	ldr	r3, [r3, #28]
 8005690:	f003 0308 	and.w	r3, r3, #8
 8005694:	2b08      	cmp	r3, #8
 8005696:	d110      	bne.n	80056ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	2208      	movs	r2, #8
 800569e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056a0:	68f8      	ldr	r0, [r7, #12]
 80056a2:	f000 f838 	bl	8005716 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2208      	movs	r2, #8
 80056aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e029      	b.n	800570e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	69db      	ldr	r3, [r3, #28]
 80056c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056c8:	d111      	bne.n	80056ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056d4:	68f8      	ldr	r0, [r7, #12]
 80056d6:	f000 f81e 	bl	8005716 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2220      	movs	r2, #32
 80056de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e00f      	b.n	800570e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	69da      	ldr	r2, [r3, #28]
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	4013      	ands	r3, r2
 80056f8:	68ba      	ldr	r2, [r7, #8]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	bf0c      	ite	eq
 80056fe:	2301      	moveq	r3, #1
 8005700:	2300      	movne	r3, #0
 8005702:	b2db      	uxtb	r3, r3
 8005704:	461a      	mov	r2, r3
 8005706:	79fb      	ldrb	r3, [r7, #7]
 8005708:	429a      	cmp	r2, r3
 800570a:	d0a0      	beq.n	800564e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3710      	adds	r7, #16
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}

08005716 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005716:	b480      	push	{r7}
 8005718:	b095      	sub	sp, #84	@ 0x54
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005726:	e853 3f00 	ldrex	r3, [r3]
 800572a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800572c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005732:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	461a      	mov	r2, r3
 800573a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800573c:	643b      	str	r3, [r7, #64]	@ 0x40
 800573e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005740:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005742:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005744:	e841 2300 	strex	r3, r2, [r1]
 8005748:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800574a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800574c:	2b00      	cmp	r3, #0
 800574e:	d1e6      	bne.n	800571e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	3308      	adds	r3, #8
 8005756:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005758:	6a3b      	ldr	r3, [r7, #32]
 800575a:	e853 3f00 	ldrex	r3, [r3]
 800575e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	f023 0301 	bic.w	r3, r3, #1
 8005766:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	3308      	adds	r3, #8
 800576e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005770:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005772:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005774:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005776:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005778:	e841 2300 	strex	r3, r2, [r1]
 800577c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800577e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1e5      	bne.n	8005750 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005788:	2b01      	cmp	r3, #1
 800578a:	d118      	bne.n	80057be <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	e853 3f00 	ldrex	r3, [r3]
 8005798:	60bb      	str	r3, [r7, #8]
   return(result);
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	f023 0310 	bic.w	r3, r3, #16
 80057a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	461a      	mov	r2, r3
 80057a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057aa:	61bb      	str	r3, [r7, #24]
 80057ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ae:	6979      	ldr	r1, [r7, #20]
 80057b0:	69ba      	ldr	r2, [r7, #24]
 80057b2:	e841 2300 	strex	r3, r2, [r1]
 80057b6:	613b      	str	r3, [r7, #16]
   return(result);
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1e6      	bne.n	800578c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2220      	movs	r2, #32
 80057c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80057d2:	bf00      	nop
 80057d4:	3754      	adds	r7, #84	@ 0x54
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr

080057de <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80057de:	b480      	push	{r7}
 80057e0:	b085      	sub	sp, #20
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80057e6:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80057ea:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80057f2:	b29a      	uxth	r2, r3
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	43db      	mvns	r3, r3
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	4013      	ands	r3, r2
 80057fe:	b29a      	uxth	r2, r3
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3714      	adds	r7, #20
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005814:	b480      	push	{r7}
 8005816:	b085      	sub	sp, #20
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	1d3b      	adds	r3, r7, #4
 800581e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2201      	movs	r2, #1
 8005826:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	3714      	adds	r7, #20
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <__cvt>:
 8005850:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005854:	ec57 6b10 	vmov	r6, r7, d0
 8005858:	2f00      	cmp	r7, #0
 800585a:	460c      	mov	r4, r1
 800585c:	4619      	mov	r1, r3
 800585e:	463b      	mov	r3, r7
 8005860:	bfbb      	ittet	lt
 8005862:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005866:	461f      	movlt	r7, r3
 8005868:	2300      	movge	r3, #0
 800586a:	232d      	movlt	r3, #45	@ 0x2d
 800586c:	700b      	strb	r3, [r1, #0]
 800586e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005870:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005874:	4691      	mov	r9, r2
 8005876:	f023 0820 	bic.w	r8, r3, #32
 800587a:	bfbc      	itt	lt
 800587c:	4632      	movlt	r2, r6
 800587e:	4616      	movlt	r6, r2
 8005880:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005884:	d005      	beq.n	8005892 <__cvt+0x42>
 8005886:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800588a:	d100      	bne.n	800588e <__cvt+0x3e>
 800588c:	3401      	adds	r4, #1
 800588e:	2102      	movs	r1, #2
 8005890:	e000      	b.n	8005894 <__cvt+0x44>
 8005892:	2103      	movs	r1, #3
 8005894:	ab03      	add	r3, sp, #12
 8005896:	9301      	str	r3, [sp, #4]
 8005898:	ab02      	add	r3, sp, #8
 800589a:	9300      	str	r3, [sp, #0]
 800589c:	ec47 6b10 	vmov	d0, r6, r7
 80058a0:	4653      	mov	r3, sl
 80058a2:	4622      	mov	r2, r4
 80058a4:	f000 fe5c 	bl	8006560 <_dtoa_r>
 80058a8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80058ac:	4605      	mov	r5, r0
 80058ae:	d119      	bne.n	80058e4 <__cvt+0x94>
 80058b0:	f019 0f01 	tst.w	r9, #1
 80058b4:	d00e      	beq.n	80058d4 <__cvt+0x84>
 80058b6:	eb00 0904 	add.w	r9, r0, r4
 80058ba:	2200      	movs	r2, #0
 80058bc:	2300      	movs	r3, #0
 80058be:	4630      	mov	r0, r6
 80058c0:	4639      	mov	r1, r7
 80058c2:	f7fb f901 	bl	8000ac8 <__aeabi_dcmpeq>
 80058c6:	b108      	cbz	r0, 80058cc <__cvt+0x7c>
 80058c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80058cc:	2230      	movs	r2, #48	@ 0x30
 80058ce:	9b03      	ldr	r3, [sp, #12]
 80058d0:	454b      	cmp	r3, r9
 80058d2:	d31e      	bcc.n	8005912 <__cvt+0xc2>
 80058d4:	9b03      	ldr	r3, [sp, #12]
 80058d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80058d8:	1b5b      	subs	r3, r3, r5
 80058da:	4628      	mov	r0, r5
 80058dc:	6013      	str	r3, [r2, #0]
 80058de:	b004      	add	sp, #16
 80058e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80058e8:	eb00 0904 	add.w	r9, r0, r4
 80058ec:	d1e5      	bne.n	80058ba <__cvt+0x6a>
 80058ee:	7803      	ldrb	r3, [r0, #0]
 80058f0:	2b30      	cmp	r3, #48	@ 0x30
 80058f2:	d10a      	bne.n	800590a <__cvt+0xba>
 80058f4:	2200      	movs	r2, #0
 80058f6:	2300      	movs	r3, #0
 80058f8:	4630      	mov	r0, r6
 80058fa:	4639      	mov	r1, r7
 80058fc:	f7fb f8e4 	bl	8000ac8 <__aeabi_dcmpeq>
 8005900:	b918      	cbnz	r0, 800590a <__cvt+0xba>
 8005902:	f1c4 0401 	rsb	r4, r4, #1
 8005906:	f8ca 4000 	str.w	r4, [sl]
 800590a:	f8da 3000 	ldr.w	r3, [sl]
 800590e:	4499      	add	r9, r3
 8005910:	e7d3      	b.n	80058ba <__cvt+0x6a>
 8005912:	1c59      	adds	r1, r3, #1
 8005914:	9103      	str	r1, [sp, #12]
 8005916:	701a      	strb	r2, [r3, #0]
 8005918:	e7d9      	b.n	80058ce <__cvt+0x7e>

0800591a <__exponent>:
 800591a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800591c:	2900      	cmp	r1, #0
 800591e:	bfba      	itte	lt
 8005920:	4249      	neglt	r1, r1
 8005922:	232d      	movlt	r3, #45	@ 0x2d
 8005924:	232b      	movge	r3, #43	@ 0x2b
 8005926:	2909      	cmp	r1, #9
 8005928:	7002      	strb	r2, [r0, #0]
 800592a:	7043      	strb	r3, [r0, #1]
 800592c:	dd29      	ble.n	8005982 <__exponent+0x68>
 800592e:	f10d 0307 	add.w	r3, sp, #7
 8005932:	461d      	mov	r5, r3
 8005934:	270a      	movs	r7, #10
 8005936:	461a      	mov	r2, r3
 8005938:	fbb1 f6f7 	udiv	r6, r1, r7
 800593c:	fb07 1416 	mls	r4, r7, r6, r1
 8005940:	3430      	adds	r4, #48	@ 0x30
 8005942:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005946:	460c      	mov	r4, r1
 8005948:	2c63      	cmp	r4, #99	@ 0x63
 800594a:	f103 33ff 	add.w	r3, r3, #4294967295
 800594e:	4631      	mov	r1, r6
 8005950:	dcf1      	bgt.n	8005936 <__exponent+0x1c>
 8005952:	3130      	adds	r1, #48	@ 0x30
 8005954:	1e94      	subs	r4, r2, #2
 8005956:	f803 1c01 	strb.w	r1, [r3, #-1]
 800595a:	1c41      	adds	r1, r0, #1
 800595c:	4623      	mov	r3, r4
 800595e:	42ab      	cmp	r3, r5
 8005960:	d30a      	bcc.n	8005978 <__exponent+0x5e>
 8005962:	f10d 0309 	add.w	r3, sp, #9
 8005966:	1a9b      	subs	r3, r3, r2
 8005968:	42ac      	cmp	r4, r5
 800596a:	bf88      	it	hi
 800596c:	2300      	movhi	r3, #0
 800596e:	3302      	adds	r3, #2
 8005970:	4403      	add	r3, r0
 8005972:	1a18      	subs	r0, r3, r0
 8005974:	b003      	add	sp, #12
 8005976:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005978:	f813 6b01 	ldrb.w	r6, [r3], #1
 800597c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005980:	e7ed      	b.n	800595e <__exponent+0x44>
 8005982:	2330      	movs	r3, #48	@ 0x30
 8005984:	3130      	adds	r1, #48	@ 0x30
 8005986:	7083      	strb	r3, [r0, #2]
 8005988:	70c1      	strb	r1, [r0, #3]
 800598a:	1d03      	adds	r3, r0, #4
 800598c:	e7f1      	b.n	8005972 <__exponent+0x58>
	...

08005990 <_printf_float>:
 8005990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005994:	b08d      	sub	sp, #52	@ 0x34
 8005996:	460c      	mov	r4, r1
 8005998:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800599c:	4616      	mov	r6, r2
 800599e:	461f      	mov	r7, r3
 80059a0:	4605      	mov	r5, r0
 80059a2:	f000 fcdb 	bl	800635c <_localeconv_r>
 80059a6:	6803      	ldr	r3, [r0, #0]
 80059a8:	9304      	str	r3, [sp, #16]
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7fa fc60 	bl	8000270 <strlen>
 80059b0:	2300      	movs	r3, #0
 80059b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80059b4:	f8d8 3000 	ldr.w	r3, [r8]
 80059b8:	9005      	str	r0, [sp, #20]
 80059ba:	3307      	adds	r3, #7
 80059bc:	f023 0307 	bic.w	r3, r3, #7
 80059c0:	f103 0208 	add.w	r2, r3, #8
 80059c4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80059c8:	f8d4 b000 	ldr.w	fp, [r4]
 80059cc:	f8c8 2000 	str.w	r2, [r8]
 80059d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80059d4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80059d8:	9307      	str	r3, [sp, #28]
 80059da:	f8cd 8018 	str.w	r8, [sp, #24]
 80059de:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80059e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059e6:	4b9c      	ldr	r3, [pc, #624]	@ (8005c58 <_printf_float+0x2c8>)
 80059e8:	f04f 32ff 	mov.w	r2, #4294967295
 80059ec:	f7fb f89e 	bl	8000b2c <__aeabi_dcmpun>
 80059f0:	bb70      	cbnz	r0, 8005a50 <_printf_float+0xc0>
 80059f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059f6:	4b98      	ldr	r3, [pc, #608]	@ (8005c58 <_printf_float+0x2c8>)
 80059f8:	f04f 32ff 	mov.w	r2, #4294967295
 80059fc:	f7fb f878 	bl	8000af0 <__aeabi_dcmple>
 8005a00:	bb30      	cbnz	r0, 8005a50 <_printf_float+0xc0>
 8005a02:	2200      	movs	r2, #0
 8005a04:	2300      	movs	r3, #0
 8005a06:	4640      	mov	r0, r8
 8005a08:	4649      	mov	r1, r9
 8005a0a:	f7fb f867 	bl	8000adc <__aeabi_dcmplt>
 8005a0e:	b110      	cbz	r0, 8005a16 <_printf_float+0x86>
 8005a10:	232d      	movs	r3, #45	@ 0x2d
 8005a12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a16:	4a91      	ldr	r2, [pc, #580]	@ (8005c5c <_printf_float+0x2cc>)
 8005a18:	4b91      	ldr	r3, [pc, #580]	@ (8005c60 <_printf_float+0x2d0>)
 8005a1a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005a1e:	bf8c      	ite	hi
 8005a20:	4690      	movhi	r8, r2
 8005a22:	4698      	movls	r8, r3
 8005a24:	2303      	movs	r3, #3
 8005a26:	6123      	str	r3, [r4, #16]
 8005a28:	f02b 0304 	bic.w	r3, fp, #4
 8005a2c:	6023      	str	r3, [r4, #0]
 8005a2e:	f04f 0900 	mov.w	r9, #0
 8005a32:	9700      	str	r7, [sp, #0]
 8005a34:	4633      	mov	r3, r6
 8005a36:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005a38:	4621      	mov	r1, r4
 8005a3a:	4628      	mov	r0, r5
 8005a3c:	f000 f9d2 	bl	8005de4 <_printf_common>
 8005a40:	3001      	adds	r0, #1
 8005a42:	f040 808d 	bne.w	8005b60 <_printf_float+0x1d0>
 8005a46:	f04f 30ff 	mov.w	r0, #4294967295
 8005a4a:	b00d      	add	sp, #52	@ 0x34
 8005a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a50:	4642      	mov	r2, r8
 8005a52:	464b      	mov	r3, r9
 8005a54:	4640      	mov	r0, r8
 8005a56:	4649      	mov	r1, r9
 8005a58:	f7fb f868 	bl	8000b2c <__aeabi_dcmpun>
 8005a5c:	b140      	cbz	r0, 8005a70 <_printf_float+0xe0>
 8005a5e:	464b      	mov	r3, r9
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	bfbc      	itt	lt
 8005a64:	232d      	movlt	r3, #45	@ 0x2d
 8005a66:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005a6a:	4a7e      	ldr	r2, [pc, #504]	@ (8005c64 <_printf_float+0x2d4>)
 8005a6c:	4b7e      	ldr	r3, [pc, #504]	@ (8005c68 <_printf_float+0x2d8>)
 8005a6e:	e7d4      	b.n	8005a1a <_printf_float+0x8a>
 8005a70:	6863      	ldr	r3, [r4, #4]
 8005a72:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005a76:	9206      	str	r2, [sp, #24]
 8005a78:	1c5a      	adds	r2, r3, #1
 8005a7a:	d13b      	bne.n	8005af4 <_printf_float+0x164>
 8005a7c:	2306      	movs	r3, #6
 8005a7e:	6063      	str	r3, [r4, #4]
 8005a80:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005a84:	2300      	movs	r3, #0
 8005a86:	6022      	str	r2, [r4, #0]
 8005a88:	9303      	str	r3, [sp, #12]
 8005a8a:	ab0a      	add	r3, sp, #40	@ 0x28
 8005a8c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005a90:	ab09      	add	r3, sp, #36	@ 0x24
 8005a92:	9300      	str	r3, [sp, #0]
 8005a94:	6861      	ldr	r1, [r4, #4]
 8005a96:	ec49 8b10 	vmov	d0, r8, r9
 8005a9a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005a9e:	4628      	mov	r0, r5
 8005aa0:	f7ff fed6 	bl	8005850 <__cvt>
 8005aa4:	9b06      	ldr	r3, [sp, #24]
 8005aa6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005aa8:	2b47      	cmp	r3, #71	@ 0x47
 8005aaa:	4680      	mov	r8, r0
 8005aac:	d129      	bne.n	8005b02 <_printf_float+0x172>
 8005aae:	1cc8      	adds	r0, r1, #3
 8005ab0:	db02      	blt.n	8005ab8 <_printf_float+0x128>
 8005ab2:	6863      	ldr	r3, [r4, #4]
 8005ab4:	4299      	cmp	r1, r3
 8005ab6:	dd41      	ble.n	8005b3c <_printf_float+0x1ac>
 8005ab8:	f1aa 0a02 	sub.w	sl, sl, #2
 8005abc:	fa5f fa8a 	uxtb.w	sl, sl
 8005ac0:	3901      	subs	r1, #1
 8005ac2:	4652      	mov	r2, sl
 8005ac4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005ac8:	9109      	str	r1, [sp, #36]	@ 0x24
 8005aca:	f7ff ff26 	bl	800591a <__exponent>
 8005ace:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ad0:	1813      	adds	r3, r2, r0
 8005ad2:	2a01      	cmp	r2, #1
 8005ad4:	4681      	mov	r9, r0
 8005ad6:	6123      	str	r3, [r4, #16]
 8005ad8:	dc02      	bgt.n	8005ae0 <_printf_float+0x150>
 8005ada:	6822      	ldr	r2, [r4, #0]
 8005adc:	07d2      	lsls	r2, r2, #31
 8005ade:	d501      	bpl.n	8005ae4 <_printf_float+0x154>
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	6123      	str	r3, [r4, #16]
 8005ae4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d0a2      	beq.n	8005a32 <_printf_float+0xa2>
 8005aec:	232d      	movs	r3, #45	@ 0x2d
 8005aee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005af2:	e79e      	b.n	8005a32 <_printf_float+0xa2>
 8005af4:	9a06      	ldr	r2, [sp, #24]
 8005af6:	2a47      	cmp	r2, #71	@ 0x47
 8005af8:	d1c2      	bne.n	8005a80 <_printf_float+0xf0>
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d1c0      	bne.n	8005a80 <_printf_float+0xf0>
 8005afe:	2301      	movs	r3, #1
 8005b00:	e7bd      	b.n	8005a7e <_printf_float+0xee>
 8005b02:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005b06:	d9db      	bls.n	8005ac0 <_printf_float+0x130>
 8005b08:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005b0c:	d118      	bne.n	8005b40 <_printf_float+0x1b0>
 8005b0e:	2900      	cmp	r1, #0
 8005b10:	6863      	ldr	r3, [r4, #4]
 8005b12:	dd0b      	ble.n	8005b2c <_printf_float+0x19c>
 8005b14:	6121      	str	r1, [r4, #16]
 8005b16:	b913      	cbnz	r3, 8005b1e <_printf_float+0x18e>
 8005b18:	6822      	ldr	r2, [r4, #0]
 8005b1a:	07d0      	lsls	r0, r2, #31
 8005b1c:	d502      	bpl.n	8005b24 <_printf_float+0x194>
 8005b1e:	3301      	adds	r3, #1
 8005b20:	440b      	add	r3, r1
 8005b22:	6123      	str	r3, [r4, #16]
 8005b24:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005b26:	f04f 0900 	mov.w	r9, #0
 8005b2a:	e7db      	b.n	8005ae4 <_printf_float+0x154>
 8005b2c:	b913      	cbnz	r3, 8005b34 <_printf_float+0x1a4>
 8005b2e:	6822      	ldr	r2, [r4, #0]
 8005b30:	07d2      	lsls	r2, r2, #31
 8005b32:	d501      	bpl.n	8005b38 <_printf_float+0x1a8>
 8005b34:	3302      	adds	r3, #2
 8005b36:	e7f4      	b.n	8005b22 <_printf_float+0x192>
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e7f2      	b.n	8005b22 <_printf_float+0x192>
 8005b3c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005b40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b42:	4299      	cmp	r1, r3
 8005b44:	db05      	blt.n	8005b52 <_printf_float+0x1c2>
 8005b46:	6823      	ldr	r3, [r4, #0]
 8005b48:	6121      	str	r1, [r4, #16]
 8005b4a:	07d8      	lsls	r0, r3, #31
 8005b4c:	d5ea      	bpl.n	8005b24 <_printf_float+0x194>
 8005b4e:	1c4b      	adds	r3, r1, #1
 8005b50:	e7e7      	b.n	8005b22 <_printf_float+0x192>
 8005b52:	2900      	cmp	r1, #0
 8005b54:	bfd4      	ite	le
 8005b56:	f1c1 0202 	rsble	r2, r1, #2
 8005b5a:	2201      	movgt	r2, #1
 8005b5c:	4413      	add	r3, r2
 8005b5e:	e7e0      	b.n	8005b22 <_printf_float+0x192>
 8005b60:	6823      	ldr	r3, [r4, #0]
 8005b62:	055a      	lsls	r2, r3, #21
 8005b64:	d407      	bmi.n	8005b76 <_printf_float+0x1e6>
 8005b66:	6923      	ldr	r3, [r4, #16]
 8005b68:	4642      	mov	r2, r8
 8005b6a:	4631      	mov	r1, r6
 8005b6c:	4628      	mov	r0, r5
 8005b6e:	47b8      	blx	r7
 8005b70:	3001      	adds	r0, #1
 8005b72:	d12b      	bne.n	8005bcc <_printf_float+0x23c>
 8005b74:	e767      	b.n	8005a46 <_printf_float+0xb6>
 8005b76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005b7a:	f240 80dd 	bls.w	8005d38 <_printf_float+0x3a8>
 8005b7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b82:	2200      	movs	r2, #0
 8005b84:	2300      	movs	r3, #0
 8005b86:	f7fa ff9f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b8a:	2800      	cmp	r0, #0
 8005b8c:	d033      	beq.n	8005bf6 <_printf_float+0x266>
 8005b8e:	4a37      	ldr	r2, [pc, #220]	@ (8005c6c <_printf_float+0x2dc>)
 8005b90:	2301      	movs	r3, #1
 8005b92:	4631      	mov	r1, r6
 8005b94:	4628      	mov	r0, r5
 8005b96:	47b8      	blx	r7
 8005b98:	3001      	adds	r0, #1
 8005b9a:	f43f af54 	beq.w	8005a46 <_printf_float+0xb6>
 8005b9e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005ba2:	4543      	cmp	r3, r8
 8005ba4:	db02      	blt.n	8005bac <_printf_float+0x21c>
 8005ba6:	6823      	ldr	r3, [r4, #0]
 8005ba8:	07d8      	lsls	r0, r3, #31
 8005baa:	d50f      	bpl.n	8005bcc <_printf_float+0x23c>
 8005bac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bb0:	4631      	mov	r1, r6
 8005bb2:	4628      	mov	r0, r5
 8005bb4:	47b8      	blx	r7
 8005bb6:	3001      	adds	r0, #1
 8005bb8:	f43f af45 	beq.w	8005a46 <_printf_float+0xb6>
 8005bbc:	f04f 0900 	mov.w	r9, #0
 8005bc0:	f108 38ff 	add.w	r8, r8, #4294967295
 8005bc4:	f104 0a1a 	add.w	sl, r4, #26
 8005bc8:	45c8      	cmp	r8, r9
 8005bca:	dc09      	bgt.n	8005be0 <_printf_float+0x250>
 8005bcc:	6823      	ldr	r3, [r4, #0]
 8005bce:	079b      	lsls	r3, r3, #30
 8005bd0:	f100 8103 	bmi.w	8005dda <_printf_float+0x44a>
 8005bd4:	68e0      	ldr	r0, [r4, #12]
 8005bd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bd8:	4298      	cmp	r0, r3
 8005bda:	bfb8      	it	lt
 8005bdc:	4618      	movlt	r0, r3
 8005bde:	e734      	b.n	8005a4a <_printf_float+0xba>
 8005be0:	2301      	movs	r3, #1
 8005be2:	4652      	mov	r2, sl
 8005be4:	4631      	mov	r1, r6
 8005be6:	4628      	mov	r0, r5
 8005be8:	47b8      	blx	r7
 8005bea:	3001      	adds	r0, #1
 8005bec:	f43f af2b 	beq.w	8005a46 <_printf_float+0xb6>
 8005bf0:	f109 0901 	add.w	r9, r9, #1
 8005bf4:	e7e8      	b.n	8005bc8 <_printf_float+0x238>
 8005bf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	dc39      	bgt.n	8005c70 <_printf_float+0x2e0>
 8005bfc:	4a1b      	ldr	r2, [pc, #108]	@ (8005c6c <_printf_float+0x2dc>)
 8005bfe:	2301      	movs	r3, #1
 8005c00:	4631      	mov	r1, r6
 8005c02:	4628      	mov	r0, r5
 8005c04:	47b8      	blx	r7
 8005c06:	3001      	adds	r0, #1
 8005c08:	f43f af1d 	beq.w	8005a46 <_printf_float+0xb6>
 8005c0c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005c10:	ea59 0303 	orrs.w	r3, r9, r3
 8005c14:	d102      	bne.n	8005c1c <_printf_float+0x28c>
 8005c16:	6823      	ldr	r3, [r4, #0]
 8005c18:	07d9      	lsls	r1, r3, #31
 8005c1a:	d5d7      	bpl.n	8005bcc <_printf_float+0x23c>
 8005c1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c20:	4631      	mov	r1, r6
 8005c22:	4628      	mov	r0, r5
 8005c24:	47b8      	blx	r7
 8005c26:	3001      	adds	r0, #1
 8005c28:	f43f af0d 	beq.w	8005a46 <_printf_float+0xb6>
 8005c2c:	f04f 0a00 	mov.w	sl, #0
 8005c30:	f104 0b1a 	add.w	fp, r4, #26
 8005c34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c36:	425b      	negs	r3, r3
 8005c38:	4553      	cmp	r3, sl
 8005c3a:	dc01      	bgt.n	8005c40 <_printf_float+0x2b0>
 8005c3c:	464b      	mov	r3, r9
 8005c3e:	e793      	b.n	8005b68 <_printf_float+0x1d8>
 8005c40:	2301      	movs	r3, #1
 8005c42:	465a      	mov	r2, fp
 8005c44:	4631      	mov	r1, r6
 8005c46:	4628      	mov	r0, r5
 8005c48:	47b8      	blx	r7
 8005c4a:	3001      	adds	r0, #1
 8005c4c:	f43f aefb 	beq.w	8005a46 <_printf_float+0xb6>
 8005c50:	f10a 0a01 	add.w	sl, sl, #1
 8005c54:	e7ee      	b.n	8005c34 <_printf_float+0x2a4>
 8005c56:	bf00      	nop
 8005c58:	7fefffff 	.word	0x7fefffff
 8005c5c:	080085b8 	.word	0x080085b8
 8005c60:	080085b4 	.word	0x080085b4
 8005c64:	080085c0 	.word	0x080085c0
 8005c68:	080085bc 	.word	0x080085bc
 8005c6c:	080085c4 	.word	0x080085c4
 8005c70:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005c72:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005c76:	4553      	cmp	r3, sl
 8005c78:	bfa8      	it	ge
 8005c7a:	4653      	movge	r3, sl
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	4699      	mov	r9, r3
 8005c80:	dc36      	bgt.n	8005cf0 <_printf_float+0x360>
 8005c82:	f04f 0b00 	mov.w	fp, #0
 8005c86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c8a:	f104 021a 	add.w	r2, r4, #26
 8005c8e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005c90:	9306      	str	r3, [sp, #24]
 8005c92:	eba3 0309 	sub.w	r3, r3, r9
 8005c96:	455b      	cmp	r3, fp
 8005c98:	dc31      	bgt.n	8005cfe <_printf_float+0x36e>
 8005c9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c9c:	459a      	cmp	sl, r3
 8005c9e:	dc3a      	bgt.n	8005d16 <_printf_float+0x386>
 8005ca0:	6823      	ldr	r3, [r4, #0]
 8005ca2:	07da      	lsls	r2, r3, #31
 8005ca4:	d437      	bmi.n	8005d16 <_printf_float+0x386>
 8005ca6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ca8:	ebaa 0903 	sub.w	r9, sl, r3
 8005cac:	9b06      	ldr	r3, [sp, #24]
 8005cae:	ebaa 0303 	sub.w	r3, sl, r3
 8005cb2:	4599      	cmp	r9, r3
 8005cb4:	bfa8      	it	ge
 8005cb6:	4699      	movge	r9, r3
 8005cb8:	f1b9 0f00 	cmp.w	r9, #0
 8005cbc:	dc33      	bgt.n	8005d26 <_printf_float+0x396>
 8005cbe:	f04f 0800 	mov.w	r8, #0
 8005cc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005cc6:	f104 0b1a 	add.w	fp, r4, #26
 8005cca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ccc:	ebaa 0303 	sub.w	r3, sl, r3
 8005cd0:	eba3 0309 	sub.w	r3, r3, r9
 8005cd4:	4543      	cmp	r3, r8
 8005cd6:	f77f af79 	ble.w	8005bcc <_printf_float+0x23c>
 8005cda:	2301      	movs	r3, #1
 8005cdc:	465a      	mov	r2, fp
 8005cde:	4631      	mov	r1, r6
 8005ce0:	4628      	mov	r0, r5
 8005ce2:	47b8      	blx	r7
 8005ce4:	3001      	adds	r0, #1
 8005ce6:	f43f aeae 	beq.w	8005a46 <_printf_float+0xb6>
 8005cea:	f108 0801 	add.w	r8, r8, #1
 8005cee:	e7ec      	b.n	8005cca <_printf_float+0x33a>
 8005cf0:	4642      	mov	r2, r8
 8005cf2:	4631      	mov	r1, r6
 8005cf4:	4628      	mov	r0, r5
 8005cf6:	47b8      	blx	r7
 8005cf8:	3001      	adds	r0, #1
 8005cfa:	d1c2      	bne.n	8005c82 <_printf_float+0x2f2>
 8005cfc:	e6a3      	b.n	8005a46 <_printf_float+0xb6>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	4631      	mov	r1, r6
 8005d02:	4628      	mov	r0, r5
 8005d04:	9206      	str	r2, [sp, #24]
 8005d06:	47b8      	blx	r7
 8005d08:	3001      	adds	r0, #1
 8005d0a:	f43f ae9c 	beq.w	8005a46 <_printf_float+0xb6>
 8005d0e:	9a06      	ldr	r2, [sp, #24]
 8005d10:	f10b 0b01 	add.w	fp, fp, #1
 8005d14:	e7bb      	b.n	8005c8e <_printf_float+0x2fe>
 8005d16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d1a:	4631      	mov	r1, r6
 8005d1c:	4628      	mov	r0, r5
 8005d1e:	47b8      	blx	r7
 8005d20:	3001      	adds	r0, #1
 8005d22:	d1c0      	bne.n	8005ca6 <_printf_float+0x316>
 8005d24:	e68f      	b.n	8005a46 <_printf_float+0xb6>
 8005d26:	9a06      	ldr	r2, [sp, #24]
 8005d28:	464b      	mov	r3, r9
 8005d2a:	4442      	add	r2, r8
 8005d2c:	4631      	mov	r1, r6
 8005d2e:	4628      	mov	r0, r5
 8005d30:	47b8      	blx	r7
 8005d32:	3001      	adds	r0, #1
 8005d34:	d1c3      	bne.n	8005cbe <_printf_float+0x32e>
 8005d36:	e686      	b.n	8005a46 <_printf_float+0xb6>
 8005d38:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005d3c:	f1ba 0f01 	cmp.w	sl, #1
 8005d40:	dc01      	bgt.n	8005d46 <_printf_float+0x3b6>
 8005d42:	07db      	lsls	r3, r3, #31
 8005d44:	d536      	bpl.n	8005db4 <_printf_float+0x424>
 8005d46:	2301      	movs	r3, #1
 8005d48:	4642      	mov	r2, r8
 8005d4a:	4631      	mov	r1, r6
 8005d4c:	4628      	mov	r0, r5
 8005d4e:	47b8      	blx	r7
 8005d50:	3001      	adds	r0, #1
 8005d52:	f43f ae78 	beq.w	8005a46 <_printf_float+0xb6>
 8005d56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d5a:	4631      	mov	r1, r6
 8005d5c:	4628      	mov	r0, r5
 8005d5e:	47b8      	blx	r7
 8005d60:	3001      	adds	r0, #1
 8005d62:	f43f ae70 	beq.w	8005a46 <_printf_float+0xb6>
 8005d66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d72:	f7fa fea9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d76:	b9c0      	cbnz	r0, 8005daa <_printf_float+0x41a>
 8005d78:	4653      	mov	r3, sl
 8005d7a:	f108 0201 	add.w	r2, r8, #1
 8005d7e:	4631      	mov	r1, r6
 8005d80:	4628      	mov	r0, r5
 8005d82:	47b8      	blx	r7
 8005d84:	3001      	adds	r0, #1
 8005d86:	d10c      	bne.n	8005da2 <_printf_float+0x412>
 8005d88:	e65d      	b.n	8005a46 <_printf_float+0xb6>
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	465a      	mov	r2, fp
 8005d8e:	4631      	mov	r1, r6
 8005d90:	4628      	mov	r0, r5
 8005d92:	47b8      	blx	r7
 8005d94:	3001      	adds	r0, #1
 8005d96:	f43f ae56 	beq.w	8005a46 <_printf_float+0xb6>
 8005d9a:	f108 0801 	add.w	r8, r8, #1
 8005d9e:	45d0      	cmp	r8, sl
 8005da0:	dbf3      	blt.n	8005d8a <_printf_float+0x3fa>
 8005da2:	464b      	mov	r3, r9
 8005da4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005da8:	e6df      	b.n	8005b6a <_printf_float+0x1da>
 8005daa:	f04f 0800 	mov.w	r8, #0
 8005dae:	f104 0b1a 	add.w	fp, r4, #26
 8005db2:	e7f4      	b.n	8005d9e <_printf_float+0x40e>
 8005db4:	2301      	movs	r3, #1
 8005db6:	4642      	mov	r2, r8
 8005db8:	e7e1      	b.n	8005d7e <_printf_float+0x3ee>
 8005dba:	2301      	movs	r3, #1
 8005dbc:	464a      	mov	r2, r9
 8005dbe:	4631      	mov	r1, r6
 8005dc0:	4628      	mov	r0, r5
 8005dc2:	47b8      	blx	r7
 8005dc4:	3001      	adds	r0, #1
 8005dc6:	f43f ae3e 	beq.w	8005a46 <_printf_float+0xb6>
 8005dca:	f108 0801 	add.w	r8, r8, #1
 8005dce:	68e3      	ldr	r3, [r4, #12]
 8005dd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005dd2:	1a5b      	subs	r3, r3, r1
 8005dd4:	4543      	cmp	r3, r8
 8005dd6:	dcf0      	bgt.n	8005dba <_printf_float+0x42a>
 8005dd8:	e6fc      	b.n	8005bd4 <_printf_float+0x244>
 8005dda:	f04f 0800 	mov.w	r8, #0
 8005dde:	f104 0919 	add.w	r9, r4, #25
 8005de2:	e7f4      	b.n	8005dce <_printf_float+0x43e>

08005de4 <_printf_common>:
 8005de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005de8:	4616      	mov	r6, r2
 8005dea:	4698      	mov	r8, r3
 8005dec:	688a      	ldr	r2, [r1, #8]
 8005dee:	690b      	ldr	r3, [r1, #16]
 8005df0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005df4:	4293      	cmp	r3, r2
 8005df6:	bfb8      	it	lt
 8005df8:	4613      	movlt	r3, r2
 8005dfa:	6033      	str	r3, [r6, #0]
 8005dfc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005e00:	4607      	mov	r7, r0
 8005e02:	460c      	mov	r4, r1
 8005e04:	b10a      	cbz	r2, 8005e0a <_printf_common+0x26>
 8005e06:	3301      	adds	r3, #1
 8005e08:	6033      	str	r3, [r6, #0]
 8005e0a:	6823      	ldr	r3, [r4, #0]
 8005e0c:	0699      	lsls	r1, r3, #26
 8005e0e:	bf42      	ittt	mi
 8005e10:	6833      	ldrmi	r3, [r6, #0]
 8005e12:	3302      	addmi	r3, #2
 8005e14:	6033      	strmi	r3, [r6, #0]
 8005e16:	6825      	ldr	r5, [r4, #0]
 8005e18:	f015 0506 	ands.w	r5, r5, #6
 8005e1c:	d106      	bne.n	8005e2c <_printf_common+0x48>
 8005e1e:	f104 0a19 	add.w	sl, r4, #25
 8005e22:	68e3      	ldr	r3, [r4, #12]
 8005e24:	6832      	ldr	r2, [r6, #0]
 8005e26:	1a9b      	subs	r3, r3, r2
 8005e28:	42ab      	cmp	r3, r5
 8005e2a:	dc26      	bgt.n	8005e7a <_printf_common+0x96>
 8005e2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005e30:	6822      	ldr	r2, [r4, #0]
 8005e32:	3b00      	subs	r3, #0
 8005e34:	bf18      	it	ne
 8005e36:	2301      	movne	r3, #1
 8005e38:	0692      	lsls	r2, r2, #26
 8005e3a:	d42b      	bmi.n	8005e94 <_printf_common+0xb0>
 8005e3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005e40:	4641      	mov	r1, r8
 8005e42:	4638      	mov	r0, r7
 8005e44:	47c8      	blx	r9
 8005e46:	3001      	adds	r0, #1
 8005e48:	d01e      	beq.n	8005e88 <_printf_common+0xa4>
 8005e4a:	6823      	ldr	r3, [r4, #0]
 8005e4c:	6922      	ldr	r2, [r4, #16]
 8005e4e:	f003 0306 	and.w	r3, r3, #6
 8005e52:	2b04      	cmp	r3, #4
 8005e54:	bf02      	ittt	eq
 8005e56:	68e5      	ldreq	r5, [r4, #12]
 8005e58:	6833      	ldreq	r3, [r6, #0]
 8005e5a:	1aed      	subeq	r5, r5, r3
 8005e5c:	68a3      	ldr	r3, [r4, #8]
 8005e5e:	bf0c      	ite	eq
 8005e60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e64:	2500      	movne	r5, #0
 8005e66:	4293      	cmp	r3, r2
 8005e68:	bfc4      	itt	gt
 8005e6a:	1a9b      	subgt	r3, r3, r2
 8005e6c:	18ed      	addgt	r5, r5, r3
 8005e6e:	2600      	movs	r6, #0
 8005e70:	341a      	adds	r4, #26
 8005e72:	42b5      	cmp	r5, r6
 8005e74:	d11a      	bne.n	8005eac <_printf_common+0xc8>
 8005e76:	2000      	movs	r0, #0
 8005e78:	e008      	b.n	8005e8c <_printf_common+0xa8>
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	4652      	mov	r2, sl
 8005e7e:	4641      	mov	r1, r8
 8005e80:	4638      	mov	r0, r7
 8005e82:	47c8      	blx	r9
 8005e84:	3001      	adds	r0, #1
 8005e86:	d103      	bne.n	8005e90 <_printf_common+0xac>
 8005e88:	f04f 30ff 	mov.w	r0, #4294967295
 8005e8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e90:	3501      	adds	r5, #1
 8005e92:	e7c6      	b.n	8005e22 <_printf_common+0x3e>
 8005e94:	18e1      	adds	r1, r4, r3
 8005e96:	1c5a      	adds	r2, r3, #1
 8005e98:	2030      	movs	r0, #48	@ 0x30
 8005e9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e9e:	4422      	add	r2, r4
 8005ea0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005ea4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ea8:	3302      	adds	r3, #2
 8005eaa:	e7c7      	b.n	8005e3c <_printf_common+0x58>
 8005eac:	2301      	movs	r3, #1
 8005eae:	4622      	mov	r2, r4
 8005eb0:	4641      	mov	r1, r8
 8005eb2:	4638      	mov	r0, r7
 8005eb4:	47c8      	blx	r9
 8005eb6:	3001      	adds	r0, #1
 8005eb8:	d0e6      	beq.n	8005e88 <_printf_common+0xa4>
 8005eba:	3601      	adds	r6, #1
 8005ebc:	e7d9      	b.n	8005e72 <_printf_common+0x8e>
	...

08005ec0 <_printf_i>:
 8005ec0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ec4:	7e0f      	ldrb	r7, [r1, #24]
 8005ec6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005ec8:	2f78      	cmp	r7, #120	@ 0x78
 8005eca:	4691      	mov	r9, r2
 8005ecc:	4680      	mov	r8, r0
 8005ece:	460c      	mov	r4, r1
 8005ed0:	469a      	mov	sl, r3
 8005ed2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005ed6:	d807      	bhi.n	8005ee8 <_printf_i+0x28>
 8005ed8:	2f62      	cmp	r7, #98	@ 0x62
 8005eda:	d80a      	bhi.n	8005ef2 <_printf_i+0x32>
 8005edc:	2f00      	cmp	r7, #0
 8005ede:	f000 80d1 	beq.w	8006084 <_printf_i+0x1c4>
 8005ee2:	2f58      	cmp	r7, #88	@ 0x58
 8005ee4:	f000 80b8 	beq.w	8006058 <_printf_i+0x198>
 8005ee8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005eec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ef0:	e03a      	b.n	8005f68 <_printf_i+0xa8>
 8005ef2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ef6:	2b15      	cmp	r3, #21
 8005ef8:	d8f6      	bhi.n	8005ee8 <_printf_i+0x28>
 8005efa:	a101      	add	r1, pc, #4	@ (adr r1, 8005f00 <_printf_i+0x40>)
 8005efc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f00:	08005f59 	.word	0x08005f59
 8005f04:	08005f6d 	.word	0x08005f6d
 8005f08:	08005ee9 	.word	0x08005ee9
 8005f0c:	08005ee9 	.word	0x08005ee9
 8005f10:	08005ee9 	.word	0x08005ee9
 8005f14:	08005ee9 	.word	0x08005ee9
 8005f18:	08005f6d 	.word	0x08005f6d
 8005f1c:	08005ee9 	.word	0x08005ee9
 8005f20:	08005ee9 	.word	0x08005ee9
 8005f24:	08005ee9 	.word	0x08005ee9
 8005f28:	08005ee9 	.word	0x08005ee9
 8005f2c:	0800606b 	.word	0x0800606b
 8005f30:	08005f97 	.word	0x08005f97
 8005f34:	08006025 	.word	0x08006025
 8005f38:	08005ee9 	.word	0x08005ee9
 8005f3c:	08005ee9 	.word	0x08005ee9
 8005f40:	0800608d 	.word	0x0800608d
 8005f44:	08005ee9 	.word	0x08005ee9
 8005f48:	08005f97 	.word	0x08005f97
 8005f4c:	08005ee9 	.word	0x08005ee9
 8005f50:	08005ee9 	.word	0x08005ee9
 8005f54:	0800602d 	.word	0x0800602d
 8005f58:	6833      	ldr	r3, [r6, #0]
 8005f5a:	1d1a      	adds	r2, r3, #4
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	6032      	str	r2, [r6, #0]
 8005f60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e09c      	b.n	80060a6 <_printf_i+0x1e6>
 8005f6c:	6833      	ldr	r3, [r6, #0]
 8005f6e:	6820      	ldr	r0, [r4, #0]
 8005f70:	1d19      	adds	r1, r3, #4
 8005f72:	6031      	str	r1, [r6, #0]
 8005f74:	0606      	lsls	r6, r0, #24
 8005f76:	d501      	bpl.n	8005f7c <_printf_i+0xbc>
 8005f78:	681d      	ldr	r5, [r3, #0]
 8005f7a:	e003      	b.n	8005f84 <_printf_i+0xc4>
 8005f7c:	0645      	lsls	r5, r0, #25
 8005f7e:	d5fb      	bpl.n	8005f78 <_printf_i+0xb8>
 8005f80:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f84:	2d00      	cmp	r5, #0
 8005f86:	da03      	bge.n	8005f90 <_printf_i+0xd0>
 8005f88:	232d      	movs	r3, #45	@ 0x2d
 8005f8a:	426d      	negs	r5, r5
 8005f8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f90:	4858      	ldr	r0, [pc, #352]	@ (80060f4 <_printf_i+0x234>)
 8005f92:	230a      	movs	r3, #10
 8005f94:	e011      	b.n	8005fba <_printf_i+0xfa>
 8005f96:	6821      	ldr	r1, [r4, #0]
 8005f98:	6833      	ldr	r3, [r6, #0]
 8005f9a:	0608      	lsls	r0, r1, #24
 8005f9c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005fa0:	d402      	bmi.n	8005fa8 <_printf_i+0xe8>
 8005fa2:	0649      	lsls	r1, r1, #25
 8005fa4:	bf48      	it	mi
 8005fa6:	b2ad      	uxthmi	r5, r5
 8005fa8:	2f6f      	cmp	r7, #111	@ 0x6f
 8005faa:	4852      	ldr	r0, [pc, #328]	@ (80060f4 <_printf_i+0x234>)
 8005fac:	6033      	str	r3, [r6, #0]
 8005fae:	bf14      	ite	ne
 8005fb0:	230a      	movne	r3, #10
 8005fb2:	2308      	moveq	r3, #8
 8005fb4:	2100      	movs	r1, #0
 8005fb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005fba:	6866      	ldr	r6, [r4, #4]
 8005fbc:	60a6      	str	r6, [r4, #8]
 8005fbe:	2e00      	cmp	r6, #0
 8005fc0:	db05      	blt.n	8005fce <_printf_i+0x10e>
 8005fc2:	6821      	ldr	r1, [r4, #0]
 8005fc4:	432e      	orrs	r6, r5
 8005fc6:	f021 0104 	bic.w	r1, r1, #4
 8005fca:	6021      	str	r1, [r4, #0]
 8005fcc:	d04b      	beq.n	8006066 <_printf_i+0x1a6>
 8005fce:	4616      	mov	r6, r2
 8005fd0:	fbb5 f1f3 	udiv	r1, r5, r3
 8005fd4:	fb03 5711 	mls	r7, r3, r1, r5
 8005fd8:	5dc7      	ldrb	r7, [r0, r7]
 8005fda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005fde:	462f      	mov	r7, r5
 8005fe0:	42bb      	cmp	r3, r7
 8005fe2:	460d      	mov	r5, r1
 8005fe4:	d9f4      	bls.n	8005fd0 <_printf_i+0x110>
 8005fe6:	2b08      	cmp	r3, #8
 8005fe8:	d10b      	bne.n	8006002 <_printf_i+0x142>
 8005fea:	6823      	ldr	r3, [r4, #0]
 8005fec:	07df      	lsls	r7, r3, #31
 8005fee:	d508      	bpl.n	8006002 <_printf_i+0x142>
 8005ff0:	6923      	ldr	r3, [r4, #16]
 8005ff2:	6861      	ldr	r1, [r4, #4]
 8005ff4:	4299      	cmp	r1, r3
 8005ff6:	bfde      	ittt	le
 8005ff8:	2330      	movle	r3, #48	@ 0x30
 8005ffa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005ffe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006002:	1b92      	subs	r2, r2, r6
 8006004:	6122      	str	r2, [r4, #16]
 8006006:	f8cd a000 	str.w	sl, [sp]
 800600a:	464b      	mov	r3, r9
 800600c:	aa03      	add	r2, sp, #12
 800600e:	4621      	mov	r1, r4
 8006010:	4640      	mov	r0, r8
 8006012:	f7ff fee7 	bl	8005de4 <_printf_common>
 8006016:	3001      	adds	r0, #1
 8006018:	d14a      	bne.n	80060b0 <_printf_i+0x1f0>
 800601a:	f04f 30ff 	mov.w	r0, #4294967295
 800601e:	b004      	add	sp, #16
 8006020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006024:	6823      	ldr	r3, [r4, #0]
 8006026:	f043 0320 	orr.w	r3, r3, #32
 800602a:	6023      	str	r3, [r4, #0]
 800602c:	4832      	ldr	r0, [pc, #200]	@ (80060f8 <_printf_i+0x238>)
 800602e:	2778      	movs	r7, #120	@ 0x78
 8006030:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006034:	6823      	ldr	r3, [r4, #0]
 8006036:	6831      	ldr	r1, [r6, #0]
 8006038:	061f      	lsls	r7, r3, #24
 800603a:	f851 5b04 	ldr.w	r5, [r1], #4
 800603e:	d402      	bmi.n	8006046 <_printf_i+0x186>
 8006040:	065f      	lsls	r7, r3, #25
 8006042:	bf48      	it	mi
 8006044:	b2ad      	uxthmi	r5, r5
 8006046:	6031      	str	r1, [r6, #0]
 8006048:	07d9      	lsls	r1, r3, #31
 800604a:	bf44      	itt	mi
 800604c:	f043 0320 	orrmi.w	r3, r3, #32
 8006050:	6023      	strmi	r3, [r4, #0]
 8006052:	b11d      	cbz	r5, 800605c <_printf_i+0x19c>
 8006054:	2310      	movs	r3, #16
 8006056:	e7ad      	b.n	8005fb4 <_printf_i+0xf4>
 8006058:	4826      	ldr	r0, [pc, #152]	@ (80060f4 <_printf_i+0x234>)
 800605a:	e7e9      	b.n	8006030 <_printf_i+0x170>
 800605c:	6823      	ldr	r3, [r4, #0]
 800605e:	f023 0320 	bic.w	r3, r3, #32
 8006062:	6023      	str	r3, [r4, #0]
 8006064:	e7f6      	b.n	8006054 <_printf_i+0x194>
 8006066:	4616      	mov	r6, r2
 8006068:	e7bd      	b.n	8005fe6 <_printf_i+0x126>
 800606a:	6833      	ldr	r3, [r6, #0]
 800606c:	6825      	ldr	r5, [r4, #0]
 800606e:	6961      	ldr	r1, [r4, #20]
 8006070:	1d18      	adds	r0, r3, #4
 8006072:	6030      	str	r0, [r6, #0]
 8006074:	062e      	lsls	r6, r5, #24
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	d501      	bpl.n	800607e <_printf_i+0x1be>
 800607a:	6019      	str	r1, [r3, #0]
 800607c:	e002      	b.n	8006084 <_printf_i+0x1c4>
 800607e:	0668      	lsls	r0, r5, #25
 8006080:	d5fb      	bpl.n	800607a <_printf_i+0x1ba>
 8006082:	8019      	strh	r1, [r3, #0]
 8006084:	2300      	movs	r3, #0
 8006086:	6123      	str	r3, [r4, #16]
 8006088:	4616      	mov	r6, r2
 800608a:	e7bc      	b.n	8006006 <_printf_i+0x146>
 800608c:	6833      	ldr	r3, [r6, #0]
 800608e:	1d1a      	adds	r2, r3, #4
 8006090:	6032      	str	r2, [r6, #0]
 8006092:	681e      	ldr	r6, [r3, #0]
 8006094:	6862      	ldr	r2, [r4, #4]
 8006096:	2100      	movs	r1, #0
 8006098:	4630      	mov	r0, r6
 800609a:	f7fa f899 	bl	80001d0 <memchr>
 800609e:	b108      	cbz	r0, 80060a4 <_printf_i+0x1e4>
 80060a0:	1b80      	subs	r0, r0, r6
 80060a2:	6060      	str	r0, [r4, #4]
 80060a4:	6863      	ldr	r3, [r4, #4]
 80060a6:	6123      	str	r3, [r4, #16]
 80060a8:	2300      	movs	r3, #0
 80060aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060ae:	e7aa      	b.n	8006006 <_printf_i+0x146>
 80060b0:	6923      	ldr	r3, [r4, #16]
 80060b2:	4632      	mov	r2, r6
 80060b4:	4649      	mov	r1, r9
 80060b6:	4640      	mov	r0, r8
 80060b8:	47d0      	blx	sl
 80060ba:	3001      	adds	r0, #1
 80060bc:	d0ad      	beq.n	800601a <_printf_i+0x15a>
 80060be:	6823      	ldr	r3, [r4, #0]
 80060c0:	079b      	lsls	r3, r3, #30
 80060c2:	d413      	bmi.n	80060ec <_printf_i+0x22c>
 80060c4:	68e0      	ldr	r0, [r4, #12]
 80060c6:	9b03      	ldr	r3, [sp, #12]
 80060c8:	4298      	cmp	r0, r3
 80060ca:	bfb8      	it	lt
 80060cc:	4618      	movlt	r0, r3
 80060ce:	e7a6      	b.n	800601e <_printf_i+0x15e>
 80060d0:	2301      	movs	r3, #1
 80060d2:	4632      	mov	r2, r6
 80060d4:	4649      	mov	r1, r9
 80060d6:	4640      	mov	r0, r8
 80060d8:	47d0      	blx	sl
 80060da:	3001      	adds	r0, #1
 80060dc:	d09d      	beq.n	800601a <_printf_i+0x15a>
 80060de:	3501      	adds	r5, #1
 80060e0:	68e3      	ldr	r3, [r4, #12]
 80060e2:	9903      	ldr	r1, [sp, #12]
 80060e4:	1a5b      	subs	r3, r3, r1
 80060e6:	42ab      	cmp	r3, r5
 80060e8:	dcf2      	bgt.n	80060d0 <_printf_i+0x210>
 80060ea:	e7eb      	b.n	80060c4 <_printf_i+0x204>
 80060ec:	2500      	movs	r5, #0
 80060ee:	f104 0619 	add.w	r6, r4, #25
 80060f2:	e7f5      	b.n	80060e0 <_printf_i+0x220>
 80060f4:	080085c6 	.word	0x080085c6
 80060f8:	080085d7 	.word	0x080085d7

080060fc <std>:
 80060fc:	2300      	movs	r3, #0
 80060fe:	b510      	push	{r4, lr}
 8006100:	4604      	mov	r4, r0
 8006102:	e9c0 3300 	strd	r3, r3, [r0]
 8006106:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800610a:	6083      	str	r3, [r0, #8]
 800610c:	8181      	strh	r1, [r0, #12]
 800610e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006110:	81c2      	strh	r2, [r0, #14]
 8006112:	6183      	str	r3, [r0, #24]
 8006114:	4619      	mov	r1, r3
 8006116:	2208      	movs	r2, #8
 8006118:	305c      	adds	r0, #92	@ 0x5c
 800611a:	f000 f916 	bl	800634a <memset>
 800611e:	4b0d      	ldr	r3, [pc, #52]	@ (8006154 <std+0x58>)
 8006120:	6263      	str	r3, [r4, #36]	@ 0x24
 8006122:	4b0d      	ldr	r3, [pc, #52]	@ (8006158 <std+0x5c>)
 8006124:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006126:	4b0d      	ldr	r3, [pc, #52]	@ (800615c <std+0x60>)
 8006128:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800612a:	4b0d      	ldr	r3, [pc, #52]	@ (8006160 <std+0x64>)
 800612c:	6323      	str	r3, [r4, #48]	@ 0x30
 800612e:	4b0d      	ldr	r3, [pc, #52]	@ (8006164 <std+0x68>)
 8006130:	6224      	str	r4, [r4, #32]
 8006132:	429c      	cmp	r4, r3
 8006134:	d006      	beq.n	8006144 <std+0x48>
 8006136:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800613a:	4294      	cmp	r4, r2
 800613c:	d002      	beq.n	8006144 <std+0x48>
 800613e:	33d0      	adds	r3, #208	@ 0xd0
 8006140:	429c      	cmp	r4, r3
 8006142:	d105      	bne.n	8006150 <std+0x54>
 8006144:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800614c:	f000 b97a 	b.w	8006444 <__retarget_lock_init_recursive>
 8006150:	bd10      	pop	{r4, pc}
 8006152:	bf00      	nop
 8006154:	080062c5 	.word	0x080062c5
 8006158:	080062e7 	.word	0x080062e7
 800615c:	0800631f 	.word	0x0800631f
 8006160:	08006343 	.word	0x08006343
 8006164:	200006f4 	.word	0x200006f4

08006168 <stdio_exit_handler>:
 8006168:	4a02      	ldr	r2, [pc, #8]	@ (8006174 <stdio_exit_handler+0xc>)
 800616a:	4903      	ldr	r1, [pc, #12]	@ (8006178 <stdio_exit_handler+0x10>)
 800616c:	4803      	ldr	r0, [pc, #12]	@ (800617c <stdio_exit_handler+0x14>)
 800616e:	f000 b869 	b.w	8006244 <_fwalk_sglue>
 8006172:	bf00      	nop
 8006174:	2000000c 	.word	0x2000000c
 8006178:	08007dad 	.word	0x08007dad
 800617c:	2000001c 	.word	0x2000001c

08006180 <cleanup_stdio>:
 8006180:	6841      	ldr	r1, [r0, #4]
 8006182:	4b0c      	ldr	r3, [pc, #48]	@ (80061b4 <cleanup_stdio+0x34>)
 8006184:	4299      	cmp	r1, r3
 8006186:	b510      	push	{r4, lr}
 8006188:	4604      	mov	r4, r0
 800618a:	d001      	beq.n	8006190 <cleanup_stdio+0x10>
 800618c:	f001 fe0e 	bl	8007dac <_fflush_r>
 8006190:	68a1      	ldr	r1, [r4, #8]
 8006192:	4b09      	ldr	r3, [pc, #36]	@ (80061b8 <cleanup_stdio+0x38>)
 8006194:	4299      	cmp	r1, r3
 8006196:	d002      	beq.n	800619e <cleanup_stdio+0x1e>
 8006198:	4620      	mov	r0, r4
 800619a:	f001 fe07 	bl	8007dac <_fflush_r>
 800619e:	68e1      	ldr	r1, [r4, #12]
 80061a0:	4b06      	ldr	r3, [pc, #24]	@ (80061bc <cleanup_stdio+0x3c>)
 80061a2:	4299      	cmp	r1, r3
 80061a4:	d004      	beq.n	80061b0 <cleanup_stdio+0x30>
 80061a6:	4620      	mov	r0, r4
 80061a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061ac:	f001 bdfe 	b.w	8007dac <_fflush_r>
 80061b0:	bd10      	pop	{r4, pc}
 80061b2:	bf00      	nop
 80061b4:	200006f4 	.word	0x200006f4
 80061b8:	2000075c 	.word	0x2000075c
 80061bc:	200007c4 	.word	0x200007c4

080061c0 <global_stdio_init.part.0>:
 80061c0:	b510      	push	{r4, lr}
 80061c2:	4b0b      	ldr	r3, [pc, #44]	@ (80061f0 <global_stdio_init.part.0+0x30>)
 80061c4:	4c0b      	ldr	r4, [pc, #44]	@ (80061f4 <global_stdio_init.part.0+0x34>)
 80061c6:	4a0c      	ldr	r2, [pc, #48]	@ (80061f8 <global_stdio_init.part.0+0x38>)
 80061c8:	601a      	str	r2, [r3, #0]
 80061ca:	4620      	mov	r0, r4
 80061cc:	2200      	movs	r2, #0
 80061ce:	2104      	movs	r1, #4
 80061d0:	f7ff ff94 	bl	80060fc <std>
 80061d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80061d8:	2201      	movs	r2, #1
 80061da:	2109      	movs	r1, #9
 80061dc:	f7ff ff8e 	bl	80060fc <std>
 80061e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80061e4:	2202      	movs	r2, #2
 80061e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061ea:	2112      	movs	r1, #18
 80061ec:	f7ff bf86 	b.w	80060fc <std>
 80061f0:	2000082c 	.word	0x2000082c
 80061f4:	200006f4 	.word	0x200006f4
 80061f8:	08006169 	.word	0x08006169

080061fc <__sfp_lock_acquire>:
 80061fc:	4801      	ldr	r0, [pc, #4]	@ (8006204 <__sfp_lock_acquire+0x8>)
 80061fe:	f000 b922 	b.w	8006446 <__retarget_lock_acquire_recursive>
 8006202:	bf00      	nop
 8006204:	20000835 	.word	0x20000835

08006208 <__sfp_lock_release>:
 8006208:	4801      	ldr	r0, [pc, #4]	@ (8006210 <__sfp_lock_release+0x8>)
 800620a:	f000 b91d 	b.w	8006448 <__retarget_lock_release_recursive>
 800620e:	bf00      	nop
 8006210:	20000835 	.word	0x20000835

08006214 <__sinit>:
 8006214:	b510      	push	{r4, lr}
 8006216:	4604      	mov	r4, r0
 8006218:	f7ff fff0 	bl	80061fc <__sfp_lock_acquire>
 800621c:	6a23      	ldr	r3, [r4, #32]
 800621e:	b11b      	cbz	r3, 8006228 <__sinit+0x14>
 8006220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006224:	f7ff bff0 	b.w	8006208 <__sfp_lock_release>
 8006228:	4b04      	ldr	r3, [pc, #16]	@ (800623c <__sinit+0x28>)
 800622a:	6223      	str	r3, [r4, #32]
 800622c:	4b04      	ldr	r3, [pc, #16]	@ (8006240 <__sinit+0x2c>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d1f5      	bne.n	8006220 <__sinit+0xc>
 8006234:	f7ff ffc4 	bl	80061c0 <global_stdio_init.part.0>
 8006238:	e7f2      	b.n	8006220 <__sinit+0xc>
 800623a:	bf00      	nop
 800623c:	08006181 	.word	0x08006181
 8006240:	2000082c 	.word	0x2000082c

08006244 <_fwalk_sglue>:
 8006244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006248:	4607      	mov	r7, r0
 800624a:	4688      	mov	r8, r1
 800624c:	4614      	mov	r4, r2
 800624e:	2600      	movs	r6, #0
 8006250:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006254:	f1b9 0901 	subs.w	r9, r9, #1
 8006258:	d505      	bpl.n	8006266 <_fwalk_sglue+0x22>
 800625a:	6824      	ldr	r4, [r4, #0]
 800625c:	2c00      	cmp	r4, #0
 800625e:	d1f7      	bne.n	8006250 <_fwalk_sglue+0xc>
 8006260:	4630      	mov	r0, r6
 8006262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006266:	89ab      	ldrh	r3, [r5, #12]
 8006268:	2b01      	cmp	r3, #1
 800626a:	d907      	bls.n	800627c <_fwalk_sglue+0x38>
 800626c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006270:	3301      	adds	r3, #1
 8006272:	d003      	beq.n	800627c <_fwalk_sglue+0x38>
 8006274:	4629      	mov	r1, r5
 8006276:	4638      	mov	r0, r7
 8006278:	47c0      	blx	r8
 800627a:	4306      	orrs	r6, r0
 800627c:	3568      	adds	r5, #104	@ 0x68
 800627e:	e7e9      	b.n	8006254 <_fwalk_sglue+0x10>

08006280 <siprintf>:
 8006280:	b40e      	push	{r1, r2, r3}
 8006282:	b510      	push	{r4, lr}
 8006284:	b09d      	sub	sp, #116	@ 0x74
 8006286:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006288:	9002      	str	r0, [sp, #8]
 800628a:	9006      	str	r0, [sp, #24]
 800628c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006290:	480a      	ldr	r0, [pc, #40]	@ (80062bc <siprintf+0x3c>)
 8006292:	9107      	str	r1, [sp, #28]
 8006294:	9104      	str	r1, [sp, #16]
 8006296:	490a      	ldr	r1, [pc, #40]	@ (80062c0 <siprintf+0x40>)
 8006298:	f853 2b04 	ldr.w	r2, [r3], #4
 800629c:	9105      	str	r1, [sp, #20]
 800629e:	2400      	movs	r4, #0
 80062a0:	a902      	add	r1, sp, #8
 80062a2:	6800      	ldr	r0, [r0, #0]
 80062a4:	9301      	str	r3, [sp, #4]
 80062a6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80062a8:	f001 fc00 	bl	8007aac <_svfiprintf_r>
 80062ac:	9b02      	ldr	r3, [sp, #8]
 80062ae:	701c      	strb	r4, [r3, #0]
 80062b0:	b01d      	add	sp, #116	@ 0x74
 80062b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062b6:	b003      	add	sp, #12
 80062b8:	4770      	bx	lr
 80062ba:	bf00      	nop
 80062bc:	20000018 	.word	0x20000018
 80062c0:	ffff0208 	.word	0xffff0208

080062c4 <__sread>:
 80062c4:	b510      	push	{r4, lr}
 80062c6:	460c      	mov	r4, r1
 80062c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062cc:	f000 f86c 	bl	80063a8 <_read_r>
 80062d0:	2800      	cmp	r0, #0
 80062d2:	bfab      	itete	ge
 80062d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80062d6:	89a3      	ldrhlt	r3, [r4, #12]
 80062d8:	181b      	addge	r3, r3, r0
 80062da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80062de:	bfac      	ite	ge
 80062e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80062e2:	81a3      	strhlt	r3, [r4, #12]
 80062e4:	bd10      	pop	{r4, pc}

080062e6 <__swrite>:
 80062e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062ea:	461f      	mov	r7, r3
 80062ec:	898b      	ldrh	r3, [r1, #12]
 80062ee:	05db      	lsls	r3, r3, #23
 80062f0:	4605      	mov	r5, r0
 80062f2:	460c      	mov	r4, r1
 80062f4:	4616      	mov	r6, r2
 80062f6:	d505      	bpl.n	8006304 <__swrite+0x1e>
 80062f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062fc:	2302      	movs	r3, #2
 80062fe:	2200      	movs	r2, #0
 8006300:	f000 f840 	bl	8006384 <_lseek_r>
 8006304:	89a3      	ldrh	r3, [r4, #12]
 8006306:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800630a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800630e:	81a3      	strh	r3, [r4, #12]
 8006310:	4632      	mov	r2, r6
 8006312:	463b      	mov	r3, r7
 8006314:	4628      	mov	r0, r5
 8006316:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800631a:	f000 b857 	b.w	80063cc <_write_r>

0800631e <__sseek>:
 800631e:	b510      	push	{r4, lr}
 8006320:	460c      	mov	r4, r1
 8006322:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006326:	f000 f82d 	bl	8006384 <_lseek_r>
 800632a:	1c43      	adds	r3, r0, #1
 800632c:	89a3      	ldrh	r3, [r4, #12]
 800632e:	bf15      	itete	ne
 8006330:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006332:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006336:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800633a:	81a3      	strheq	r3, [r4, #12]
 800633c:	bf18      	it	ne
 800633e:	81a3      	strhne	r3, [r4, #12]
 8006340:	bd10      	pop	{r4, pc}

08006342 <__sclose>:
 8006342:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006346:	f000 b80d 	b.w	8006364 <_close_r>

0800634a <memset>:
 800634a:	4402      	add	r2, r0
 800634c:	4603      	mov	r3, r0
 800634e:	4293      	cmp	r3, r2
 8006350:	d100      	bne.n	8006354 <memset+0xa>
 8006352:	4770      	bx	lr
 8006354:	f803 1b01 	strb.w	r1, [r3], #1
 8006358:	e7f9      	b.n	800634e <memset+0x4>
	...

0800635c <_localeconv_r>:
 800635c:	4800      	ldr	r0, [pc, #0]	@ (8006360 <_localeconv_r+0x4>)
 800635e:	4770      	bx	lr
 8006360:	20000158 	.word	0x20000158

08006364 <_close_r>:
 8006364:	b538      	push	{r3, r4, r5, lr}
 8006366:	4d06      	ldr	r5, [pc, #24]	@ (8006380 <_close_r+0x1c>)
 8006368:	2300      	movs	r3, #0
 800636a:	4604      	mov	r4, r0
 800636c:	4608      	mov	r0, r1
 800636e:	602b      	str	r3, [r5, #0]
 8006370:	f7fb f931 	bl	80015d6 <_close>
 8006374:	1c43      	adds	r3, r0, #1
 8006376:	d102      	bne.n	800637e <_close_r+0x1a>
 8006378:	682b      	ldr	r3, [r5, #0]
 800637a:	b103      	cbz	r3, 800637e <_close_r+0x1a>
 800637c:	6023      	str	r3, [r4, #0]
 800637e:	bd38      	pop	{r3, r4, r5, pc}
 8006380:	20000830 	.word	0x20000830

08006384 <_lseek_r>:
 8006384:	b538      	push	{r3, r4, r5, lr}
 8006386:	4d07      	ldr	r5, [pc, #28]	@ (80063a4 <_lseek_r+0x20>)
 8006388:	4604      	mov	r4, r0
 800638a:	4608      	mov	r0, r1
 800638c:	4611      	mov	r1, r2
 800638e:	2200      	movs	r2, #0
 8006390:	602a      	str	r2, [r5, #0]
 8006392:	461a      	mov	r2, r3
 8006394:	f7fb f946 	bl	8001624 <_lseek>
 8006398:	1c43      	adds	r3, r0, #1
 800639a:	d102      	bne.n	80063a2 <_lseek_r+0x1e>
 800639c:	682b      	ldr	r3, [r5, #0]
 800639e:	b103      	cbz	r3, 80063a2 <_lseek_r+0x1e>
 80063a0:	6023      	str	r3, [r4, #0]
 80063a2:	bd38      	pop	{r3, r4, r5, pc}
 80063a4:	20000830 	.word	0x20000830

080063a8 <_read_r>:
 80063a8:	b538      	push	{r3, r4, r5, lr}
 80063aa:	4d07      	ldr	r5, [pc, #28]	@ (80063c8 <_read_r+0x20>)
 80063ac:	4604      	mov	r4, r0
 80063ae:	4608      	mov	r0, r1
 80063b0:	4611      	mov	r1, r2
 80063b2:	2200      	movs	r2, #0
 80063b4:	602a      	str	r2, [r5, #0]
 80063b6:	461a      	mov	r2, r3
 80063b8:	f7fb f8d4 	bl	8001564 <_read>
 80063bc:	1c43      	adds	r3, r0, #1
 80063be:	d102      	bne.n	80063c6 <_read_r+0x1e>
 80063c0:	682b      	ldr	r3, [r5, #0]
 80063c2:	b103      	cbz	r3, 80063c6 <_read_r+0x1e>
 80063c4:	6023      	str	r3, [r4, #0]
 80063c6:	bd38      	pop	{r3, r4, r5, pc}
 80063c8:	20000830 	.word	0x20000830

080063cc <_write_r>:
 80063cc:	b538      	push	{r3, r4, r5, lr}
 80063ce:	4d07      	ldr	r5, [pc, #28]	@ (80063ec <_write_r+0x20>)
 80063d0:	4604      	mov	r4, r0
 80063d2:	4608      	mov	r0, r1
 80063d4:	4611      	mov	r1, r2
 80063d6:	2200      	movs	r2, #0
 80063d8:	602a      	str	r2, [r5, #0]
 80063da:	461a      	mov	r2, r3
 80063dc:	f7fb f8df 	bl	800159e <_write>
 80063e0:	1c43      	adds	r3, r0, #1
 80063e2:	d102      	bne.n	80063ea <_write_r+0x1e>
 80063e4:	682b      	ldr	r3, [r5, #0]
 80063e6:	b103      	cbz	r3, 80063ea <_write_r+0x1e>
 80063e8:	6023      	str	r3, [r4, #0]
 80063ea:	bd38      	pop	{r3, r4, r5, pc}
 80063ec:	20000830 	.word	0x20000830

080063f0 <__errno>:
 80063f0:	4b01      	ldr	r3, [pc, #4]	@ (80063f8 <__errno+0x8>)
 80063f2:	6818      	ldr	r0, [r3, #0]
 80063f4:	4770      	bx	lr
 80063f6:	bf00      	nop
 80063f8:	20000018 	.word	0x20000018

080063fc <__libc_init_array>:
 80063fc:	b570      	push	{r4, r5, r6, lr}
 80063fe:	4d0d      	ldr	r5, [pc, #52]	@ (8006434 <__libc_init_array+0x38>)
 8006400:	4c0d      	ldr	r4, [pc, #52]	@ (8006438 <__libc_init_array+0x3c>)
 8006402:	1b64      	subs	r4, r4, r5
 8006404:	10a4      	asrs	r4, r4, #2
 8006406:	2600      	movs	r6, #0
 8006408:	42a6      	cmp	r6, r4
 800640a:	d109      	bne.n	8006420 <__libc_init_array+0x24>
 800640c:	4d0b      	ldr	r5, [pc, #44]	@ (800643c <__libc_init_array+0x40>)
 800640e:	4c0c      	ldr	r4, [pc, #48]	@ (8006440 <__libc_init_array+0x44>)
 8006410:	f002 f86a 	bl	80084e8 <_init>
 8006414:	1b64      	subs	r4, r4, r5
 8006416:	10a4      	asrs	r4, r4, #2
 8006418:	2600      	movs	r6, #0
 800641a:	42a6      	cmp	r6, r4
 800641c:	d105      	bne.n	800642a <__libc_init_array+0x2e>
 800641e:	bd70      	pop	{r4, r5, r6, pc}
 8006420:	f855 3b04 	ldr.w	r3, [r5], #4
 8006424:	4798      	blx	r3
 8006426:	3601      	adds	r6, #1
 8006428:	e7ee      	b.n	8006408 <__libc_init_array+0xc>
 800642a:	f855 3b04 	ldr.w	r3, [r5], #4
 800642e:	4798      	blx	r3
 8006430:	3601      	adds	r6, #1
 8006432:	e7f2      	b.n	800641a <__libc_init_array+0x1e>
 8006434:	08008934 	.word	0x08008934
 8006438:	08008934 	.word	0x08008934
 800643c:	08008934 	.word	0x08008934
 8006440:	08008938 	.word	0x08008938

08006444 <__retarget_lock_init_recursive>:
 8006444:	4770      	bx	lr

08006446 <__retarget_lock_acquire_recursive>:
 8006446:	4770      	bx	lr

08006448 <__retarget_lock_release_recursive>:
 8006448:	4770      	bx	lr

0800644a <quorem>:
 800644a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800644e:	6903      	ldr	r3, [r0, #16]
 8006450:	690c      	ldr	r4, [r1, #16]
 8006452:	42a3      	cmp	r3, r4
 8006454:	4607      	mov	r7, r0
 8006456:	db7e      	blt.n	8006556 <quorem+0x10c>
 8006458:	3c01      	subs	r4, #1
 800645a:	f101 0814 	add.w	r8, r1, #20
 800645e:	00a3      	lsls	r3, r4, #2
 8006460:	f100 0514 	add.w	r5, r0, #20
 8006464:	9300      	str	r3, [sp, #0]
 8006466:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800646a:	9301      	str	r3, [sp, #4]
 800646c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006470:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006474:	3301      	adds	r3, #1
 8006476:	429a      	cmp	r2, r3
 8006478:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800647c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006480:	d32e      	bcc.n	80064e0 <quorem+0x96>
 8006482:	f04f 0a00 	mov.w	sl, #0
 8006486:	46c4      	mov	ip, r8
 8006488:	46ae      	mov	lr, r5
 800648a:	46d3      	mov	fp, sl
 800648c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006490:	b298      	uxth	r0, r3
 8006492:	fb06 a000 	mla	r0, r6, r0, sl
 8006496:	0c02      	lsrs	r2, r0, #16
 8006498:	0c1b      	lsrs	r3, r3, #16
 800649a:	fb06 2303 	mla	r3, r6, r3, r2
 800649e:	f8de 2000 	ldr.w	r2, [lr]
 80064a2:	b280      	uxth	r0, r0
 80064a4:	b292      	uxth	r2, r2
 80064a6:	1a12      	subs	r2, r2, r0
 80064a8:	445a      	add	r2, fp
 80064aa:	f8de 0000 	ldr.w	r0, [lr]
 80064ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80064b8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80064bc:	b292      	uxth	r2, r2
 80064be:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80064c2:	45e1      	cmp	r9, ip
 80064c4:	f84e 2b04 	str.w	r2, [lr], #4
 80064c8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80064cc:	d2de      	bcs.n	800648c <quorem+0x42>
 80064ce:	9b00      	ldr	r3, [sp, #0]
 80064d0:	58eb      	ldr	r3, [r5, r3]
 80064d2:	b92b      	cbnz	r3, 80064e0 <quorem+0x96>
 80064d4:	9b01      	ldr	r3, [sp, #4]
 80064d6:	3b04      	subs	r3, #4
 80064d8:	429d      	cmp	r5, r3
 80064da:	461a      	mov	r2, r3
 80064dc:	d32f      	bcc.n	800653e <quorem+0xf4>
 80064de:	613c      	str	r4, [r7, #16]
 80064e0:	4638      	mov	r0, r7
 80064e2:	f001 f97f 	bl	80077e4 <__mcmp>
 80064e6:	2800      	cmp	r0, #0
 80064e8:	db25      	blt.n	8006536 <quorem+0xec>
 80064ea:	4629      	mov	r1, r5
 80064ec:	2000      	movs	r0, #0
 80064ee:	f858 2b04 	ldr.w	r2, [r8], #4
 80064f2:	f8d1 c000 	ldr.w	ip, [r1]
 80064f6:	fa1f fe82 	uxth.w	lr, r2
 80064fa:	fa1f f38c 	uxth.w	r3, ip
 80064fe:	eba3 030e 	sub.w	r3, r3, lr
 8006502:	4403      	add	r3, r0
 8006504:	0c12      	lsrs	r2, r2, #16
 8006506:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800650a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800650e:	b29b      	uxth	r3, r3
 8006510:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006514:	45c1      	cmp	r9, r8
 8006516:	f841 3b04 	str.w	r3, [r1], #4
 800651a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800651e:	d2e6      	bcs.n	80064ee <quorem+0xa4>
 8006520:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006524:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006528:	b922      	cbnz	r2, 8006534 <quorem+0xea>
 800652a:	3b04      	subs	r3, #4
 800652c:	429d      	cmp	r5, r3
 800652e:	461a      	mov	r2, r3
 8006530:	d30b      	bcc.n	800654a <quorem+0x100>
 8006532:	613c      	str	r4, [r7, #16]
 8006534:	3601      	adds	r6, #1
 8006536:	4630      	mov	r0, r6
 8006538:	b003      	add	sp, #12
 800653a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800653e:	6812      	ldr	r2, [r2, #0]
 8006540:	3b04      	subs	r3, #4
 8006542:	2a00      	cmp	r2, #0
 8006544:	d1cb      	bne.n	80064de <quorem+0x94>
 8006546:	3c01      	subs	r4, #1
 8006548:	e7c6      	b.n	80064d8 <quorem+0x8e>
 800654a:	6812      	ldr	r2, [r2, #0]
 800654c:	3b04      	subs	r3, #4
 800654e:	2a00      	cmp	r2, #0
 8006550:	d1ef      	bne.n	8006532 <quorem+0xe8>
 8006552:	3c01      	subs	r4, #1
 8006554:	e7ea      	b.n	800652c <quorem+0xe2>
 8006556:	2000      	movs	r0, #0
 8006558:	e7ee      	b.n	8006538 <quorem+0xee>
 800655a:	0000      	movs	r0, r0
 800655c:	0000      	movs	r0, r0
	...

08006560 <_dtoa_r>:
 8006560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006564:	69c7      	ldr	r7, [r0, #28]
 8006566:	b097      	sub	sp, #92	@ 0x5c
 8006568:	ed8d 0b04 	vstr	d0, [sp, #16]
 800656c:	ec55 4b10 	vmov	r4, r5, d0
 8006570:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006572:	9107      	str	r1, [sp, #28]
 8006574:	4681      	mov	r9, r0
 8006576:	920c      	str	r2, [sp, #48]	@ 0x30
 8006578:	9311      	str	r3, [sp, #68]	@ 0x44
 800657a:	b97f      	cbnz	r7, 800659c <_dtoa_r+0x3c>
 800657c:	2010      	movs	r0, #16
 800657e:	f000 fe09 	bl	8007194 <malloc>
 8006582:	4602      	mov	r2, r0
 8006584:	f8c9 001c 	str.w	r0, [r9, #28]
 8006588:	b920      	cbnz	r0, 8006594 <_dtoa_r+0x34>
 800658a:	4ba9      	ldr	r3, [pc, #676]	@ (8006830 <_dtoa_r+0x2d0>)
 800658c:	21ef      	movs	r1, #239	@ 0xef
 800658e:	48a9      	ldr	r0, [pc, #676]	@ (8006834 <_dtoa_r+0x2d4>)
 8006590:	f001 fc6c 	bl	8007e6c <__assert_func>
 8006594:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006598:	6007      	str	r7, [r0, #0]
 800659a:	60c7      	str	r7, [r0, #12]
 800659c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80065a0:	6819      	ldr	r1, [r3, #0]
 80065a2:	b159      	cbz	r1, 80065bc <_dtoa_r+0x5c>
 80065a4:	685a      	ldr	r2, [r3, #4]
 80065a6:	604a      	str	r2, [r1, #4]
 80065a8:	2301      	movs	r3, #1
 80065aa:	4093      	lsls	r3, r2
 80065ac:	608b      	str	r3, [r1, #8]
 80065ae:	4648      	mov	r0, r9
 80065b0:	f000 fee6 	bl	8007380 <_Bfree>
 80065b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80065b8:	2200      	movs	r2, #0
 80065ba:	601a      	str	r2, [r3, #0]
 80065bc:	1e2b      	subs	r3, r5, #0
 80065be:	bfb9      	ittee	lt
 80065c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80065c4:	9305      	strlt	r3, [sp, #20]
 80065c6:	2300      	movge	r3, #0
 80065c8:	6033      	strge	r3, [r6, #0]
 80065ca:	9f05      	ldr	r7, [sp, #20]
 80065cc:	4b9a      	ldr	r3, [pc, #616]	@ (8006838 <_dtoa_r+0x2d8>)
 80065ce:	bfbc      	itt	lt
 80065d0:	2201      	movlt	r2, #1
 80065d2:	6032      	strlt	r2, [r6, #0]
 80065d4:	43bb      	bics	r3, r7
 80065d6:	d112      	bne.n	80065fe <_dtoa_r+0x9e>
 80065d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80065da:	f242 730f 	movw	r3, #9999	@ 0x270f
 80065de:	6013      	str	r3, [r2, #0]
 80065e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80065e4:	4323      	orrs	r3, r4
 80065e6:	f000 855a 	beq.w	800709e <_dtoa_r+0xb3e>
 80065ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80065ec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800684c <_dtoa_r+0x2ec>
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f000 855c 	beq.w	80070ae <_dtoa_r+0xb4e>
 80065f6:	f10a 0303 	add.w	r3, sl, #3
 80065fa:	f000 bd56 	b.w	80070aa <_dtoa_r+0xb4a>
 80065fe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006602:	2200      	movs	r2, #0
 8006604:	ec51 0b17 	vmov	r0, r1, d7
 8006608:	2300      	movs	r3, #0
 800660a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800660e:	f7fa fa5b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006612:	4680      	mov	r8, r0
 8006614:	b158      	cbz	r0, 800662e <_dtoa_r+0xce>
 8006616:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006618:	2301      	movs	r3, #1
 800661a:	6013      	str	r3, [r2, #0]
 800661c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800661e:	b113      	cbz	r3, 8006626 <_dtoa_r+0xc6>
 8006620:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006622:	4b86      	ldr	r3, [pc, #536]	@ (800683c <_dtoa_r+0x2dc>)
 8006624:	6013      	str	r3, [r2, #0]
 8006626:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006850 <_dtoa_r+0x2f0>
 800662a:	f000 bd40 	b.w	80070ae <_dtoa_r+0xb4e>
 800662e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006632:	aa14      	add	r2, sp, #80	@ 0x50
 8006634:	a915      	add	r1, sp, #84	@ 0x54
 8006636:	4648      	mov	r0, r9
 8006638:	f001 f984 	bl	8007944 <__d2b>
 800663c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006640:	9002      	str	r0, [sp, #8]
 8006642:	2e00      	cmp	r6, #0
 8006644:	d078      	beq.n	8006738 <_dtoa_r+0x1d8>
 8006646:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006648:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800664c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006650:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006654:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006658:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800665c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006660:	4619      	mov	r1, r3
 8006662:	2200      	movs	r2, #0
 8006664:	4b76      	ldr	r3, [pc, #472]	@ (8006840 <_dtoa_r+0x2e0>)
 8006666:	f7f9 fe0f 	bl	8000288 <__aeabi_dsub>
 800666a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006818 <_dtoa_r+0x2b8>)
 800666c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006670:	f7f9 ffc2 	bl	80005f8 <__aeabi_dmul>
 8006674:	a36a      	add	r3, pc, #424	@ (adr r3, 8006820 <_dtoa_r+0x2c0>)
 8006676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800667a:	f7f9 fe07 	bl	800028c <__adddf3>
 800667e:	4604      	mov	r4, r0
 8006680:	4630      	mov	r0, r6
 8006682:	460d      	mov	r5, r1
 8006684:	f7f9 ff4e 	bl	8000524 <__aeabi_i2d>
 8006688:	a367      	add	r3, pc, #412	@ (adr r3, 8006828 <_dtoa_r+0x2c8>)
 800668a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668e:	f7f9 ffb3 	bl	80005f8 <__aeabi_dmul>
 8006692:	4602      	mov	r2, r0
 8006694:	460b      	mov	r3, r1
 8006696:	4620      	mov	r0, r4
 8006698:	4629      	mov	r1, r5
 800669a:	f7f9 fdf7 	bl	800028c <__adddf3>
 800669e:	4604      	mov	r4, r0
 80066a0:	460d      	mov	r5, r1
 80066a2:	f7fa fa59 	bl	8000b58 <__aeabi_d2iz>
 80066a6:	2200      	movs	r2, #0
 80066a8:	4607      	mov	r7, r0
 80066aa:	2300      	movs	r3, #0
 80066ac:	4620      	mov	r0, r4
 80066ae:	4629      	mov	r1, r5
 80066b0:	f7fa fa14 	bl	8000adc <__aeabi_dcmplt>
 80066b4:	b140      	cbz	r0, 80066c8 <_dtoa_r+0x168>
 80066b6:	4638      	mov	r0, r7
 80066b8:	f7f9 ff34 	bl	8000524 <__aeabi_i2d>
 80066bc:	4622      	mov	r2, r4
 80066be:	462b      	mov	r3, r5
 80066c0:	f7fa fa02 	bl	8000ac8 <__aeabi_dcmpeq>
 80066c4:	b900      	cbnz	r0, 80066c8 <_dtoa_r+0x168>
 80066c6:	3f01      	subs	r7, #1
 80066c8:	2f16      	cmp	r7, #22
 80066ca:	d852      	bhi.n	8006772 <_dtoa_r+0x212>
 80066cc:	4b5d      	ldr	r3, [pc, #372]	@ (8006844 <_dtoa_r+0x2e4>)
 80066ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80066d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80066da:	f7fa f9ff 	bl	8000adc <__aeabi_dcmplt>
 80066de:	2800      	cmp	r0, #0
 80066e0:	d049      	beq.n	8006776 <_dtoa_r+0x216>
 80066e2:	3f01      	subs	r7, #1
 80066e4:	2300      	movs	r3, #0
 80066e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80066e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80066ea:	1b9b      	subs	r3, r3, r6
 80066ec:	1e5a      	subs	r2, r3, #1
 80066ee:	bf45      	ittet	mi
 80066f0:	f1c3 0301 	rsbmi	r3, r3, #1
 80066f4:	9300      	strmi	r3, [sp, #0]
 80066f6:	2300      	movpl	r3, #0
 80066f8:	2300      	movmi	r3, #0
 80066fa:	9206      	str	r2, [sp, #24]
 80066fc:	bf54      	ite	pl
 80066fe:	9300      	strpl	r3, [sp, #0]
 8006700:	9306      	strmi	r3, [sp, #24]
 8006702:	2f00      	cmp	r7, #0
 8006704:	db39      	blt.n	800677a <_dtoa_r+0x21a>
 8006706:	9b06      	ldr	r3, [sp, #24]
 8006708:	970d      	str	r7, [sp, #52]	@ 0x34
 800670a:	443b      	add	r3, r7
 800670c:	9306      	str	r3, [sp, #24]
 800670e:	2300      	movs	r3, #0
 8006710:	9308      	str	r3, [sp, #32]
 8006712:	9b07      	ldr	r3, [sp, #28]
 8006714:	2b09      	cmp	r3, #9
 8006716:	d863      	bhi.n	80067e0 <_dtoa_r+0x280>
 8006718:	2b05      	cmp	r3, #5
 800671a:	bfc4      	itt	gt
 800671c:	3b04      	subgt	r3, #4
 800671e:	9307      	strgt	r3, [sp, #28]
 8006720:	9b07      	ldr	r3, [sp, #28]
 8006722:	f1a3 0302 	sub.w	r3, r3, #2
 8006726:	bfcc      	ite	gt
 8006728:	2400      	movgt	r4, #0
 800672a:	2401      	movle	r4, #1
 800672c:	2b03      	cmp	r3, #3
 800672e:	d863      	bhi.n	80067f8 <_dtoa_r+0x298>
 8006730:	e8df f003 	tbb	[pc, r3]
 8006734:	2b375452 	.word	0x2b375452
 8006738:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800673c:	441e      	add	r6, r3
 800673e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006742:	2b20      	cmp	r3, #32
 8006744:	bfc1      	itttt	gt
 8006746:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800674a:	409f      	lslgt	r7, r3
 800674c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006750:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006754:	bfd6      	itet	le
 8006756:	f1c3 0320 	rsble	r3, r3, #32
 800675a:	ea47 0003 	orrgt.w	r0, r7, r3
 800675e:	fa04 f003 	lslle.w	r0, r4, r3
 8006762:	f7f9 fecf 	bl	8000504 <__aeabi_ui2d>
 8006766:	2201      	movs	r2, #1
 8006768:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800676c:	3e01      	subs	r6, #1
 800676e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006770:	e776      	b.n	8006660 <_dtoa_r+0x100>
 8006772:	2301      	movs	r3, #1
 8006774:	e7b7      	b.n	80066e6 <_dtoa_r+0x186>
 8006776:	9010      	str	r0, [sp, #64]	@ 0x40
 8006778:	e7b6      	b.n	80066e8 <_dtoa_r+0x188>
 800677a:	9b00      	ldr	r3, [sp, #0]
 800677c:	1bdb      	subs	r3, r3, r7
 800677e:	9300      	str	r3, [sp, #0]
 8006780:	427b      	negs	r3, r7
 8006782:	9308      	str	r3, [sp, #32]
 8006784:	2300      	movs	r3, #0
 8006786:	930d      	str	r3, [sp, #52]	@ 0x34
 8006788:	e7c3      	b.n	8006712 <_dtoa_r+0x1b2>
 800678a:	2301      	movs	r3, #1
 800678c:	9309      	str	r3, [sp, #36]	@ 0x24
 800678e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006790:	eb07 0b03 	add.w	fp, r7, r3
 8006794:	f10b 0301 	add.w	r3, fp, #1
 8006798:	2b01      	cmp	r3, #1
 800679a:	9303      	str	r3, [sp, #12]
 800679c:	bfb8      	it	lt
 800679e:	2301      	movlt	r3, #1
 80067a0:	e006      	b.n	80067b0 <_dtoa_r+0x250>
 80067a2:	2301      	movs	r3, #1
 80067a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80067a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	dd28      	ble.n	80067fe <_dtoa_r+0x29e>
 80067ac:	469b      	mov	fp, r3
 80067ae:	9303      	str	r3, [sp, #12]
 80067b0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80067b4:	2100      	movs	r1, #0
 80067b6:	2204      	movs	r2, #4
 80067b8:	f102 0514 	add.w	r5, r2, #20
 80067bc:	429d      	cmp	r5, r3
 80067be:	d926      	bls.n	800680e <_dtoa_r+0x2ae>
 80067c0:	6041      	str	r1, [r0, #4]
 80067c2:	4648      	mov	r0, r9
 80067c4:	f000 fd9c 	bl	8007300 <_Balloc>
 80067c8:	4682      	mov	sl, r0
 80067ca:	2800      	cmp	r0, #0
 80067cc:	d142      	bne.n	8006854 <_dtoa_r+0x2f4>
 80067ce:	4b1e      	ldr	r3, [pc, #120]	@ (8006848 <_dtoa_r+0x2e8>)
 80067d0:	4602      	mov	r2, r0
 80067d2:	f240 11af 	movw	r1, #431	@ 0x1af
 80067d6:	e6da      	b.n	800658e <_dtoa_r+0x2e>
 80067d8:	2300      	movs	r3, #0
 80067da:	e7e3      	b.n	80067a4 <_dtoa_r+0x244>
 80067dc:	2300      	movs	r3, #0
 80067de:	e7d5      	b.n	800678c <_dtoa_r+0x22c>
 80067e0:	2401      	movs	r4, #1
 80067e2:	2300      	movs	r3, #0
 80067e4:	9307      	str	r3, [sp, #28]
 80067e6:	9409      	str	r4, [sp, #36]	@ 0x24
 80067e8:	f04f 3bff 	mov.w	fp, #4294967295
 80067ec:	2200      	movs	r2, #0
 80067ee:	f8cd b00c 	str.w	fp, [sp, #12]
 80067f2:	2312      	movs	r3, #18
 80067f4:	920c      	str	r2, [sp, #48]	@ 0x30
 80067f6:	e7db      	b.n	80067b0 <_dtoa_r+0x250>
 80067f8:	2301      	movs	r3, #1
 80067fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80067fc:	e7f4      	b.n	80067e8 <_dtoa_r+0x288>
 80067fe:	f04f 0b01 	mov.w	fp, #1
 8006802:	f8cd b00c 	str.w	fp, [sp, #12]
 8006806:	465b      	mov	r3, fp
 8006808:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800680c:	e7d0      	b.n	80067b0 <_dtoa_r+0x250>
 800680e:	3101      	adds	r1, #1
 8006810:	0052      	lsls	r2, r2, #1
 8006812:	e7d1      	b.n	80067b8 <_dtoa_r+0x258>
 8006814:	f3af 8000 	nop.w
 8006818:	636f4361 	.word	0x636f4361
 800681c:	3fd287a7 	.word	0x3fd287a7
 8006820:	8b60c8b3 	.word	0x8b60c8b3
 8006824:	3fc68a28 	.word	0x3fc68a28
 8006828:	509f79fb 	.word	0x509f79fb
 800682c:	3fd34413 	.word	0x3fd34413
 8006830:	080085f5 	.word	0x080085f5
 8006834:	0800860c 	.word	0x0800860c
 8006838:	7ff00000 	.word	0x7ff00000
 800683c:	080085c5 	.word	0x080085c5
 8006840:	3ff80000 	.word	0x3ff80000
 8006844:	08008760 	.word	0x08008760
 8006848:	08008664 	.word	0x08008664
 800684c:	080085f1 	.word	0x080085f1
 8006850:	080085c4 	.word	0x080085c4
 8006854:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006858:	6018      	str	r0, [r3, #0]
 800685a:	9b03      	ldr	r3, [sp, #12]
 800685c:	2b0e      	cmp	r3, #14
 800685e:	f200 80a1 	bhi.w	80069a4 <_dtoa_r+0x444>
 8006862:	2c00      	cmp	r4, #0
 8006864:	f000 809e 	beq.w	80069a4 <_dtoa_r+0x444>
 8006868:	2f00      	cmp	r7, #0
 800686a:	dd33      	ble.n	80068d4 <_dtoa_r+0x374>
 800686c:	4b9c      	ldr	r3, [pc, #624]	@ (8006ae0 <_dtoa_r+0x580>)
 800686e:	f007 020f 	and.w	r2, r7, #15
 8006872:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006876:	ed93 7b00 	vldr	d7, [r3]
 800687a:	05f8      	lsls	r0, r7, #23
 800687c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006880:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006884:	d516      	bpl.n	80068b4 <_dtoa_r+0x354>
 8006886:	4b97      	ldr	r3, [pc, #604]	@ (8006ae4 <_dtoa_r+0x584>)
 8006888:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800688c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006890:	f7f9 ffdc 	bl	800084c <__aeabi_ddiv>
 8006894:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006898:	f004 040f 	and.w	r4, r4, #15
 800689c:	2603      	movs	r6, #3
 800689e:	4d91      	ldr	r5, [pc, #580]	@ (8006ae4 <_dtoa_r+0x584>)
 80068a0:	b954      	cbnz	r4, 80068b8 <_dtoa_r+0x358>
 80068a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80068a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068aa:	f7f9 ffcf 	bl	800084c <__aeabi_ddiv>
 80068ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068b2:	e028      	b.n	8006906 <_dtoa_r+0x3a6>
 80068b4:	2602      	movs	r6, #2
 80068b6:	e7f2      	b.n	800689e <_dtoa_r+0x33e>
 80068b8:	07e1      	lsls	r1, r4, #31
 80068ba:	d508      	bpl.n	80068ce <_dtoa_r+0x36e>
 80068bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80068c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80068c4:	f7f9 fe98 	bl	80005f8 <__aeabi_dmul>
 80068c8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80068cc:	3601      	adds	r6, #1
 80068ce:	1064      	asrs	r4, r4, #1
 80068d0:	3508      	adds	r5, #8
 80068d2:	e7e5      	b.n	80068a0 <_dtoa_r+0x340>
 80068d4:	f000 80af 	beq.w	8006a36 <_dtoa_r+0x4d6>
 80068d8:	427c      	negs	r4, r7
 80068da:	4b81      	ldr	r3, [pc, #516]	@ (8006ae0 <_dtoa_r+0x580>)
 80068dc:	4d81      	ldr	r5, [pc, #516]	@ (8006ae4 <_dtoa_r+0x584>)
 80068de:	f004 020f 	and.w	r2, r4, #15
 80068e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80068e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80068ee:	f7f9 fe83 	bl	80005f8 <__aeabi_dmul>
 80068f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068f6:	1124      	asrs	r4, r4, #4
 80068f8:	2300      	movs	r3, #0
 80068fa:	2602      	movs	r6, #2
 80068fc:	2c00      	cmp	r4, #0
 80068fe:	f040 808f 	bne.w	8006a20 <_dtoa_r+0x4c0>
 8006902:	2b00      	cmp	r3, #0
 8006904:	d1d3      	bne.n	80068ae <_dtoa_r+0x34e>
 8006906:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006908:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800690c:	2b00      	cmp	r3, #0
 800690e:	f000 8094 	beq.w	8006a3a <_dtoa_r+0x4da>
 8006912:	4b75      	ldr	r3, [pc, #468]	@ (8006ae8 <_dtoa_r+0x588>)
 8006914:	2200      	movs	r2, #0
 8006916:	4620      	mov	r0, r4
 8006918:	4629      	mov	r1, r5
 800691a:	f7fa f8df 	bl	8000adc <__aeabi_dcmplt>
 800691e:	2800      	cmp	r0, #0
 8006920:	f000 808b 	beq.w	8006a3a <_dtoa_r+0x4da>
 8006924:	9b03      	ldr	r3, [sp, #12]
 8006926:	2b00      	cmp	r3, #0
 8006928:	f000 8087 	beq.w	8006a3a <_dtoa_r+0x4da>
 800692c:	f1bb 0f00 	cmp.w	fp, #0
 8006930:	dd34      	ble.n	800699c <_dtoa_r+0x43c>
 8006932:	4620      	mov	r0, r4
 8006934:	4b6d      	ldr	r3, [pc, #436]	@ (8006aec <_dtoa_r+0x58c>)
 8006936:	2200      	movs	r2, #0
 8006938:	4629      	mov	r1, r5
 800693a:	f7f9 fe5d 	bl	80005f8 <__aeabi_dmul>
 800693e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006942:	f107 38ff 	add.w	r8, r7, #4294967295
 8006946:	3601      	adds	r6, #1
 8006948:	465c      	mov	r4, fp
 800694a:	4630      	mov	r0, r6
 800694c:	f7f9 fdea 	bl	8000524 <__aeabi_i2d>
 8006950:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006954:	f7f9 fe50 	bl	80005f8 <__aeabi_dmul>
 8006958:	4b65      	ldr	r3, [pc, #404]	@ (8006af0 <_dtoa_r+0x590>)
 800695a:	2200      	movs	r2, #0
 800695c:	f7f9 fc96 	bl	800028c <__adddf3>
 8006960:	4605      	mov	r5, r0
 8006962:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006966:	2c00      	cmp	r4, #0
 8006968:	d16a      	bne.n	8006a40 <_dtoa_r+0x4e0>
 800696a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800696e:	4b61      	ldr	r3, [pc, #388]	@ (8006af4 <_dtoa_r+0x594>)
 8006970:	2200      	movs	r2, #0
 8006972:	f7f9 fc89 	bl	8000288 <__aeabi_dsub>
 8006976:	4602      	mov	r2, r0
 8006978:	460b      	mov	r3, r1
 800697a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800697e:	462a      	mov	r2, r5
 8006980:	4633      	mov	r3, r6
 8006982:	f7fa f8c9 	bl	8000b18 <__aeabi_dcmpgt>
 8006986:	2800      	cmp	r0, #0
 8006988:	f040 8298 	bne.w	8006ebc <_dtoa_r+0x95c>
 800698c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006990:	462a      	mov	r2, r5
 8006992:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006996:	f7fa f8a1 	bl	8000adc <__aeabi_dcmplt>
 800699a:	bb38      	cbnz	r0, 80069ec <_dtoa_r+0x48c>
 800699c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80069a0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80069a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	f2c0 8157 	blt.w	8006c5a <_dtoa_r+0x6fa>
 80069ac:	2f0e      	cmp	r7, #14
 80069ae:	f300 8154 	bgt.w	8006c5a <_dtoa_r+0x6fa>
 80069b2:	4b4b      	ldr	r3, [pc, #300]	@ (8006ae0 <_dtoa_r+0x580>)
 80069b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80069b8:	ed93 7b00 	vldr	d7, [r3]
 80069bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80069be:	2b00      	cmp	r3, #0
 80069c0:	ed8d 7b00 	vstr	d7, [sp]
 80069c4:	f280 80e5 	bge.w	8006b92 <_dtoa_r+0x632>
 80069c8:	9b03      	ldr	r3, [sp, #12]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	f300 80e1 	bgt.w	8006b92 <_dtoa_r+0x632>
 80069d0:	d10c      	bne.n	80069ec <_dtoa_r+0x48c>
 80069d2:	4b48      	ldr	r3, [pc, #288]	@ (8006af4 <_dtoa_r+0x594>)
 80069d4:	2200      	movs	r2, #0
 80069d6:	ec51 0b17 	vmov	r0, r1, d7
 80069da:	f7f9 fe0d 	bl	80005f8 <__aeabi_dmul>
 80069de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069e2:	f7fa f88f 	bl	8000b04 <__aeabi_dcmpge>
 80069e6:	2800      	cmp	r0, #0
 80069e8:	f000 8266 	beq.w	8006eb8 <_dtoa_r+0x958>
 80069ec:	2400      	movs	r4, #0
 80069ee:	4625      	mov	r5, r4
 80069f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80069f2:	4656      	mov	r6, sl
 80069f4:	ea6f 0803 	mvn.w	r8, r3
 80069f8:	2700      	movs	r7, #0
 80069fa:	4621      	mov	r1, r4
 80069fc:	4648      	mov	r0, r9
 80069fe:	f000 fcbf 	bl	8007380 <_Bfree>
 8006a02:	2d00      	cmp	r5, #0
 8006a04:	f000 80bd 	beq.w	8006b82 <_dtoa_r+0x622>
 8006a08:	b12f      	cbz	r7, 8006a16 <_dtoa_r+0x4b6>
 8006a0a:	42af      	cmp	r7, r5
 8006a0c:	d003      	beq.n	8006a16 <_dtoa_r+0x4b6>
 8006a0e:	4639      	mov	r1, r7
 8006a10:	4648      	mov	r0, r9
 8006a12:	f000 fcb5 	bl	8007380 <_Bfree>
 8006a16:	4629      	mov	r1, r5
 8006a18:	4648      	mov	r0, r9
 8006a1a:	f000 fcb1 	bl	8007380 <_Bfree>
 8006a1e:	e0b0      	b.n	8006b82 <_dtoa_r+0x622>
 8006a20:	07e2      	lsls	r2, r4, #31
 8006a22:	d505      	bpl.n	8006a30 <_dtoa_r+0x4d0>
 8006a24:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006a28:	f7f9 fde6 	bl	80005f8 <__aeabi_dmul>
 8006a2c:	3601      	adds	r6, #1
 8006a2e:	2301      	movs	r3, #1
 8006a30:	1064      	asrs	r4, r4, #1
 8006a32:	3508      	adds	r5, #8
 8006a34:	e762      	b.n	80068fc <_dtoa_r+0x39c>
 8006a36:	2602      	movs	r6, #2
 8006a38:	e765      	b.n	8006906 <_dtoa_r+0x3a6>
 8006a3a:	9c03      	ldr	r4, [sp, #12]
 8006a3c:	46b8      	mov	r8, r7
 8006a3e:	e784      	b.n	800694a <_dtoa_r+0x3ea>
 8006a40:	4b27      	ldr	r3, [pc, #156]	@ (8006ae0 <_dtoa_r+0x580>)
 8006a42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006a48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006a4c:	4454      	add	r4, sl
 8006a4e:	2900      	cmp	r1, #0
 8006a50:	d054      	beq.n	8006afc <_dtoa_r+0x59c>
 8006a52:	4929      	ldr	r1, [pc, #164]	@ (8006af8 <_dtoa_r+0x598>)
 8006a54:	2000      	movs	r0, #0
 8006a56:	f7f9 fef9 	bl	800084c <__aeabi_ddiv>
 8006a5a:	4633      	mov	r3, r6
 8006a5c:	462a      	mov	r2, r5
 8006a5e:	f7f9 fc13 	bl	8000288 <__aeabi_dsub>
 8006a62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006a66:	4656      	mov	r6, sl
 8006a68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a6c:	f7fa f874 	bl	8000b58 <__aeabi_d2iz>
 8006a70:	4605      	mov	r5, r0
 8006a72:	f7f9 fd57 	bl	8000524 <__aeabi_i2d>
 8006a76:	4602      	mov	r2, r0
 8006a78:	460b      	mov	r3, r1
 8006a7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a7e:	f7f9 fc03 	bl	8000288 <__aeabi_dsub>
 8006a82:	3530      	adds	r5, #48	@ 0x30
 8006a84:	4602      	mov	r2, r0
 8006a86:	460b      	mov	r3, r1
 8006a88:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a8c:	f806 5b01 	strb.w	r5, [r6], #1
 8006a90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006a94:	f7fa f822 	bl	8000adc <__aeabi_dcmplt>
 8006a98:	2800      	cmp	r0, #0
 8006a9a:	d172      	bne.n	8006b82 <_dtoa_r+0x622>
 8006a9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006aa0:	4911      	ldr	r1, [pc, #68]	@ (8006ae8 <_dtoa_r+0x588>)
 8006aa2:	2000      	movs	r0, #0
 8006aa4:	f7f9 fbf0 	bl	8000288 <__aeabi_dsub>
 8006aa8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006aac:	f7fa f816 	bl	8000adc <__aeabi_dcmplt>
 8006ab0:	2800      	cmp	r0, #0
 8006ab2:	f040 80b4 	bne.w	8006c1e <_dtoa_r+0x6be>
 8006ab6:	42a6      	cmp	r6, r4
 8006ab8:	f43f af70 	beq.w	800699c <_dtoa_r+0x43c>
 8006abc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8006aec <_dtoa_r+0x58c>)
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f7f9 fd98 	bl	80005f8 <__aeabi_dmul>
 8006ac8:	4b08      	ldr	r3, [pc, #32]	@ (8006aec <_dtoa_r+0x58c>)
 8006aca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006ace:	2200      	movs	r2, #0
 8006ad0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ad4:	f7f9 fd90 	bl	80005f8 <__aeabi_dmul>
 8006ad8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006adc:	e7c4      	b.n	8006a68 <_dtoa_r+0x508>
 8006ade:	bf00      	nop
 8006ae0:	08008760 	.word	0x08008760
 8006ae4:	08008738 	.word	0x08008738
 8006ae8:	3ff00000 	.word	0x3ff00000
 8006aec:	40240000 	.word	0x40240000
 8006af0:	401c0000 	.word	0x401c0000
 8006af4:	40140000 	.word	0x40140000
 8006af8:	3fe00000 	.word	0x3fe00000
 8006afc:	4631      	mov	r1, r6
 8006afe:	4628      	mov	r0, r5
 8006b00:	f7f9 fd7a 	bl	80005f8 <__aeabi_dmul>
 8006b04:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006b08:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006b0a:	4656      	mov	r6, sl
 8006b0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b10:	f7fa f822 	bl	8000b58 <__aeabi_d2iz>
 8006b14:	4605      	mov	r5, r0
 8006b16:	f7f9 fd05 	bl	8000524 <__aeabi_i2d>
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	460b      	mov	r3, r1
 8006b1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b22:	f7f9 fbb1 	bl	8000288 <__aeabi_dsub>
 8006b26:	3530      	adds	r5, #48	@ 0x30
 8006b28:	f806 5b01 	strb.w	r5, [r6], #1
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	460b      	mov	r3, r1
 8006b30:	42a6      	cmp	r6, r4
 8006b32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b36:	f04f 0200 	mov.w	r2, #0
 8006b3a:	d124      	bne.n	8006b86 <_dtoa_r+0x626>
 8006b3c:	4baf      	ldr	r3, [pc, #700]	@ (8006dfc <_dtoa_r+0x89c>)
 8006b3e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006b42:	f7f9 fba3 	bl	800028c <__adddf3>
 8006b46:	4602      	mov	r2, r0
 8006b48:	460b      	mov	r3, r1
 8006b4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b4e:	f7f9 ffe3 	bl	8000b18 <__aeabi_dcmpgt>
 8006b52:	2800      	cmp	r0, #0
 8006b54:	d163      	bne.n	8006c1e <_dtoa_r+0x6be>
 8006b56:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006b5a:	49a8      	ldr	r1, [pc, #672]	@ (8006dfc <_dtoa_r+0x89c>)
 8006b5c:	2000      	movs	r0, #0
 8006b5e:	f7f9 fb93 	bl	8000288 <__aeabi_dsub>
 8006b62:	4602      	mov	r2, r0
 8006b64:	460b      	mov	r3, r1
 8006b66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b6a:	f7f9 ffb7 	bl	8000adc <__aeabi_dcmplt>
 8006b6e:	2800      	cmp	r0, #0
 8006b70:	f43f af14 	beq.w	800699c <_dtoa_r+0x43c>
 8006b74:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006b76:	1e73      	subs	r3, r6, #1
 8006b78:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006b7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006b7e:	2b30      	cmp	r3, #48	@ 0x30
 8006b80:	d0f8      	beq.n	8006b74 <_dtoa_r+0x614>
 8006b82:	4647      	mov	r7, r8
 8006b84:	e03b      	b.n	8006bfe <_dtoa_r+0x69e>
 8006b86:	4b9e      	ldr	r3, [pc, #632]	@ (8006e00 <_dtoa_r+0x8a0>)
 8006b88:	f7f9 fd36 	bl	80005f8 <__aeabi_dmul>
 8006b8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b90:	e7bc      	b.n	8006b0c <_dtoa_r+0x5ac>
 8006b92:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006b96:	4656      	mov	r6, sl
 8006b98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b9c:	4620      	mov	r0, r4
 8006b9e:	4629      	mov	r1, r5
 8006ba0:	f7f9 fe54 	bl	800084c <__aeabi_ddiv>
 8006ba4:	f7f9 ffd8 	bl	8000b58 <__aeabi_d2iz>
 8006ba8:	4680      	mov	r8, r0
 8006baa:	f7f9 fcbb 	bl	8000524 <__aeabi_i2d>
 8006bae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bb2:	f7f9 fd21 	bl	80005f8 <__aeabi_dmul>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	460b      	mov	r3, r1
 8006bba:	4620      	mov	r0, r4
 8006bbc:	4629      	mov	r1, r5
 8006bbe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006bc2:	f7f9 fb61 	bl	8000288 <__aeabi_dsub>
 8006bc6:	f806 4b01 	strb.w	r4, [r6], #1
 8006bca:	9d03      	ldr	r5, [sp, #12]
 8006bcc:	eba6 040a 	sub.w	r4, r6, sl
 8006bd0:	42a5      	cmp	r5, r4
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	460b      	mov	r3, r1
 8006bd6:	d133      	bne.n	8006c40 <_dtoa_r+0x6e0>
 8006bd8:	f7f9 fb58 	bl	800028c <__adddf3>
 8006bdc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006be0:	4604      	mov	r4, r0
 8006be2:	460d      	mov	r5, r1
 8006be4:	f7f9 ff98 	bl	8000b18 <__aeabi_dcmpgt>
 8006be8:	b9c0      	cbnz	r0, 8006c1c <_dtoa_r+0x6bc>
 8006bea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bee:	4620      	mov	r0, r4
 8006bf0:	4629      	mov	r1, r5
 8006bf2:	f7f9 ff69 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bf6:	b110      	cbz	r0, 8006bfe <_dtoa_r+0x69e>
 8006bf8:	f018 0f01 	tst.w	r8, #1
 8006bfc:	d10e      	bne.n	8006c1c <_dtoa_r+0x6bc>
 8006bfe:	9902      	ldr	r1, [sp, #8]
 8006c00:	4648      	mov	r0, r9
 8006c02:	f000 fbbd 	bl	8007380 <_Bfree>
 8006c06:	2300      	movs	r3, #0
 8006c08:	7033      	strb	r3, [r6, #0]
 8006c0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006c0c:	3701      	adds	r7, #1
 8006c0e:	601f      	str	r7, [r3, #0]
 8006c10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	f000 824b 	beq.w	80070ae <_dtoa_r+0xb4e>
 8006c18:	601e      	str	r6, [r3, #0]
 8006c1a:	e248      	b.n	80070ae <_dtoa_r+0xb4e>
 8006c1c:	46b8      	mov	r8, r7
 8006c1e:	4633      	mov	r3, r6
 8006c20:	461e      	mov	r6, r3
 8006c22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c26:	2a39      	cmp	r2, #57	@ 0x39
 8006c28:	d106      	bne.n	8006c38 <_dtoa_r+0x6d8>
 8006c2a:	459a      	cmp	sl, r3
 8006c2c:	d1f8      	bne.n	8006c20 <_dtoa_r+0x6c0>
 8006c2e:	2230      	movs	r2, #48	@ 0x30
 8006c30:	f108 0801 	add.w	r8, r8, #1
 8006c34:	f88a 2000 	strb.w	r2, [sl]
 8006c38:	781a      	ldrb	r2, [r3, #0]
 8006c3a:	3201      	adds	r2, #1
 8006c3c:	701a      	strb	r2, [r3, #0]
 8006c3e:	e7a0      	b.n	8006b82 <_dtoa_r+0x622>
 8006c40:	4b6f      	ldr	r3, [pc, #444]	@ (8006e00 <_dtoa_r+0x8a0>)
 8006c42:	2200      	movs	r2, #0
 8006c44:	f7f9 fcd8 	bl	80005f8 <__aeabi_dmul>
 8006c48:	2200      	movs	r2, #0
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	4604      	mov	r4, r0
 8006c4e:	460d      	mov	r5, r1
 8006c50:	f7f9 ff3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c54:	2800      	cmp	r0, #0
 8006c56:	d09f      	beq.n	8006b98 <_dtoa_r+0x638>
 8006c58:	e7d1      	b.n	8006bfe <_dtoa_r+0x69e>
 8006c5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c5c:	2a00      	cmp	r2, #0
 8006c5e:	f000 80ea 	beq.w	8006e36 <_dtoa_r+0x8d6>
 8006c62:	9a07      	ldr	r2, [sp, #28]
 8006c64:	2a01      	cmp	r2, #1
 8006c66:	f300 80cd 	bgt.w	8006e04 <_dtoa_r+0x8a4>
 8006c6a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006c6c:	2a00      	cmp	r2, #0
 8006c6e:	f000 80c1 	beq.w	8006df4 <_dtoa_r+0x894>
 8006c72:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006c76:	9c08      	ldr	r4, [sp, #32]
 8006c78:	9e00      	ldr	r6, [sp, #0]
 8006c7a:	9a00      	ldr	r2, [sp, #0]
 8006c7c:	441a      	add	r2, r3
 8006c7e:	9200      	str	r2, [sp, #0]
 8006c80:	9a06      	ldr	r2, [sp, #24]
 8006c82:	2101      	movs	r1, #1
 8006c84:	441a      	add	r2, r3
 8006c86:	4648      	mov	r0, r9
 8006c88:	9206      	str	r2, [sp, #24]
 8006c8a:	f000 fc2d 	bl	80074e8 <__i2b>
 8006c8e:	4605      	mov	r5, r0
 8006c90:	b166      	cbz	r6, 8006cac <_dtoa_r+0x74c>
 8006c92:	9b06      	ldr	r3, [sp, #24]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	dd09      	ble.n	8006cac <_dtoa_r+0x74c>
 8006c98:	42b3      	cmp	r3, r6
 8006c9a:	9a00      	ldr	r2, [sp, #0]
 8006c9c:	bfa8      	it	ge
 8006c9e:	4633      	movge	r3, r6
 8006ca0:	1ad2      	subs	r2, r2, r3
 8006ca2:	9200      	str	r2, [sp, #0]
 8006ca4:	9a06      	ldr	r2, [sp, #24]
 8006ca6:	1af6      	subs	r6, r6, r3
 8006ca8:	1ad3      	subs	r3, r2, r3
 8006caa:	9306      	str	r3, [sp, #24]
 8006cac:	9b08      	ldr	r3, [sp, #32]
 8006cae:	b30b      	cbz	r3, 8006cf4 <_dtoa_r+0x794>
 8006cb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f000 80c6 	beq.w	8006e44 <_dtoa_r+0x8e4>
 8006cb8:	2c00      	cmp	r4, #0
 8006cba:	f000 80c0 	beq.w	8006e3e <_dtoa_r+0x8de>
 8006cbe:	4629      	mov	r1, r5
 8006cc0:	4622      	mov	r2, r4
 8006cc2:	4648      	mov	r0, r9
 8006cc4:	f000 fcc8 	bl	8007658 <__pow5mult>
 8006cc8:	9a02      	ldr	r2, [sp, #8]
 8006cca:	4601      	mov	r1, r0
 8006ccc:	4605      	mov	r5, r0
 8006cce:	4648      	mov	r0, r9
 8006cd0:	f000 fc20 	bl	8007514 <__multiply>
 8006cd4:	9902      	ldr	r1, [sp, #8]
 8006cd6:	4680      	mov	r8, r0
 8006cd8:	4648      	mov	r0, r9
 8006cda:	f000 fb51 	bl	8007380 <_Bfree>
 8006cde:	9b08      	ldr	r3, [sp, #32]
 8006ce0:	1b1b      	subs	r3, r3, r4
 8006ce2:	9308      	str	r3, [sp, #32]
 8006ce4:	f000 80b1 	beq.w	8006e4a <_dtoa_r+0x8ea>
 8006ce8:	9a08      	ldr	r2, [sp, #32]
 8006cea:	4641      	mov	r1, r8
 8006cec:	4648      	mov	r0, r9
 8006cee:	f000 fcb3 	bl	8007658 <__pow5mult>
 8006cf2:	9002      	str	r0, [sp, #8]
 8006cf4:	2101      	movs	r1, #1
 8006cf6:	4648      	mov	r0, r9
 8006cf8:	f000 fbf6 	bl	80074e8 <__i2b>
 8006cfc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006cfe:	4604      	mov	r4, r0
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	f000 81d8 	beq.w	80070b6 <_dtoa_r+0xb56>
 8006d06:	461a      	mov	r2, r3
 8006d08:	4601      	mov	r1, r0
 8006d0a:	4648      	mov	r0, r9
 8006d0c:	f000 fca4 	bl	8007658 <__pow5mult>
 8006d10:	9b07      	ldr	r3, [sp, #28]
 8006d12:	2b01      	cmp	r3, #1
 8006d14:	4604      	mov	r4, r0
 8006d16:	f300 809f 	bgt.w	8006e58 <_dtoa_r+0x8f8>
 8006d1a:	9b04      	ldr	r3, [sp, #16]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	f040 8097 	bne.w	8006e50 <_dtoa_r+0x8f0>
 8006d22:	9b05      	ldr	r3, [sp, #20]
 8006d24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f040 8093 	bne.w	8006e54 <_dtoa_r+0x8f4>
 8006d2e:	9b05      	ldr	r3, [sp, #20]
 8006d30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006d34:	0d1b      	lsrs	r3, r3, #20
 8006d36:	051b      	lsls	r3, r3, #20
 8006d38:	b133      	cbz	r3, 8006d48 <_dtoa_r+0x7e8>
 8006d3a:	9b00      	ldr	r3, [sp, #0]
 8006d3c:	3301      	adds	r3, #1
 8006d3e:	9300      	str	r3, [sp, #0]
 8006d40:	9b06      	ldr	r3, [sp, #24]
 8006d42:	3301      	adds	r3, #1
 8006d44:	9306      	str	r3, [sp, #24]
 8006d46:	2301      	movs	r3, #1
 8006d48:	9308      	str	r3, [sp, #32]
 8006d4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f000 81b8 	beq.w	80070c2 <_dtoa_r+0xb62>
 8006d52:	6923      	ldr	r3, [r4, #16]
 8006d54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006d58:	6918      	ldr	r0, [r3, #16]
 8006d5a:	f000 fb79 	bl	8007450 <__hi0bits>
 8006d5e:	f1c0 0020 	rsb	r0, r0, #32
 8006d62:	9b06      	ldr	r3, [sp, #24]
 8006d64:	4418      	add	r0, r3
 8006d66:	f010 001f 	ands.w	r0, r0, #31
 8006d6a:	f000 8082 	beq.w	8006e72 <_dtoa_r+0x912>
 8006d6e:	f1c0 0320 	rsb	r3, r0, #32
 8006d72:	2b04      	cmp	r3, #4
 8006d74:	dd73      	ble.n	8006e5e <_dtoa_r+0x8fe>
 8006d76:	9b00      	ldr	r3, [sp, #0]
 8006d78:	f1c0 001c 	rsb	r0, r0, #28
 8006d7c:	4403      	add	r3, r0
 8006d7e:	9300      	str	r3, [sp, #0]
 8006d80:	9b06      	ldr	r3, [sp, #24]
 8006d82:	4403      	add	r3, r0
 8006d84:	4406      	add	r6, r0
 8006d86:	9306      	str	r3, [sp, #24]
 8006d88:	9b00      	ldr	r3, [sp, #0]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	dd05      	ble.n	8006d9a <_dtoa_r+0x83a>
 8006d8e:	9902      	ldr	r1, [sp, #8]
 8006d90:	461a      	mov	r2, r3
 8006d92:	4648      	mov	r0, r9
 8006d94:	f000 fcba 	bl	800770c <__lshift>
 8006d98:	9002      	str	r0, [sp, #8]
 8006d9a:	9b06      	ldr	r3, [sp, #24]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	dd05      	ble.n	8006dac <_dtoa_r+0x84c>
 8006da0:	4621      	mov	r1, r4
 8006da2:	461a      	mov	r2, r3
 8006da4:	4648      	mov	r0, r9
 8006da6:	f000 fcb1 	bl	800770c <__lshift>
 8006daa:	4604      	mov	r4, r0
 8006dac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d061      	beq.n	8006e76 <_dtoa_r+0x916>
 8006db2:	9802      	ldr	r0, [sp, #8]
 8006db4:	4621      	mov	r1, r4
 8006db6:	f000 fd15 	bl	80077e4 <__mcmp>
 8006dba:	2800      	cmp	r0, #0
 8006dbc:	da5b      	bge.n	8006e76 <_dtoa_r+0x916>
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	9902      	ldr	r1, [sp, #8]
 8006dc2:	220a      	movs	r2, #10
 8006dc4:	4648      	mov	r0, r9
 8006dc6:	f000 fafd 	bl	80073c4 <__multadd>
 8006dca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dcc:	9002      	str	r0, [sp, #8]
 8006dce:	f107 38ff 	add.w	r8, r7, #4294967295
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	f000 8177 	beq.w	80070c6 <_dtoa_r+0xb66>
 8006dd8:	4629      	mov	r1, r5
 8006dda:	2300      	movs	r3, #0
 8006ddc:	220a      	movs	r2, #10
 8006dde:	4648      	mov	r0, r9
 8006de0:	f000 faf0 	bl	80073c4 <__multadd>
 8006de4:	f1bb 0f00 	cmp.w	fp, #0
 8006de8:	4605      	mov	r5, r0
 8006dea:	dc6f      	bgt.n	8006ecc <_dtoa_r+0x96c>
 8006dec:	9b07      	ldr	r3, [sp, #28]
 8006dee:	2b02      	cmp	r3, #2
 8006df0:	dc49      	bgt.n	8006e86 <_dtoa_r+0x926>
 8006df2:	e06b      	b.n	8006ecc <_dtoa_r+0x96c>
 8006df4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006df6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006dfa:	e73c      	b.n	8006c76 <_dtoa_r+0x716>
 8006dfc:	3fe00000 	.word	0x3fe00000
 8006e00:	40240000 	.word	0x40240000
 8006e04:	9b03      	ldr	r3, [sp, #12]
 8006e06:	1e5c      	subs	r4, r3, #1
 8006e08:	9b08      	ldr	r3, [sp, #32]
 8006e0a:	42a3      	cmp	r3, r4
 8006e0c:	db09      	blt.n	8006e22 <_dtoa_r+0x8c2>
 8006e0e:	1b1c      	subs	r4, r3, r4
 8006e10:	9b03      	ldr	r3, [sp, #12]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	f6bf af30 	bge.w	8006c78 <_dtoa_r+0x718>
 8006e18:	9b00      	ldr	r3, [sp, #0]
 8006e1a:	9a03      	ldr	r2, [sp, #12]
 8006e1c:	1a9e      	subs	r6, r3, r2
 8006e1e:	2300      	movs	r3, #0
 8006e20:	e72b      	b.n	8006c7a <_dtoa_r+0x71a>
 8006e22:	9b08      	ldr	r3, [sp, #32]
 8006e24:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006e26:	9408      	str	r4, [sp, #32]
 8006e28:	1ae3      	subs	r3, r4, r3
 8006e2a:	441a      	add	r2, r3
 8006e2c:	9e00      	ldr	r6, [sp, #0]
 8006e2e:	9b03      	ldr	r3, [sp, #12]
 8006e30:	920d      	str	r2, [sp, #52]	@ 0x34
 8006e32:	2400      	movs	r4, #0
 8006e34:	e721      	b.n	8006c7a <_dtoa_r+0x71a>
 8006e36:	9c08      	ldr	r4, [sp, #32]
 8006e38:	9e00      	ldr	r6, [sp, #0]
 8006e3a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006e3c:	e728      	b.n	8006c90 <_dtoa_r+0x730>
 8006e3e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006e42:	e751      	b.n	8006ce8 <_dtoa_r+0x788>
 8006e44:	9a08      	ldr	r2, [sp, #32]
 8006e46:	9902      	ldr	r1, [sp, #8]
 8006e48:	e750      	b.n	8006cec <_dtoa_r+0x78c>
 8006e4a:	f8cd 8008 	str.w	r8, [sp, #8]
 8006e4e:	e751      	b.n	8006cf4 <_dtoa_r+0x794>
 8006e50:	2300      	movs	r3, #0
 8006e52:	e779      	b.n	8006d48 <_dtoa_r+0x7e8>
 8006e54:	9b04      	ldr	r3, [sp, #16]
 8006e56:	e777      	b.n	8006d48 <_dtoa_r+0x7e8>
 8006e58:	2300      	movs	r3, #0
 8006e5a:	9308      	str	r3, [sp, #32]
 8006e5c:	e779      	b.n	8006d52 <_dtoa_r+0x7f2>
 8006e5e:	d093      	beq.n	8006d88 <_dtoa_r+0x828>
 8006e60:	9a00      	ldr	r2, [sp, #0]
 8006e62:	331c      	adds	r3, #28
 8006e64:	441a      	add	r2, r3
 8006e66:	9200      	str	r2, [sp, #0]
 8006e68:	9a06      	ldr	r2, [sp, #24]
 8006e6a:	441a      	add	r2, r3
 8006e6c:	441e      	add	r6, r3
 8006e6e:	9206      	str	r2, [sp, #24]
 8006e70:	e78a      	b.n	8006d88 <_dtoa_r+0x828>
 8006e72:	4603      	mov	r3, r0
 8006e74:	e7f4      	b.n	8006e60 <_dtoa_r+0x900>
 8006e76:	9b03      	ldr	r3, [sp, #12]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	46b8      	mov	r8, r7
 8006e7c:	dc20      	bgt.n	8006ec0 <_dtoa_r+0x960>
 8006e7e:	469b      	mov	fp, r3
 8006e80:	9b07      	ldr	r3, [sp, #28]
 8006e82:	2b02      	cmp	r3, #2
 8006e84:	dd1e      	ble.n	8006ec4 <_dtoa_r+0x964>
 8006e86:	f1bb 0f00 	cmp.w	fp, #0
 8006e8a:	f47f adb1 	bne.w	80069f0 <_dtoa_r+0x490>
 8006e8e:	4621      	mov	r1, r4
 8006e90:	465b      	mov	r3, fp
 8006e92:	2205      	movs	r2, #5
 8006e94:	4648      	mov	r0, r9
 8006e96:	f000 fa95 	bl	80073c4 <__multadd>
 8006e9a:	4601      	mov	r1, r0
 8006e9c:	4604      	mov	r4, r0
 8006e9e:	9802      	ldr	r0, [sp, #8]
 8006ea0:	f000 fca0 	bl	80077e4 <__mcmp>
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	f77f ada3 	ble.w	80069f0 <_dtoa_r+0x490>
 8006eaa:	4656      	mov	r6, sl
 8006eac:	2331      	movs	r3, #49	@ 0x31
 8006eae:	f806 3b01 	strb.w	r3, [r6], #1
 8006eb2:	f108 0801 	add.w	r8, r8, #1
 8006eb6:	e59f      	b.n	80069f8 <_dtoa_r+0x498>
 8006eb8:	9c03      	ldr	r4, [sp, #12]
 8006eba:	46b8      	mov	r8, r7
 8006ebc:	4625      	mov	r5, r4
 8006ebe:	e7f4      	b.n	8006eaa <_dtoa_r+0x94a>
 8006ec0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006ec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	f000 8101 	beq.w	80070ce <_dtoa_r+0xb6e>
 8006ecc:	2e00      	cmp	r6, #0
 8006ece:	dd05      	ble.n	8006edc <_dtoa_r+0x97c>
 8006ed0:	4629      	mov	r1, r5
 8006ed2:	4632      	mov	r2, r6
 8006ed4:	4648      	mov	r0, r9
 8006ed6:	f000 fc19 	bl	800770c <__lshift>
 8006eda:	4605      	mov	r5, r0
 8006edc:	9b08      	ldr	r3, [sp, #32]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d05c      	beq.n	8006f9c <_dtoa_r+0xa3c>
 8006ee2:	6869      	ldr	r1, [r5, #4]
 8006ee4:	4648      	mov	r0, r9
 8006ee6:	f000 fa0b 	bl	8007300 <_Balloc>
 8006eea:	4606      	mov	r6, r0
 8006eec:	b928      	cbnz	r0, 8006efa <_dtoa_r+0x99a>
 8006eee:	4b82      	ldr	r3, [pc, #520]	@ (80070f8 <_dtoa_r+0xb98>)
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006ef6:	f7ff bb4a 	b.w	800658e <_dtoa_r+0x2e>
 8006efa:	692a      	ldr	r2, [r5, #16]
 8006efc:	3202      	adds	r2, #2
 8006efe:	0092      	lsls	r2, r2, #2
 8006f00:	f105 010c 	add.w	r1, r5, #12
 8006f04:	300c      	adds	r0, #12
 8006f06:	f000 ffa3 	bl	8007e50 <memcpy>
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	4631      	mov	r1, r6
 8006f0e:	4648      	mov	r0, r9
 8006f10:	f000 fbfc 	bl	800770c <__lshift>
 8006f14:	f10a 0301 	add.w	r3, sl, #1
 8006f18:	9300      	str	r3, [sp, #0]
 8006f1a:	eb0a 030b 	add.w	r3, sl, fp
 8006f1e:	9308      	str	r3, [sp, #32]
 8006f20:	9b04      	ldr	r3, [sp, #16]
 8006f22:	f003 0301 	and.w	r3, r3, #1
 8006f26:	462f      	mov	r7, r5
 8006f28:	9306      	str	r3, [sp, #24]
 8006f2a:	4605      	mov	r5, r0
 8006f2c:	9b00      	ldr	r3, [sp, #0]
 8006f2e:	9802      	ldr	r0, [sp, #8]
 8006f30:	4621      	mov	r1, r4
 8006f32:	f103 3bff 	add.w	fp, r3, #4294967295
 8006f36:	f7ff fa88 	bl	800644a <quorem>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	3330      	adds	r3, #48	@ 0x30
 8006f3e:	9003      	str	r0, [sp, #12]
 8006f40:	4639      	mov	r1, r7
 8006f42:	9802      	ldr	r0, [sp, #8]
 8006f44:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f46:	f000 fc4d 	bl	80077e4 <__mcmp>
 8006f4a:	462a      	mov	r2, r5
 8006f4c:	9004      	str	r0, [sp, #16]
 8006f4e:	4621      	mov	r1, r4
 8006f50:	4648      	mov	r0, r9
 8006f52:	f000 fc63 	bl	800781c <__mdiff>
 8006f56:	68c2      	ldr	r2, [r0, #12]
 8006f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f5a:	4606      	mov	r6, r0
 8006f5c:	bb02      	cbnz	r2, 8006fa0 <_dtoa_r+0xa40>
 8006f5e:	4601      	mov	r1, r0
 8006f60:	9802      	ldr	r0, [sp, #8]
 8006f62:	f000 fc3f 	bl	80077e4 <__mcmp>
 8006f66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f68:	4602      	mov	r2, r0
 8006f6a:	4631      	mov	r1, r6
 8006f6c:	4648      	mov	r0, r9
 8006f6e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006f70:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f72:	f000 fa05 	bl	8007380 <_Bfree>
 8006f76:	9b07      	ldr	r3, [sp, #28]
 8006f78:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006f7a:	9e00      	ldr	r6, [sp, #0]
 8006f7c:	ea42 0103 	orr.w	r1, r2, r3
 8006f80:	9b06      	ldr	r3, [sp, #24]
 8006f82:	4319      	orrs	r1, r3
 8006f84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f86:	d10d      	bne.n	8006fa4 <_dtoa_r+0xa44>
 8006f88:	2b39      	cmp	r3, #57	@ 0x39
 8006f8a:	d027      	beq.n	8006fdc <_dtoa_r+0xa7c>
 8006f8c:	9a04      	ldr	r2, [sp, #16]
 8006f8e:	2a00      	cmp	r2, #0
 8006f90:	dd01      	ble.n	8006f96 <_dtoa_r+0xa36>
 8006f92:	9b03      	ldr	r3, [sp, #12]
 8006f94:	3331      	adds	r3, #49	@ 0x31
 8006f96:	f88b 3000 	strb.w	r3, [fp]
 8006f9a:	e52e      	b.n	80069fa <_dtoa_r+0x49a>
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	e7b9      	b.n	8006f14 <_dtoa_r+0x9b4>
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	e7e2      	b.n	8006f6a <_dtoa_r+0xa0a>
 8006fa4:	9904      	ldr	r1, [sp, #16]
 8006fa6:	2900      	cmp	r1, #0
 8006fa8:	db04      	blt.n	8006fb4 <_dtoa_r+0xa54>
 8006faa:	9807      	ldr	r0, [sp, #28]
 8006fac:	4301      	orrs	r1, r0
 8006fae:	9806      	ldr	r0, [sp, #24]
 8006fb0:	4301      	orrs	r1, r0
 8006fb2:	d120      	bne.n	8006ff6 <_dtoa_r+0xa96>
 8006fb4:	2a00      	cmp	r2, #0
 8006fb6:	ddee      	ble.n	8006f96 <_dtoa_r+0xa36>
 8006fb8:	9902      	ldr	r1, [sp, #8]
 8006fba:	9300      	str	r3, [sp, #0]
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	4648      	mov	r0, r9
 8006fc0:	f000 fba4 	bl	800770c <__lshift>
 8006fc4:	4621      	mov	r1, r4
 8006fc6:	9002      	str	r0, [sp, #8]
 8006fc8:	f000 fc0c 	bl	80077e4 <__mcmp>
 8006fcc:	2800      	cmp	r0, #0
 8006fce:	9b00      	ldr	r3, [sp, #0]
 8006fd0:	dc02      	bgt.n	8006fd8 <_dtoa_r+0xa78>
 8006fd2:	d1e0      	bne.n	8006f96 <_dtoa_r+0xa36>
 8006fd4:	07da      	lsls	r2, r3, #31
 8006fd6:	d5de      	bpl.n	8006f96 <_dtoa_r+0xa36>
 8006fd8:	2b39      	cmp	r3, #57	@ 0x39
 8006fda:	d1da      	bne.n	8006f92 <_dtoa_r+0xa32>
 8006fdc:	2339      	movs	r3, #57	@ 0x39
 8006fde:	f88b 3000 	strb.w	r3, [fp]
 8006fe2:	4633      	mov	r3, r6
 8006fe4:	461e      	mov	r6, r3
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006fec:	2a39      	cmp	r2, #57	@ 0x39
 8006fee:	d04e      	beq.n	800708e <_dtoa_r+0xb2e>
 8006ff0:	3201      	adds	r2, #1
 8006ff2:	701a      	strb	r2, [r3, #0]
 8006ff4:	e501      	b.n	80069fa <_dtoa_r+0x49a>
 8006ff6:	2a00      	cmp	r2, #0
 8006ff8:	dd03      	ble.n	8007002 <_dtoa_r+0xaa2>
 8006ffa:	2b39      	cmp	r3, #57	@ 0x39
 8006ffc:	d0ee      	beq.n	8006fdc <_dtoa_r+0xa7c>
 8006ffe:	3301      	adds	r3, #1
 8007000:	e7c9      	b.n	8006f96 <_dtoa_r+0xa36>
 8007002:	9a00      	ldr	r2, [sp, #0]
 8007004:	9908      	ldr	r1, [sp, #32]
 8007006:	f802 3c01 	strb.w	r3, [r2, #-1]
 800700a:	428a      	cmp	r2, r1
 800700c:	d028      	beq.n	8007060 <_dtoa_r+0xb00>
 800700e:	9902      	ldr	r1, [sp, #8]
 8007010:	2300      	movs	r3, #0
 8007012:	220a      	movs	r2, #10
 8007014:	4648      	mov	r0, r9
 8007016:	f000 f9d5 	bl	80073c4 <__multadd>
 800701a:	42af      	cmp	r7, r5
 800701c:	9002      	str	r0, [sp, #8]
 800701e:	f04f 0300 	mov.w	r3, #0
 8007022:	f04f 020a 	mov.w	r2, #10
 8007026:	4639      	mov	r1, r7
 8007028:	4648      	mov	r0, r9
 800702a:	d107      	bne.n	800703c <_dtoa_r+0xadc>
 800702c:	f000 f9ca 	bl	80073c4 <__multadd>
 8007030:	4607      	mov	r7, r0
 8007032:	4605      	mov	r5, r0
 8007034:	9b00      	ldr	r3, [sp, #0]
 8007036:	3301      	adds	r3, #1
 8007038:	9300      	str	r3, [sp, #0]
 800703a:	e777      	b.n	8006f2c <_dtoa_r+0x9cc>
 800703c:	f000 f9c2 	bl	80073c4 <__multadd>
 8007040:	4629      	mov	r1, r5
 8007042:	4607      	mov	r7, r0
 8007044:	2300      	movs	r3, #0
 8007046:	220a      	movs	r2, #10
 8007048:	4648      	mov	r0, r9
 800704a:	f000 f9bb 	bl	80073c4 <__multadd>
 800704e:	4605      	mov	r5, r0
 8007050:	e7f0      	b.n	8007034 <_dtoa_r+0xad4>
 8007052:	f1bb 0f00 	cmp.w	fp, #0
 8007056:	bfcc      	ite	gt
 8007058:	465e      	movgt	r6, fp
 800705a:	2601      	movle	r6, #1
 800705c:	4456      	add	r6, sl
 800705e:	2700      	movs	r7, #0
 8007060:	9902      	ldr	r1, [sp, #8]
 8007062:	9300      	str	r3, [sp, #0]
 8007064:	2201      	movs	r2, #1
 8007066:	4648      	mov	r0, r9
 8007068:	f000 fb50 	bl	800770c <__lshift>
 800706c:	4621      	mov	r1, r4
 800706e:	9002      	str	r0, [sp, #8]
 8007070:	f000 fbb8 	bl	80077e4 <__mcmp>
 8007074:	2800      	cmp	r0, #0
 8007076:	dcb4      	bgt.n	8006fe2 <_dtoa_r+0xa82>
 8007078:	d102      	bne.n	8007080 <_dtoa_r+0xb20>
 800707a:	9b00      	ldr	r3, [sp, #0]
 800707c:	07db      	lsls	r3, r3, #31
 800707e:	d4b0      	bmi.n	8006fe2 <_dtoa_r+0xa82>
 8007080:	4633      	mov	r3, r6
 8007082:	461e      	mov	r6, r3
 8007084:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007088:	2a30      	cmp	r2, #48	@ 0x30
 800708a:	d0fa      	beq.n	8007082 <_dtoa_r+0xb22>
 800708c:	e4b5      	b.n	80069fa <_dtoa_r+0x49a>
 800708e:	459a      	cmp	sl, r3
 8007090:	d1a8      	bne.n	8006fe4 <_dtoa_r+0xa84>
 8007092:	2331      	movs	r3, #49	@ 0x31
 8007094:	f108 0801 	add.w	r8, r8, #1
 8007098:	f88a 3000 	strb.w	r3, [sl]
 800709c:	e4ad      	b.n	80069fa <_dtoa_r+0x49a>
 800709e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80070a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80070fc <_dtoa_r+0xb9c>
 80070a4:	b11b      	cbz	r3, 80070ae <_dtoa_r+0xb4e>
 80070a6:	f10a 0308 	add.w	r3, sl, #8
 80070aa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80070ac:	6013      	str	r3, [r2, #0]
 80070ae:	4650      	mov	r0, sl
 80070b0:	b017      	add	sp, #92	@ 0x5c
 80070b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070b6:	9b07      	ldr	r3, [sp, #28]
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	f77f ae2e 	ble.w	8006d1a <_dtoa_r+0x7ba>
 80070be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070c0:	9308      	str	r3, [sp, #32]
 80070c2:	2001      	movs	r0, #1
 80070c4:	e64d      	b.n	8006d62 <_dtoa_r+0x802>
 80070c6:	f1bb 0f00 	cmp.w	fp, #0
 80070ca:	f77f aed9 	ble.w	8006e80 <_dtoa_r+0x920>
 80070ce:	4656      	mov	r6, sl
 80070d0:	9802      	ldr	r0, [sp, #8]
 80070d2:	4621      	mov	r1, r4
 80070d4:	f7ff f9b9 	bl	800644a <quorem>
 80070d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80070dc:	f806 3b01 	strb.w	r3, [r6], #1
 80070e0:	eba6 020a 	sub.w	r2, r6, sl
 80070e4:	4593      	cmp	fp, r2
 80070e6:	ddb4      	ble.n	8007052 <_dtoa_r+0xaf2>
 80070e8:	9902      	ldr	r1, [sp, #8]
 80070ea:	2300      	movs	r3, #0
 80070ec:	220a      	movs	r2, #10
 80070ee:	4648      	mov	r0, r9
 80070f0:	f000 f968 	bl	80073c4 <__multadd>
 80070f4:	9002      	str	r0, [sp, #8]
 80070f6:	e7eb      	b.n	80070d0 <_dtoa_r+0xb70>
 80070f8:	08008664 	.word	0x08008664
 80070fc:	080085e8 	.word	0x080085e8

08007100 <_free_r>:
 8007100:	b538      	push	{r3, r4, r5, lr}
 8007102:	4605      	mov	r5, r0
 8007104:	2900      	cmp	r1, #0
 8007106:	d041      	beq.n	800718c <_free_r+0x8c>
 8007108:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800710c:	1f0c      	subs	r4, r1, #4
 800710e:	2b00      	cmp	r3, #0
 8007110:	bfb8      	it	lt
 8007112:	18e4      	addlt	r4, r4, r3
 8007114:	f000 f8e8 	bl	80072e8 <__malloc_lock>
 8007118:	4a1d      	ldr	r2, [pc, #116]	@ (8007190 <_free_r+0x90>)
 800711a:	6813      	ldr	r3, [r2, #0]
 800711c:	b933      	cbnz	r3, 800712c <_free_r+0x2c>
 800711e:	6063      	str	r3, [r4, #4]
 8007120:	6014      	str	r4, [r2, #0]
 8007122:	4628      	mov	r0, r5
 8007124:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007128:	f000 b8e4 	b.w	80072f4 <__malloc_unlock>
 800712c:	42a3      	cmp	r3, r4
 800712e:	d908      	bls.n	8007142 <_free_r+0x42>
 8007130:	6820      	ldr	r0, [r4, #0]
 8007132:	1821      	adds	r1, r4, r0
 8007134:	428b      	cmp	r3, r1
 8007136:	bf01      	itttt	eq
 8007138:	6819      	ldreq	r1, [r3, #0]
 800713a:	685b      	ldreq	r3, [r3, #4]
 800713c:	1809      	addeq	r1, r1, r0
 800713e:	6021      	streq	r1, [r4, #0]
 8007140:	e7ed      	b.n	800711e <_free_r+0x1e>
 8007142:	461a      	mov	r2, r3
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	b10b      	cbz	r3, 800714c <_free_r+0x4c>
 8007148:	42a3      	cmp	r3, r4
 800714a:	d9fa      	bls.n	8007142 <_free_r+0x42>
 800714c:	6811      	ldr	r1, [r2, #0]
 800714e:	1850      	adds	r0, r2, r1
 8007150:	42a0      	cmp	r0, r4
 8007152:	d10b      	bne.n	800716c <_free_r+0x6c>
 8007154:	6820      	ldr	r0, [r4, #0]
 8007156:	4401      	add	r1, r0
 8007158:	1850      	adds	r0, r2, r1
 800715a:	4283      	cmp	r3, r0
 800715c:	6011      	str	r1, [r2, #0]
 800715e:	d1e0      	bne.n	8007122 <_free_r+0x22>
 8007160:	6818      	ldr	r0, [r3, #0]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	6053      	str	r3, [r2, #4]
 8007166:	4408      	add	r0, r1
 8007168:	6010      	str	r0, [r2, #0]
 800716a:	e7da      	b.n	8007122 <_free_r+0x22>
 800716c:	d902      	bls.n	8007174 <_free_r+0x74>
 800716e:	230c      	movs	r3, #12
 8007170:	602b      	str	r3, [r5, #0]
 8007172:	e7d6      	b.n	8007122 <_free_r+0x22>
 8007174:	6820      	ldr	r0, [r4, #0]
 8007176:	1821      	adds	r1, r4, r0
 8007178:	428b      	cmp	r3, r1
 800717a:	bf04      	itt	eq
 800717c:	6819      	ldreq	r1, [r3, #0]
 800717e:	685b      	ldreq	r3, [r3, #4]
 8007180:	6063      	str	r3, [r4, #4]
 8007182:	bf04      	itt	eq
 8007184:	1809      	addeq	r1, r1, r0
 8007186:	6021      	streq	r1, [r4, #0]
 8007188:	6054      	str	r4, [r2, #4]
 800718a:	e7ca      	b.n	8007122 <_free_r+0x22>
 800718c:	bd38      	pop	{r3, r4, r5, pc}
 800718e:	bf00      	nop
 8007190:	2000083c 	.word	0x2000083c

08007194 <malloc>:
 8007194:	4b02      	ldr	r3, [pc, #8]	@ (80071a0 <malloc+0xc>)
 8007196:	4601      	mov	r1, r0
 8007198:	6818      	ldr	r0, [r3, #0]
 800719a:	f000 b825 	b.w	80071e8 <_malloc_r>
 800719e:	bf00      	nop
 80071a0:	20000018 	.word	0x20000018

080071a4 <sbrk_aligned>:
 80071a4:	b570      	push	{r4, r5, r6, lr}
 80071a6:	4e0f      	ldr	r6, [pc, #60]	@ (80071e4 <sbrk_aligned+0x40>)
 80071a8:	460c      	mov	r4, r1
 80071aa:	6831      	ldr	r1, [r6, #0]
 80071ac:	4605      	mov	r5, r0
 80071ae:	b911      	cbnz	r1, 80071b6 <sbrk_aligned+0x12>
 80071b0:	f000 fe3e 	bl	8007e30 <_sbrk_r>
 80071b4:	6030      	str	r0, [r6, #0]
 80071b6:	4621      	mov	r1, r4
 80071b8:	4628      	mov	r0, r5
 80071ba:	f000 fe39 	bl	8007e30 <_sbrk_r>
 80071be:	1c43      	adds	r3, r0, #1
 80071c0:	d103      	bne.n	80071ca <sbrk_aligned+0x26>
 80071c2:	f04f 34ff 	mov.w	r4, #4294967295
 80071c6:	4620      	mov	r0, r4
 80071c8:	bd70      	pop	{r4, r5, r6, pc}
 80071ca:	1cc4      	adds	r4, r0, #3
 80071cc:	f024 0403 	bic.w	r4, r4, #3
 80071d0:	42a0      	cmp	r0, r4
 80071d2:	d0f8      	beq.n	80071c6 <sbrk_aligned+0x22>
 80071d4:	1a21      	subs	r1, r4, r0
 80071d6:	4628      	mov	r0, r5
 80071d8:	f000 fe2a 	bl	8007e30 <_sbrk_r>
 80071dc:	3001      	adds	r0, #1
 80071de:	d1f2      	bne.n	80071c6 <sbrk_aligned+0x22>
 80071e0:	e7ef      	b.n	80071c2 <sbrk_aligned+0x1e>
 80071e2:	bf00      	nop
 80071e4:	20000838 	.word	0x20000838

080071e8 <_malloc_r>:
 80071e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071ec:	1ccd      	adds	r5, r1, #3
 80071ee:	f025 0503 	bic.w	r5, r5, #3
 80071f2:	3508      	adds	r5, #8
 80071f4:	2d0c      	cmp	r5, #12
 80071f6:	bf38      	it	cc
 80071f8:	250c      	movcc	r5, #12
 80071fa:	2d00      	cmp	r5, #0
 80071fc:	4606      	mov	r6, r0
 80071fe:	db01      	blt.n	8007204 <_malloc_r+0x1c>
 8007200:	42a9      	cmp	r1, r5
 8007202:	d904      	bls.n	800720e <_malloc_r+0x26>
 8007204:	230c      	movs	r3, #12
 8007206:	6033      	str	r3, [r6, #0]
 8007208:	2000      	movs	r0, #0
 800720a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800720e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80072e4 <_malloc_r+0xfc>
 8007212:	f000 f869 	bl	80072e8 <__malloc_lock>
 8007216:	f8d8 3000 	ldr.w	r3, [r8]
 800721a:	461c      	mov	r4, r3
 800721c:	bb44      	cbnz	r4, 8007270 <_malloc_r+0x88>
 800721e:	4629      	mov	r1, r5
 8007220:	4630      	mov	r0, r6
 8007222:	f7ff ffbf 	bl	80071a4 <sbrk_aligned>
 8007226:	1c43      	adds	r3, r0, #1
 8007228:	4604      	mov	r4, r0
 800722a:	d158      	bne.n	80072de <_malloc_r+0xf6>
 800722c:	f8d8 4000 	ldr.w	r4, [r8]
 8007230:	4627      	mov	r7, r4
 8007232:	2f00      	cmp	r7, #0
 8007234:	d143      	bne.n	80072be <_malloc_r+0xd6>
 8007236:	2c00      	cmp	r4, #0
 8007238:	d04b      	beq.n	80072d2 <_malloc_r+0xea>
 800723a:	6823      	ldr	r3, [r4, #0]
 800723c:	4639      	mov	r1, r7
 800723e:	4630      	mov	r0, r6
 8007240:	eb04 0903 	add.w	r9, r4, r3
 8007244:	f000 fdf4 	bl	8007e30 <_sbrk_r>
 8007248:	4581      	cmp	r9, r0
 800724a:	d142      	bne.n	80072d2 <_malloc_r+0xea>
 800724c:	6821      	ldr	r1, [r4, #0]
 800724e:	1a6d      	subs	r5, r5, r1
 8007250:	4629      	mov	r1, r5
 8007252:	4630      	mov	r0, r6
 8007254:	f7ff ffa6 	bl	80071a4 <sbrk_aligned>
 8007258:	3001      	adds	r0, #1
 800725a:	d03a      	beq.n	80072d2 <_malloc_r+0xea>
 800725c:	6823      	ldr	r3, [r4, #0]
 800725e:	442b      	add	r3, r5
 8007260:	6023      	str	r3, [r4, #0]
 8007262:	f8d8 3000 	ldr.w	r3, [r8]
 8007266:	685a      	ldr	r2, [r3, #4]
 8007268:	bb62      	cbnz	r2, 80072c4 <_malloc_r+0xdc>
 800726a:	f8c8 7000 	str.w	r7, [r8]
 800726e:	e00f      	b.n	8007290 <_malloc_r+0xa8>
 8007270:	6822      	ldr	r2, [r4, #0]
 8007272:	1b52      	subs	r2, r2, r5
 8007274:	d420      	bmi.n	80072b8 <_malloc_r+0xd0>
 8007276:	2a0b      	cmp	r2, #11
 8007278:	d917      	bls.n	80072aa <_malloc_r+0xc2>
 800727a:	1961      	adds	r1, r4, r5
 800727c:	42a3      	cmp	r3, r4
 800727e:	6025      	str	r5, [r4, #0]
 8007280:	bf18      	it	ne
 8007282:	6059      	strne	r1, [r3, #4]
 8007284:	6863      	ldr	r3, [r4, #4]
 8007286:	bf08      	it	eq
 8007288:	f8c8 1000 	streq.w	r1, [r8]
 800728c:	5162      	str	r2, [r4, r5]
 800728e:	604b      	str	r3, [r1, #4]
 8007290:	4630      	mov	r0, r6
 8007292:	f000 f82f 	bl	80072f4 <__malloc_unlock>
 8007296:	f104 000b 	add.w	r0, r4, #11
 800729a:	1d23      	adds	r3, r4, #4
 800729c:	f020 0007 	bic.w	r0, r0, #7
 80072a0:	1ac2      	subs	r2, r0, r3
 80072a2:	bf1c      	itt	ne
 80072a4:	1a1b      	subne	r3, r3, r0
 80072a6:	50a3      	strne	r3, [r4, r2]
 80072a8:	e7af      	b.n	800720a <_malloc_r+0x22>
 80072aa:	6862      	ldr	r2, [r4, #4]
 80072ac:	42a3      	cmp	r3, r4
 80072ae:	bf0c      	ite	eq
 80072b0:	f8c8 2000 	streq.w	r2, [r8]
 80072b4:	605a      	strne	r2, [r3, #4]
 80072b6:	e7eb      	b.n	8007290 <_malloc_r+0xa8>
 80072b8:	4623      	mov	r3, r4
 80072ba:	6864      	ldr	r4, [r4, #4]
 80072bc:	e7ae      	b.n	800721c <_malloc_r+0x34>
 80072be:	463c      	mov	r4, r7
 80072c0:	687f      	ldr	r7, [r7, #4]
 80072c2:	e7b6      	b.n	8007232 <_malloc_r+0x4a>
 80072c4:	461a      	mov	r2, r3
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	42a3      	cmp	r3, r4
 80072ca:	d1fb      	bne.n	80072c4 <_malloc_r+0xdc>
 80072cc:	2300      	movs	r3, #0
 80072ce:	6053      	str	r3, [r2, #4]
 80072d0:	e7de      	b.n	8007290 <_malloc_r+0xa8>
 80072d2:	230c      	movs	r3, #12
 80072d4:	6033      	str	r3, [r6, #0]
 80072d6:	4630      	mov	r0, r6
 80072d8:	f000 f80c 	bl	80072f4 <__malloc_unlock>
 80072dc:	e794      	b.n	8007208 <_malloc_r+0x20>
 80072de:	6005      	str	r5, [r0, #0]
 80072e0:	e7d6      	b.n	8007290 <_malloc_r+0xa8>
 80072e2:	bf00      	nop
 80072e4:	2000083c 	.word	0x2000083c

080072e8 <__malloc_lock>:
 80072e8:	4801      	ldr	r0, [pc, #4]	@ (80072f0 <__malloc_lock+0x8>)
 80072ea:	f7ff b8ac 	b.w	8006446 <__retarget_lock_acquire_recursive>
 80072ee:	bf00      	nop
 80072f0:	20000834 	.word	0x20000834

080072f4 <__malloc_unlock>:
 80072f4:	4801      	ldr	r0, [pc, #4]	@ (80072fc <__malloc_unlock+0x8>)
 80072f6:	f7ff b8a7 	b.w	8006448 <__retarget_lock_release_recursive>
 80072fa:	bf00      	nop
 80072fc:	20000834 	.word	0x20000834

08007300 <_Balloc>:
 8007300:	b570      	push	{r4, r5, r6, lr}
 8007302:	69c6      	ldr	r6, [r0, #28]
 8007304:	4604      	mov	r4, r0
 8007306:	460d      	mov	r5, r1
 8007308:	b976      	cbnz	r6, 8007328 <_Balloc+0x28>
 800730a:	2010      	movs	r0, #16
 800730c:	f7ff ff42 	bl	8007194 <malloc>
 8007310:	4602      	mov	r2, r0
 8007312:	61e0      	str	r0, [r4, #28]
 8007314:	b920      	cbnz	r0, 8007320 <_Balloc+0x20>
 8007316:	4b18      	ldr	r3, [pc, #96]	@ (8007378 <_Balloc+0x78>)
 8007318:	4818      	ldr	r0, [pc, #96]	@ (800737c <_Balloc+0x7c>)
 800731a:	216b      	movs	r1, #107	@ 0x6b
 800731c:	f000 fda6 	bl	8007e6c <__assert_func>
 8007320:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007324:	6006      	str	r6, [r0, #0]
 8007326:	60c6      	str	r6, [r0, #12]
 8007328:	69e6      	ldr	r6, [r4, #28]
 800732a:	68f3      	ldr	r3, [r6, #12]
 800732c:	b183      	cbz	r3, 8007350 <_Balloc+0x50>
 800732e:	69e3      	ldr	r3, [r4, #28]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007336:	b9b8      	cbnz	r0, 8007368 <_Balloc+0x68>
 8007338:	2101      	movs	r1, #1
 800733a:	fa01 f605 	lsl.w	r6, r1, r5
 800733e:	1d72      	adds	r2, r6, #5
 8007340:	0092      	lsls	r2, r2, #2
 8007342:	4620      	mov	r0, r4
 8007344:	f000 fdb0 	bl	8007ea8 <_calloc_r>
 8007348:	b160      	cbz	r0, 8007364 <_Balloc+0x64>
 800734a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800734e:	e00e      	b.n	800736e <_Balloc+0x6e>
 8007350:	2221      	movs	r2, #33	@ 0x21
 8007352:	2104      	movs	r1, #4
 8007354:	4620      	mov	r0, r4
 8007356:	f000 fda7 	bl	8007ea8 <_calloc_r>
 800735a:	69e3      	ldr	r3, [r4, #28]
 800735c:	60f0      	str	r0, [r6, #12]
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1e4      	bne.n	800732e <_Balloc+0x2e>
 8007364:	2000      	movs	r0, #0
 8007366:	bd70      	pop	{r4, r5, r6, pc}
 8007368:	6802      	ldr	r2, [r0, #0]
 800736a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800736e:	2300      	movs	r3, #0
 8007370:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007374:	e7f7      	b.n	8007366 <_Balloc+0x66>
 8007376:	bf00      	nop
 8007378:	080085f5 	.word	0x080085f5
 800737c:	08008675 	.word	0x08008675

08007380 <_Bfree>:
 8007380:	b570      	push	{r4, r5, r6, lr}
 8007382:	69c6      	ldr	r6, [r0, #28]
 8007384:	4605      	mov	r5, r0
 8007386:	460c      	mov	r4, r1
 8007388:	b976      	cbnz	r6, 80073a8 <_Bfree+0x28>
 800738a:	2010      	movs	r0, #16
 800738c:	f7ff ff02 	bl	8007194 <malloc>
 8007390:	4602      	mov	r2, r0
 8007392:	61e8      	str	r0, [r5, #28]
 8007394:	b920      	cbnz	r0, 80073a0 <_Bfree+0x20>
 8007396:	4b09      	ldr	r3, [pc, #36]	@ (80073bc <_Bfree+0x3c>)
 8007398:	4809      	ldr	r0, [pc, #36]	@ (80073c0 <_Bfree+0x40>)
 800739a:	218f      	movs	r1, #143	@ 0x8f
 800739c:	f000 fd66 	bl	8007e6c <__assert_func>
 80073a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073a4:	6006      	str	r6, [r0, #0]
 80073a6:	60c6      	str	r6, [r0, #12]
 80073a8:	b13c      	cbz	r4, 80073ba <_Bfree+0x3a>
 80073aa:	69eb      	ldr	r3, [r5, #28]
 80073ac:	6862      	ldr	r2, [r4, #4]
 80073ae:	68db      	ldr	r3, [r3, #12]
 80073b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80073b4:	6021      	str	r1, [r4, #0]
 80073b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80073ba:	bd70      	pop	{r4, r5, r6, pc}
 80073bc:	080085f5 	.word	0x080085f5
 80073c0:	08008675 	.word	0x08008675

080073c4 <__multadd>:
 80073c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073c8:	690d      	ldr	r5, [r1, #16]
 80073ca:	4607      	mov	r7, r0
 80073cc:	460c      	mov	r4, r1
 80073ce:	461e      	mov	r6, r3
 80073d0:	f101 0c14 	add.w	ip, r1, #20
 80073d4:	2000      	movs	r0, #0
 80073d6:	f8dc 3000 	ldr.w	r3, [ip]
 80073da:	b299      	uxth	r1, r3
 80073dc:	fb02 6101 	mla	r1, r2, r1, r6
 80073e0:	0c1e      	lsrs	r6, r3, #16
 80073e2:	0c0b      	lsrs	r3, r1, #16
 80073e4:	fb02 3306 	mla	r3, r2, r6, r3
 80073e8:	b289      	uxth	r1, r1
 80073ea:	3001      	adds	r0, #1
 80073ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80073f0:	4285      	cmp	r5, r0
 80073f2:	f84c 1b04 	str.w	r1, [ip], #4
 80073f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80073fa:	dcec      	bgt.n	80073d6 <__multadd+0x12>
 80073fc:	b30e      	cbz	r6, 8007442 <__multadd+0x7e>
 80073fe:	68a3      	ldr	r3, [r4, #8]
 8007400:	42ab      	cmp	r3, r5
 8007402:	dc19      	bgt.n	8007438 <__multadd+0x74>
 8007404:	6861      	ldr	r1, [r4, #4]
 8007406:	4638      	mov	r0, r7
 8007408:	3101      	adds	r1, #1
 800740a:	f7ff ff79 	bl	8007300 <_Balloc>
 800740e:	4680      	mov	r8, r0
 8007410:	b928      	cbnz	r0, 800741e <__multadd+0x5a>
 8007412:	4602      	mov	r2, r0
 8007414:	4b0c      	ldr	r3, [pc, #48]	@ (8007448 <__multadd+0x84>)
 8007416:	480d      	ldr	r0, [pc, #52]	@ (800744c <__multadd+0x88>)
 8007418:	21ba      	movs	r1, #186	@ 0xba
 800741a:	f000 fd27 	bl	8007e6c <__assert_func>
 800741e:	6922      	ldr	r2, [r4, #16]
 8007420:	3202      	adds	r2, #2
 8007422:	f104 010c 	add.w	r1, r4, #12
 8007426:	0092      	lsls	r2, r2, #2
 8007428:	300c      	adds	r0, #12
 800742a:	f000 fd11 	bl	8007e50 <memcpy>
 800742e:	4621      	mov	r1, r4
 8007430:	4638      	mov	r0, r7
 8007432:	f7ff ffa5 	bl	8007380 <_Bfree>
 8007436:	4644      	mov	r4, r8
 8007438:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800743c:	3501      	adds	r5, #1
 800743e:	615e      	str	r6, [r3, #20]
 8007440:	6125      	str	r5, [r4, #16]
 8007442:	4620      	mov	r0, r4
 8007444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007448:	08008664 	.word	0x08008664
 800744c:	08008675 	.word	0x08008675

08007450 <__hi0bits>:
 8007450:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007454:	4603      	mov	r3, r0
 8007456:	bf36      	itet	cc
 8007458:	0403      	lslcc	r3, r0, #16
 800745a:	2000      	movcs	r0, #0
 800745c:	2010      	movcc	r0, #16
 800745e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007462:	bf3c      	itt	cc
 8007464:	021b      	lslcc	r3, r3, #8
 8007466:	3008      	addcc	r0, #8
 8007468:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800746c:	bf3c      	itt	cc
 800746e:	011b      	lslcc	r3, r3, #4
 8007470:	3004      	addcc	r0, #4
 8007472:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007476:	bf3c      	itt	cc
 8007478:	009b      	lslcc	r3, r3, #2
 800747a:	3002      	addcc	r0, #2
 800747c:	2b00      	cmp	r3, #0
 800747e:	db05      	blt.n	800748c <__hi0bits+0x3c>
 8007480:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007484:	f100 0001 	add.w	r0, r0, #1
 8007488:	bf08      	it	eq
 800748a:	2020      	moveq	r0, #32
 800748c:	4770      	bx	lr

0800748e <__lo0bits>:
 800748e:	6803      	ldr	r3, [r0, #0]
 8007490:	4602      	mov	r2, r0
 8007492:	f013 0007 	ands.w	r0, r3, #7
 8007496:	d00b      	beq.n	80074b0 <__lo0bits+0x22>
 8007498:	07d9      	lsls	r1, r3, #31
 800749a:	d421      	bmi.n	80074e0 <__lo0bits+0x52>
 800749c:	0798      	lsls	r0, r3, #30
 800749e:	bf49      	itett	mi
 80074a0:	085b      	lsrmi	r3, r3, #1
 80074a2:	089b      	lsrpl	r3, r3, #2
 80074a4:	2001      	movmi	r0, #1
 80074a6:	6013      	strmi	r3, [r2, #0]
 80074a8:	bf5c      	itt	pl
 80074aa:	6013      	strpl	r3, [r2, #0]
 80074ac:	2002      	movpl	r0, #2
 80074ae:	4770      	bx	lr
 80074b0:	b299      	uxth	r1, r3
 80074b2:	b909      	cbnz	r1, 80074b8 <__lo0bits+0x2a>
 80074b4:	0c1b      	lsrs	r3, r3, #16
 80074b6:	2010      	movs	r0, #16
 80074b8:	b2d9      	uxtb	r1, r3
 80074ba:	b909      	cbnz	r1, 80074c0 <__lo0bits+0x32>
 80074bc:	3008      	adds	r0, #8
 80074be:	0a1b      	lsrs	r3, r3, #8
 80074c0:	0719      	lsls	r1, r3, #28
 80074c2:	bf04      	itt	eq
 80074c4:	091b      	lsreq	r3, r3, #4
 80074c6:	3004      	addeq	r0, #4
 80074c8:	0799      	lsls	r1, r3, #30
 80074ca:	bf04      	itt	eq
 80074cc:	089b      	lsreq	r3, r3, #2
 80074ce:	3002      	addeq	r0, #2
 80074d0:	07d9      	lsls	r1, r3, #31
 80074d2:	d403      	bmi.n	80074dc <__lo0bits+0x4e>
 80074d4:	085b      	lsrs	r3, r3, #1
 80074d6:	f100 0001 	add.w	r0, r0, #1
 80074da:	d003      	beq.n	80074e4 <__lo0bits+0x56>
 80074dc:	6013      	str	r3, [r2, #0]
 80074de:	4770      	bx	lr
 80074e0:	2000      	movs	r0, #0
 80074e2:	4770      	bx	lr
 80074e4:	2020      	movs	r0, #32
 80074e6:	4770      	bx	lr

080074e8 <__i2b>:
 80074e8:	b510      	push	{r4, lr}
 80074ea:	460c      	mov	r4, r1
 80074ec:	2101      	movs	r1, #1
 80074ee:	f7ff ff07 	bl	8007300 <_Balloc>
 80074f2:	4602      	mov	r2, r0
 80074f4:	b928      	cbnz	r0, 8007502 <__i2b+0x1a>
 80074f6:	4b05      	ldr	r3, [pc, #20]	@ (800750c <__i2b+0x24>)
 80074f8:	4805      	ldr	r0, [pc, #20]	@ (8007510 <__i2b+0x28>)
 80074fa:	f240 1145 	movw	r1, #325	@ 0x145
 80074fe:	f000 fcb5 	bl	8007e6c <__assert_func>
 8007502:	2301      	movs	r3, #1
 8007504:	6144      	str	r4, [r0, #20]
 8007506:	6103      	str	r3, [r0, #16]
 8007508:	bd10      	pop	{r4, pc}
 800750a:	bf00      	nop
 800750c:	08008664 	.word	0x08008664
 8007510:	08008675 	.word	0x08008675

08007514 <__multiply>:
 8007514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007518:	4617      	mov	r7, r2
 800751a:	690a      	ldr	r2, [r1, #16]
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	429a      	cmp	r2, r3
 8007520:	bfa8      	it	ge
 8007522:	463b      	movge	r3, r7
 8007524:	4689      	mov	r9, r1
 8007526:	bfa4      	itt	ge
 8007528:	460f      	movge	r7, r1
 800752a:	4699      	movge	r9, r3
 800752c:	693d      	ldr	r5, [r7, #16]
 800752e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	6879      	ldr	r1, [r7, #4]
 8007536:	eb05 060a 	add.w	r6, r5, sl
 800753a:	42b3      	cmp	r3, r6
 800753c:	b085      	sub	sp, #20
 800753e:	bfb8      	it	lt
 8007540:	3101      	addlt	r1, #1
 8007542:	f7ff fedd 	bl	8007300 <_Balloc>
 8007546:	b930      	cbnz	r0, 8007556 <__multiply+0x42>
 8007548:	4602      	mov	r2, r0
 800754a:	4b41      	ldr	r3, [pc, #260]	@ (8007650 <__multiply+0x13c>)
 800754c:	4841      	ldr	r0, [pc, #260]	@ (8007654 <__multiply+0x140>)
 800754e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007552:	f000 fc8b 	bl	8007e6c <__assert_func>
 8007556:	f100 0414 	add.w	r4, r0, #20
 800755a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800755e:	4623      	mov	r3, r4
 8007560:	2200      	movs	r2, #0
 8007562:	4573      	cmp	r3, lr
 8007564:	d320      	bcc.n	80075a8 <__multiply+0x94>
 8007566:	f107 0814 	add.w	r8, r7, #20
 800756a:	f109 0114 	add.w	r1, r9, #20
 800756e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007572:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007576:	9302      	str	r3, [sp, #8]
 8007578:	1beb      	subs	r3, r5, r7
 800757a:	3b15      	subs	r3, #21
 800757c:	f023 0303 	bic.w	r3, r3, #3
 8007580:	3304      	adds	r3, #4
 8007582:	3715      	adds	r7, #21
 8007584:	42bd      	cmp	r5, r7
 8007586:	bf38      	it	cc
 8007588:	2304      	movcc	r3, #4
 800758a:	9301      	str	r3, [sp, #4]
 800758c:	9b02      	ldr	r3, [sp, #8]
 800758e:	9103      	str	r1, [sp, #12]
 8007590:	428b      	cmp	r3, r1
 8007592:	d80c      	bhi.n	80075ae <__multiply+0x9a>
 8007594:	2e00      	cmp	r6, #0
 8007596:	dd03      	ble.n	80075a0 <__multiply+0x8c>
 8007598:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800759c:	2b00      	cmp	r3, #0
 800759e:	d055      	beq.n	800764c <__multiply+0x138>
 80075a0:	6106      	str	r6, [r0, #16]
 80075a2:	b005      	add	sp, #20
 80075a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075a8:	f843 2b04 	str.w	r2, [r3], #4
 80075ac:	e7d9      	b.n	8007562 <__multiply+0x4e>
 80075ae:	f8b1 a000 	ldrh.w	sl, [r1]
 80075b2:	f1ba 0f00 	cmp.w	sl, #0
 80075b6:	d01f      	beq.n	80075f8 <__multiply+0xe4>
 80075b8:	46c4      	mov	ip, r8
 80075ba:	46a1      	mov	r9, r4
 80075bc:	2700      	movs	r7, #0
 80075be:	f85c 2b04 	ldr.w	r2, [ip], #4
 80075c2:	f8d9 3000 	ldr.w	r3, [r9]
 80075c6:	fa1f fb82 	uxth.w	fp, r2
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	fb0a 330b 	mla	r3, sl, fp, r3
 80075d0:	443b      	add	r3, r7
 80075d2:	f8d9 7000 	ldr.w	r7, [r9]
 80075d6:	0c12      	lsrs	r2, r2, #16
 80075d8:	0c3f      	lsrs	r7, r7, #16
 80075da:	fb0a 7202 	mla	r2, sl, r2, r7
 80075de:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075e8:	4565      	cmp	r5, ip
 80075ea:	f849 3b04 	str.w	r3, [r9], #4
 80075ee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80075f2:	d8e4      	bhi.n	80075be <__multiply+0xaa>
 80075f4:	9b01      	ldr	r3, [sp, #4]
 80075f6:	50e7      	str	r7, [r4, r3]
 80075f8:	9b03      	ldr	r3, [sp, #12]
 80075fa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80075fe:	3104      	adds	r1, #4
 8007600:	f1b9 0f00 	cmp.w	r9, #0
 8007604:	d020      	beq.n	8007648 <__multiply+0x134>
 8007606:	6823      	ldr	r3, [r4, #0]
 8007608:	4647      	mov	r7, r8
 800760a:	46a4      	mov	ip, r4
 800760c:	f04f 0a00 	mov.w	sl, #0
 8007610:	f8b7 b000 	ldrh.w	fp, [r7]
 8007614:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007618:	fb09 220b 	mla	r2, r9, fp, r2
 800761c:	4452      	add	r2, sl
 800761e:	b29b      	uxth	r3, r3
 8007620:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007624:	f84c 3b04 	str.w	r3, [ip], #4
 8007628:	f857 3b04 	ldr.w	r3, [r7], #4
 800762c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007630:	f8bc 3000 	ldrh.w	r3, [ip]
 8007634:	fb09 330a 	mla	r3, r9, sl, r3
 8007638:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800763c:	42bd      	cmp	r5, r7
 800763e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007642:	d8e5      	bhi.n	8007610 <__multiply+0xfc>
 8007644:	9a01      	ldr	r2, [sp, #4]
 8007646:	50a3      	str	r3, [r4, r2]
 8007648:	3404      	adds	r4, #4
 800764a:	e79f      	b.n	800758c <__multiply+0x78>
 800764c:	3e01      	subs	r6, #1
 800764e:	e7a1      	b.n	8007594 <__multiply+0x80>
 8007650:	08008664 	.word	0x08008664
 8007654:	08008675 	.word	0x08008675

08007658 <__pow5mult>:
 8007658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800765c:	4615      	mov	r5, r2
 800765e:	f012 0203 	ands.w	r2, r2, #3
 8007662:	4607      	mov	r7, r0
 8007664:	460e      	mov	r6, r1
 8007666:	d007      	beq.n	8007678 <__pow5mult+0x20>
 8007668:	4c25      	ldr	r4, [pc, #148]	@ (8007700 <__pow5mult+0xa8>)
 800766a:	3a01      	subs	r2, #1
 800766c:	2300      	movs	r3, #0
 800766e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007672:	f7ff fea7 	bl	80073c4 <__multadd>
 8007676:	4606      	mov	r6, r0
 8007678:	10ad      	asrs	r5, r5, #2
 800767a:	d03d      	beq.n	80076f8 <__pow5mult+0xa0>
 800767c:	69fc      	ldr	r4, [r7, #28]
 800767e:	b97c      	cbnz	r4, 80076a0 <__pow5mult+0x48>
 8007680:	2010      	movs	r0, #16
 8007682:	f7ff fd87 	bl	8007194 <malloc>
 8007686:	4602      	mov	r2, r0
 8007688:	61f8      	str	r0, [r7, #28]
 800768a:	b928      	cbnz	r0, 8007698 <__pow5mult+0x40>
 800768c:	4b1d      	ldr	r3, [pc, #116]	@ (8007704 <__pow5mult+0xac>)
 800768e:	481e      	ldr	r0, [pc, #120]	@ (8007708 <__pow5mult+0xb0>)
 8007690:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007694:	f000 fbea 	bl	8007e6c <__assert_func>
 8007698:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800769c:	6004      	str	r4, [r0, #0]
 800769e:	60c4      	str	r4, [r0, #12]
 80076a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80076a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80076a8:	b94c      	cbnz	r4, 80076be <__pow5mult+0x66>
 80076aa:	f240 2171 	movw	r1, #625	@ 0x271
 80076ae:	4638      	mov	r0, r7
 80076b0:	f7ff ff1a 	bl	80074e8 <__i2b>
 80076b4:	2300      	movs	r3, #0
 80076b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80076ba:	4604      	mov	r4, r0
 80076bc:	6003      	str	r3, [r0, #0]
 80076be:	f04f 0900 	mov.w	r9, #0
 80076c2:	07eb      	lsls	r3, r5, #31
 80076c4:	d50a      	bpl.n	80076dc <__pow5mult+0x84>
 80076c6:	4631      	mov	r1, r6
 80076c8:	4622      	mov	r2, r4
 80076ca:	4638      	mov	r0, r7
 80076cc:	f7ff ff22 	bl	8007514 <__multiply>
 80076d0:	4631      	mov	r1, r6
 80076d2:	4680      	mov	r8, r0
 80076d4:	4638      	mov	r0, r7
 80076d6:	f7ff fe53 	bl	8007380 <_Bfree>
 80076da:	4646      	mov	r6, r8
 80076dc:	106d      	asrs	r5, r5, #1
 80076de:	d00b      	beq.n	80076f8 <__pow5mult+0xa0>
 80076e0:	6820      	ldr	r0, [r4, #0]
 80076e2:	b938      	cbnz	r0, 80076f4 <__pow5mult+0x9c>
 80076e4:	4622      	mov	r2, r4
 80076e6:	4621      	mov	r1, r4
 80076e8:	4638      	mov	r0, r7
 80076ea:	f7ff ff13 	bl	8007514 <__multiply>
 80076ee:	6020      	str	r0, [r4, #0]
 80076f0:	f8c0 9000 	str.w	r9, [r0]
 80076f4:	4604      	mov	r4, r0
 80076f6:	e7e4      	b.n	80076c2 <__pow5mult+0x6a>
 80076f8:	4630      	mov	r0, r6
 80076fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076fe:	bf00      	nop
 8007700:	08008728 	.word	0x08008728
 8007704:	080085f5 	.word	0x080085f5
 8007708:	08008675 	.word	0x08008675

0800770c <__lshift>:
 800770c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007710:	460c      	mov	r4, r1
 8007712:	6849      	ldr	r1, [r1, #4]
 8007714:	6923      	ldr	r3, [r4, #16]
 8007716:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800771a:	68a3      	ldr	r3, [r4, #8]
 800771c:	4607      	mov	r7, r0
 800771e:	4691      	mov	r9, r2
 8007720:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007724:	f108 0601 	add.w	r6, r8, #1
 8007728:	42b3      	cmp	r3, r6
 800772a:	db0b      	blt.n	8007744 <__lshift+0x38>
 800772c:	4638      	mov	r0, r7
 800772e:	f7ff fde7 	bl	8007300 <_Balloc>
 8007732:	4605      	mov	r5, r0
 8007734:	b948      	cbnz	r0, 800774a <__lshift+0x3e>
 8007736:	4602      	mov	r2, r0
 8007738:	4b28      	ldr	r3, [pc, #160]	@ (80077dc <__lshift+0xd0>)
 800773a:	4829      	ldr	r0, [pc, #164]	@ (80077e0 <__lshift+0xd4>)
 800773c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007740:	f000 fb94 	bl	8007e6c <__assert_func>
 8007744:	3101      	adds	r1, #1
 8007746:	005b      	lsls	r3, r3, #1
 8007748:	e7ee      	b.n	8007728 <__lshift+0x1c>
 800774a:	2300      	movs	r3, #0
 800774c:	f100 0114 	add.w	r1, r0, #20
 8007750:	f100 0210 	add.w	r2, r0, #16
 8007754:	4618      	mov	r0, r3
 8007756:	4553      	cmp	r3, sl
 8007758:	db33      	blt.n	80077c2 <__lshift+0xb6>
 800775a:	6920      	ldr	r0, [r4, #16]
 800775c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007760:	f104 0314 	add.w	r3, r4, #20
 8007764:	f019 091f 	ands.w	r9, r9, #31
 8007768:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800776c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007770:	d02b      	beq.n	80077ca <__lshift+0xbe>
 8007772:	f1c9 0e20 	rsb	lr, r9, #32
 8007776:	468a      	mov	sl, r1
 8007778:	2200      	movs	r2, #0
 800777a:	6818      	ldr	r0, [r3, #0]
 800777c:	fa00 f009 	lsl.w	r0, r0, r9
 8007780:	4310      	orrs	r0, r2
 8007782:	f84a 0b04 	str.w	r0, [sl], #4
 8007786:	f853 2b04 	ldr.w	r2, [r3], #4
 800778a:	459c      	cmp	ip, r3
 800778c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007790:	d8f3      	bhi.n	800777a <__lshift+0x6e>
 8007792:	ebac 0304 	sub.w	r3, ip, r4
 8007796:	3b15      	subs	r3, #21
 8007798:	f023 0303 	bic.w	r3, r3, #3
 800779c:	3304      	adds	r3, #4
 800779e:	f104 0015 	add.w	r0, r4, #21
 80077a2:	4560      	cmp	r0, ip
 80077a4:	bf88      	it	hi
 80077a6:	2304      	movhi	r3, #4
 80077a8:	50ca      	str	r2, [r1, r3]
 80077aa:	b10a      	cbz	r2, 80077b0 <__lshift+0xa4>
 80077ac:	f108 0602 	add.w	r6, r8, #2
 80077b0:	3e01      	subs	r6, #1
 80077b2:	4638      	mov	r0, r7
 80077b4:	612e      	str	r6, [r5, #16]
 80077b6:	4621      	mov	r1, r4
 80077b8:	f7ff fde2 	bl	8007380 <_Bfree>
 80077bc:	4628      	mov	r0, r5
 80077be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80077c6:	3301      	adds	r3, #1
 80077c8:	e7c5      	b.n	8007756 <__lshift+0x4a>
 80077ca:	3904      	subs	r1, #4
 80077cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80077d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80077d4:	459c      	cmp	ip, r3
 80077d6:	d8f9      	bhi.n	80077cc <__lshift+0xc0>
 80077d8:	e7ea      	b.n	80077b0 <__lshift+0xa4>
 80077da:	bf00      	nop
 80077dc:	08008664 	.word	0x08008664
 80077e0:	08008675 	.word	0x08008675

080077e4 <__mcmp>:
 80077e4:	690a      	ldr	r2, [r1, #16]
 80077e6:	4603      	mov	r3, r0
 80077e8:	6900      	ldr	r0, [r0, #16]
 80077ea:	1a80      	subs	r0, r0, r2
 80077ec:	b530      	push	{r4, r5, lr}
 80077ee:	d10e      	bne.n	800780e <__mcmp+0x2a>
 80077f0:	3314      	adds	r3, #20
 80077f2:	3114      	adds	r1, #20
 80077f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80077f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80077fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007800:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007804:	4295      	cmp	r5, r2
 8007806:	d003      	beq.n	8007810 <__mcmp+0x2c>
 8007808:	d205      	bcs.n	8007816 <__mcmp+0x32>
 800780a:	f04f 30ff 	mov.w	r0, #4294967295
 800780e:	bd30      	pop	{r4, r5, pc}
 8007810:	42a3      	cmp	r3, r4
 8007812:	d3f3      	bcc.n	80077fc <__mcmp+0x18>
 8007814:	e7fb      	b.n	800780e <__mcmp+0x2a>
 8007816:	2001      	movs	r0, #1
 8007818:	e7f9      	b.n	800780e <__mcmp+0x2a>
	...

0800781c <__mdiff>:
 800781c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007820:	4689      	mov	r9, r1
 8007822:	4606      	mov	r6, r0
 8007824:	4611      	mov	r1, r2
 8007826:	4648      	mov	r0, r9
 8007828:	4614      	mov	r4, r2
 800782a:	f7ff ffdb 	bl	80077e4 <__mcmp>
 800782e:	1e05      	subs	r5, r0, #0
 8007830:	d112      	bne.n	8007858 <__mdiff+0x3c>
 8007832:	4629      	mov	r1, r5
 8007834:	4630      	mov	r0, r6
 8007836:	f7ff fd63 	bl	8007300 <_Balloc>
 800783a:	4602      	mov	r2, r0
 800783c:	b928      	cbnz	r0, 800784a <__mdiff+0x2e>
 800783e:	4b3f      	ldr	r3, [pc, #252]	@ (800793c <__mdiff+0x120>)
 8007840:	f240 2137 	movw	r1, #567	@ 0x237
 8007844:	483e      	ldr	r0, [pc, #248]	@ (8007940 <__mdiff+0x124>)
 8007846:	f000 fb11 	bl	8007e6c <__assert_func>
 800784a:	2301      	movs	r3, #1
 800784c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007850:	4610      	mov	r0, r2
 8007852:	b003      	add	sp, #12
 8007854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007858:	bfbc      	itt	lt
 800785a:	464b      	movlt	r3, r9
 800785c:	46a1      	movlt	r9, r4
 800785e:	4630      	mov	r0, r6
 8007860:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007864:	bfba      	itte	lt
 8007866:	461c      	movlt	r4, r3
 8007868:	2501      	movlt	r5, #1
 800786a:	2500      	movge	r5, #0
 800786c:	f7ff fd48 	bl	8007300 <_Balloc>
 8007870:	4602      	mov	r2, r0
 8007872:	b918      	cbnz	r0, 800787c <__mdiff+0x60>
 8007874:	4b31      	ldr	r3, [pc, #196]	@ (800793c <__mdiff+0x120>)
 8007876:	f240 2145 	movw	r1, #581	@ 0x245
 800787a:	e7e3      	b.n	8007844 <__mdiff+0x28>
 800787c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007880:	6926      	ldr	r6, [r4, #16]
 8007882:	60c5      	str	r5, [r0, #12]
 8007884:	f109 0310 	add.w	r3, r9, #16
 8007888:	f109 0514 	add.w	r5, r9, #20
 800788c:	f104 0e14 	add.w	lr, r4, #20
 8007890:	f100 0b14 	add.w	fp, r0, #20
 8007894:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007898:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800789c:	9301      	str	r3, [sp, #4]
 800789e:	46d9      	mov	r9, fp
 80078a0:	f04f 0c00 	mov.w	ip, #0
 80078a4:	9b01      	ldr	r3, [sp, #4]
 80078a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80078aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80078ae:	9301      	str	r3, [sp, #4]
 80078b0:	fa1f f38a 	uxth.w	r3, sl
 80078b4:	4619      	mov	r1, r3
 80078b6:	b283      	uxth	r3, r0
 80078b8:	1acb      	subs	r3, r1, r3
 80078ba:	0c00      	lsrs	r0, r0, #16
 80078bc:	4463      	add	r3, ip
 80078be:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80078c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80078cc:	4576      	cmp	r6, lr
 80078ce:	f849 3b04 	str.w	r3, [r9], #4
 80078d2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80078d6:	d8e5      	bhi.n	80078a4 <__mdiff+0x88>
 80078d8:	1b33      	subs	r3, r6, r4
 80078da:	3b15      	subs	r3, #21
 80078dc:	f023 0303 	bic.w	r3, r3, #3
 80078e0:	3415      	adds	r4, #21
 80078e2:	3304      	adds	r3, #4
 80078e4:	42a6      	cmp	r6, r4
 80078e6:	bf38      	it	cc
 80078e8:	2304      	movcc	r3, #4
 80078ea:	441d      	add	r5, r3
 80078ec:	445b      	add	r3, fp
 80078ee:	461e      	mov	r6, r3
 80078f0:	462c      	mov	r4, r5
 80078f2:	4544      	cmp	r4, r8
 80078f4:	d30e      	bcc.n	8007914 <__mdiff+0xf8>
 80078f6:	f108 0103 	add.w	r1, r8, #3
 80078fa:	1b49      	subs	r1, r1, r5
 80078fc:	f021 0103 	bic.w	r1, r1, #3
 8007900:	3d03      	subs	r5, #3
 8007902:	45a8      	cmp	r8, r5
 8007904:	bf38      	it	cc
 8007906:	2100      	movcc	r1, #0
 8007908:	440b      	add	r3, r1
 800790a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800790e:	b191      	cbz	r1, 8007936 <__mdiff+0x11a>
 8007910:	6117      	str	r7, [r2, #16]
 8007912:	e79d      	b.n	8007850 <__mdiff+0x34>
 8007914:	f854 1b04 	ldr.w	r1, [r4], #4
 8007918:	46e6      	mov	lr, ip
 800791a:	0c08      	lsrs	r0, r1, #16
 800791c:	fa1c fc81 	uxtah	ip, ip, r1
 8007920:	4471      	add	r1, lr
 8007922:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007926:	b289      	uxth	r1, r1
 8007928:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800792c:	f846 1b04 	str.w	r1, [r6], #4
 8007930:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007934:	e7dd      	b.n	80078f2 <__mdiff+0xd6>
 8007936:	3f01      	subs	r7, #1
 8007938:	e7e7      	b.n	800790a <__mdiff+0xee>
 800793a:	bf00      	nop
 800793c:	08008664 	.word	0x08008664
 8007940:	08008675 	.word	0x08008675

08007944 <__d2b>:
 8007944:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007948:	460f      	mov	r7, r1
 800794a:	2101      	movs	r1, #1
 800794c:	ec59 8b10 	vmov	r8, r9, d0
 8007950:	4616      	mov	r6, r2
 8007952:	f7ff fcd5 	bl	8007300 <_Balloc>
 8007956:	4604      	mov	r4, r0
 8007958:	b930      	cbnz	r0, 8007968 <__d2b+0x24>
 800795a:	4602      	mov	r2, r0
 800795c:	4b23      	ldr	r3, [pc, #140]	@ (80079ec <__d2b+0xa8>)
 800795e:	4824      	ldr	r0, [pc, #144]	@ (80079f0 <__d2b+0xac>)
 8007960:	f240 310f 	movw	r1, #783	@ 0x30f
 8007964:	f000 fa82 	bl	8007e6c <__assert_func>
 8007968:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800796c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007970:	b10d      	cbz	r5, 8007976 <__d2b+0x32>
 8007972:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007976:	9301      	str	r3, [sp, #4]
 8007978:	f1b8 0300 	subs.w	r3, r8, #0
 800797c:	d023      	beq.n	80079c6 <__d2b+0x82>
 800797e:	4668      	mov	r0, sp
 8007980:	9300      	str	r3, [sp, #0]
 8007982:	f7ff fd84 	bl	800748e <__lo0bits>
 8007986:	e9dd 1200 	ldrd	r1, r2, [sp]
 800798a:	b1d0      	cbz	r0, 80079c2 <__d2b+0x7e>
 800798c:	f1c0 0320 	rsb	r3, r0, #32
 8007990:	fa02 f303 	lsl.w	r3, r2, r3
 8007994:	430b      	orrs	r3, r1
 8007996:	40c2      	lsrs	r2, r0
 8007998:	6163      	str	r3, [r4, #20]
 800799a:	9201      	str	r2, [sp, #4]
 800799c:	9b01      	ldr	r3, [sp, #4]
 800799e:	61a3      	str	r3, [r4, #24]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	bf0c      	ite	eq
 80079a4:	2201      	moveq	r2, #1
 80079a6:	2202      	movne	r2, #2
 80079a8:	6122      	str	r2, [r4, #16]
 80079aa:	b1a5      	cbz	r5, 80079d6 <__d2b+0x92>
 80079ac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80079b0:	4405      	add	r5, r0
 80079b2:	603d      	str	r5, [r7, #0]
 80079b4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80079b8:	6030      	str	r0, [r6, #0]
 80079ba:	4620      	mov	r0, r4
 80079bc:	b003      	add	sp, #12
 80079be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079c2:	6161      	str	r1, [r4, #20]
 80079c4:	e7ea      	b.n	800799c <__d2b+0x58>
 80079c6:	a801      	add	r0, sp, #4
 80079c8:	f7ff fd61 	bl	800748e <__lo0bits>
 80079cc:	9b01      	ldr	r3, [sp, #4]
 80079ce:	6163      	str	r3, [r4, #20]
 80079d0:	3020      	adds	r0, #32
 80079d2:	2201      	movs	r2, #1
 80079d4:	e7e8      	b.n	80079a8 <__d2b+0x64>
 80079d6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80079da:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80079de:	6038      	str	r0, [r7, #0]
 80079e0:	6918      	ldr	r0, [r3, #16]
 80079e2:	f7ff fd35 	bl	8007450 <__hi0bits>
 80079e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80079ea:	e7e5      	b.n	80079b8 <__d2b+0x74>
 80079ec:	08008664 	.word	0x08008664
 80079f0:	08008675 	.word	0x08008675

080079f4 <__ssputs_r>:
 80079f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079f8:	688e      	ldr	r6, [r1, #8]
 80079fa:	461f      	mov	r7, r3
 80079fc:	42be      	cmp	r6, r7
 80079fe:	680b      	ldr	r3, [r1, #0]
 8007a00:	4682      	mov	sl, r0
 8007a02:	460c      	mov	r4, r1
 8007a04:	4690      	mov	r8, r2
 8007a06:	d82d      	bhi.n	8007a64 <__ssputs_r+0x70>
 8007a08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a0c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007a10:	d026      	beq.n	8007a60 <__ssputs_r+0x6c>
 8007a12:	6965      	ldr	r5, [r4, #20]
 8007a14:	6909      	ldr	r1, [r1, #16]
 8007a16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007a1a:	eba3 0901 	sub.w	r9, r3, r1
 8007a1e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007a22:	1c7b      	adds	r3, r7, #1
 8007a24:	444b      	add	r3, r9
 8007a26:	106d      	asrs	r5, r5, #1
 8007a28:	429d      	cmp	r5, r3
 8007a2a:	bf38      	it	cc
 8007a2c:	461d      	movcc	r5, r3
 8007a2e:	0553      	lsls	r3, r2, #21
 8007a30:	d527      	bpl.n	8007a82 <__ssputs_r+0x8e>
 8007a32:	4629      	mov	r1, r5
 8007a34:	f7ff fbd8 	bl	80071e8 <_malloc_r>
 8007a38:	4606      	mov	r6, r0
 8007a3a:	b360      	cbz	r0, 8007a96 <__ssputs_r+0xa2>
 8007a3c:	6921      	ldr	r1, [r4, #16]
 8007a3e:	464a      	mov	r2, r9
 8007a40:	f000 fa06 	bl	8007e50 <memcpy>
 8007a44:	89a3      	ldrh	r3, [r4, #12]
 8007a46:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007a4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a4e:	81a3      	strh	r3, [r4, #12]
 8007a50:	6126      	str	r6, [r4, #16]
 8007a52:	6165      	str	r5, [r4, #20]
 8007a54:	444e      	add	r6, r9
 8007a56:	eba5 0509 	sub.w	r5, r5, r9
 8007a5a:	6026      	str	r6, [r4, #0]
 8007a5c:	60a5      	str	r5, [r4, #8]
 8007a5e:	463e      	mov	r6, r7
 8007a60:	42be      	cmp	r6, r7
 8007a62:	d900      	bls.n	8007a66 <__ssputs_r+0x72>
 8007a64:	463e      	mov	r6, r7
 8007a66:	6820      	ldr	r0, [r4, #0]
 8007a68:	4632      	mov	r2, r6
 8007a6a:	4641      	mov	r1, r8
 8007a6c:	f000 f9c6 	bl	8007dfc <memmove>
 8007a70:	68a3      	ldr	r3, [r4, #8]
 8007a72:	1b9b      	subs	r3, r3, r6
 8007a74:	60a3      	str	r3, [r4, #8]
 8007a76:	6823      	ldr	r3, [r4, #0]
 8007a78:	4433      	add	r3, r6
 8007a7a:	6023      	str	r3, [r4, #0]
 8007a7c:	2000      	movs	r0, #0
 8007a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a82:	462a      	mov	r2, r5
 8007a84:	f000 fa36 	bl	8007ef4 <_realloc_r>
 8007a88:	4606      	mov	r6, r0
 8007a8a:	2800      	cmp	r0, #0
 8007a8c:	d1e0      	bne.n	8007a50 <__ssputs_r+0x5c>
 8007a8e:	6921      	ldr	r1, [r4, #16]
 8007a90:	4650      	mov	r0, sl
 8007a92:	f7ff fb35 	bl	8007100 <_free_r>
 8007a96:	230c      	movs	r3, #12
 8007a98:	f8ca 3000 	str.w	r3, [sl]
 8007a9c:	89a3      	ldrh	r3, [r4, #12]
 8007a9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007aa2:	81a3      	strh	r3, [r4, #12]
 8007aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8007aa8:	e7e9      	b.n	8007a7e <__ssputs_r+0x8a>
	...

08007aac <_svfiprintf_r>:
 8007aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ab0:	4698      	mov	r8, r3
 8007ab2:	898b      	ldrh	r3, [r1, #12]
 8007ab4:	061b      	lsls	r3, r3, #24
 8007ab6:	b09d      	sub	sp, #116	@ 0x74
 8007ab8:	4607      	mov	r7, r0
 8007aba:	460d      	mov	r5, r1
 8007abc:	4614      	mov	r4, r2
 8007abe:	d510      	bpl.n	8007ae2 <_svfiprintf_r+0x36>
 8007ac0:	690b      	ldr	r3, [r1, #16]
 8007ac2:	b973      	cbnz	r3, 8007ae2 <_svfiprintf_r+0x36>
 8007ac4:	2140      	movs	r1, #64	@ 0x40
 8007ac6:	f7ff fb8f 	bl	80071e8 <_malloc_r>
 8007aca:	6028      	str	r0, [r5, #0]
 8007acc:	6128      	str	r0, [r5, #16]
 8007ace:	b930      	cbnz	r0, 8007ade <_svfiprintf_r+0x32>
 8007ad0:	230c      	movs	r3, #12
 8007ad2:	603b      	str	r3, [r7, #0]
 8007ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad8:	b01d      	add	sp, #116	@ 0x74
 8007ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ade:	2340      	movs	r3, #64	@ 0x40
 8007ae0:	616b      	str	r3, [r5, #20]
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ae6:	2320      	movs	r3, #32
 8007ae8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007aec:	f8cd 800c 	str.w	r8, [sp, #12]
 8007af0:	2330      	movs	r3, #48	@ 0x30
 8007af2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007c90 <_svfiprintf_r+0x1e4>
 8007af6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007afa:	f04f 0901 	mov.w	r9, #1
 8007afe:	4623      	mov	r3, r4
 8007b00:	469a      	mov	sl, r3
 8007b02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b06:	b10a      	cbz	r2, 8007b0c <_svfiprintf_r+0x60>
 8007b08:	2a25      	cmp	r2, #37	@ 0x25
 8007b0a:	d1f9      	bne.n	8007b00 <_svfiprintf_r+0x54>
 8007b0c:	ebba 0b04 	subs.w	fp, sl, r4
 8007b10:	d00b      	beq.n	8007b2a <_svfiprintf_r+0x7e>
 8007b12:	465b      	mov	r3, fp
 8007b14:	4622      	mov	r2, r4
 8007b16:	4629      	mov	r1, r5
 8007b18:	4638      	mov	r0, r7
 8007b1a:	f7ff ff6b 	bl	80079f4 <__ssputs_r>
 8007b1e:	3001      	adds	r0, #1
 8007b20:	f000 80a7 	beq.w	8007c72 <_svfiprintf_r+0x1c6>
 8007b24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b26:	445a      	add	r2, fp
 8007b28:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b2a:	f89a 3000 	ldrb.w	r3, [sl]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	f000 809f 	beq.w	8007c72 <_svfiprintf_r+0x1c6>
 8007b34:	2300      	movs	r3, #0
 8007b36:	f04f 32ff 	mov.w	r2, #4294967295
 8007b3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b3e:	f10a 0a01 	add.w	sl, sl, #1
 8007b42:	9304      	str	r3, [sp, #16]
 8007b44:	9307      	str	r3, [sp, #28]
 8007b46:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007b4a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007b4c:	4654      	mov	r4, sl
 8007b4e:	2205      	movs	r2, #5
 8007b50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b54:	484e      	ldr	r0, [pc, #312]	@ (8007c90 <_svfiprintf_r+0x1e4>)
 8007b56:	f7f8 fb3b 	bl	80001d0 <memchr>
 8007b5a:	9a04      	ldr	r2, [sp, #16]
 8007b5c:	b9d8      	cbnz	r0, 8007b96 <_svfiprintf_r+0xea>
 8007b5e:	06d0      	lsls	r0, r2, #27
 8007b60:	bf44      	itt	mi
 8007b62:	2320      	movmi	r3, #32
 8007b64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b68:	0711      	lsls	r1, r2, #28
 8007b6a:	bf44      	itt	mi
 8007b6c:	232b      	movmi	r3, #43	@ 0x2b
 8007b6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b72:	f89a 3000 	ldrb.w	r3, [sl]
 8007b76:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b78:	d015      	beq.n	8007ba6 <_svfiprintf_r+0xfa>
 8007b7a:	9a07      	ldr	r2, [sp, #28]
 8007b7c:	4654      	mov	r4, sl
 8007b7e:	2000      	movs	r0, #0
 8007b80:	f04f 0c0a 	mov.w	ip, #10
 8007b84:	4621      	mov	r1, r4
 8007b86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b8a:	3b30      	subs	r3, #48	@ 0x30
 8007b8c:	2b09      	cmp	r3, #9
 8007b8e:	d94b      	bls.n	8007c28 <_svfiprintf_r+0x17c>
 8007b90:	b1b0      	cbz	r0, 8007bc0 <_svfiprintf_r+0x114>
 8007b92:	9207      	str	r2, [sp, #28]
 8007b94:	e014      	b.n	8007bc0 <_svfiprintf_r+0x114>
 8007b96:	eba0 0308 	sub.w	r3, r0, r8
 8007b9a:	fa09 f303 	lsl.w	r3, r9, r3
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	9304      	str	r3, [sp, #16]
 8007ba2:	46a2      	mov	sl, r4
 8007ba4:	e7d2      	b.n	8007b4c <_svfiprintf_r+0xa0>
 8007ba6:	9b03      	ldr	r3, [sp, #12]
 8007ba8:	1d19      	adds	r1, r3, #4
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	9103      	str	r1, [sp, #12]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	bfbb      	ittet	lt
 8007bb2:	425b      	neglt	r3, r3
 8007bb4:	f042 0202 	orrlt.w	r2, r2, #2
 8007bb8:	9307      	strge	r3, [sp, #28]
 8007bba:	9307      	strlt	r3, [sp, #28]
 8007bbc:	bfb8      	it	lt
 8007bbe:	9204      	strlt	r2, [sp, #16]
 8007bc0:	7823      	ldrb	r3, [r4, #0]
 8007bc2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007bc4:	d10a      	bne.n	8007bdc <_svfiprintf_r+0x130>
 8007bc6:	7863      	ldrb	r3, [r4, #1]
 8007bc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007bca:	d132      	bne.n	8007c32 <_svfiprintf_r+0x186>
 8007bcc:	9b03      	ldr	r3, [sp, #12]
 8007bce:	1d1a      	adds	r2, r3, #4
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	9203      	str	r2, [sp, #12]
 8007bd4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007bd8:	3402      	adds	r4, #2
 8007bda:	9305      	str	r3, [sp, #20]
 8007bdc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007ca0 <_svfiprintf_r+0x1f4>
 8007be0:	7821      	ldrb	r1, [r4, #0]
 8007be2:	2203      	movs	r2, #3
 8007be4:	4650      	mov	r0, sl
 8007be6:	f7f8 faf3 	bl	80001d0 <memchr>
 8007bea:	b138      	cbz	r0, 8007bfc <_svfiprintf_r+0x150>
 8007bec:	9b04      	ldr	r3, [sp, #16]
 8007bee:	eba0 000a 	sub.w	r0, r0, sl
 8007bf2:	2240      	movs	r2, #64	@ 0x40
 8007bf4:	4082      	lsls	r2, r0
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	3401      	adds	r4, #1
 8007bfa:	9304      	str	r3, [sp, #16]
 8007bfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c00:	4824      	ldr	r0, [pc, #144]	@ (8007c94 <_svfiprintf_r+0x1e8>)
 8007c02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007c06:	2206      	movs	r2, #6
 8007c08:	f7f8 fae2 	bl	80001d0 <memchr>
 8007c0c:	2800      	cmp	r0, #0
 8007c0e:	d036      	beq.n	8007c7e <_svfiprintf_r+0x1d2>
 8007c10:	4b21      	ldr	r3, [pc, #132]	@ (8007c98 <_svfiprintf_r+0x1ec>)
 8007c12:	bb1b      	cbnz	r3, 8007c5c <_svfiprintf_r+0x1b0>
 8007c14:	9b03      	ldr	r3, [sp, #12]
 8007c16:	3307      	adds	r3, #7
 8007c18:	f023 0307 	bic.w	r3, r3, #7
 8007c1c:	3308      	adds	r3, #8
 8007c1e:	9303      	str	r3, [sp, #12]
 8007c20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c22:	4433      	add	r3, r6
 8007c24:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c26:	e76a      	b.n	8007afe <_svfiprintf_r+0x52>
 8007c28:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c2c:	460c      	mov	r4, r1
 8007c2e:	2001      	movs	r0, #1
 8007c30:	e7a8      	b.n	8007b84 <_svfiprintf_r+0xd8>
 8007c32:	2300      	movs	r3, #0
 8007c34:	3401      	adds	r4, #1
 8007c36:	9305      	str	r3, [sp, #20]
 8007c38:	4619      	mov	r1, r3
 8007c3a:	f04f 0c0a 	mov.w	ip, #10
 8007c3e:	4620      	mov	r0, r4
 8007c40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c44:	3a30      	subs	r2, #48	@ 0x30
 8007c46:	2a09      	cmp	r2, #9
 8007c48:	d903      	bls.n	8007c52 <_svfiprintf_r+0x1a6>
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d0c6      	beq.n	8007bdc <_svfiprintf_r+0x130>
 8007c4e:	9105      	str	r1, [sp, #20]
 8007c50:	e7c4      	b.n	8007bdc <_svfiprintf_r+0x130>
 8007c52:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c56:	4604      	mov	r4, r0
 8007c58:	2301      	movs	r3, #1
 8007c5a:	e7f0      	b.n	8007c3e <_svfiprintf_r+0x192>
 8007c5c:	ab03      	add	r3, sp, #12
 8007c5e:	9300      	str	r3, [sp, #0]
 8007c60:	462a      	mov	r2, r5
 8007c62:	4b0e      	ldr	r3, [pc, #56]	@ (8007c9c <_svfiprintf_r+0x1f0>)
 8007c64:	a904      	add	r1, sp, #16
 8007c66:	4638      	mov	r0, r7
 8007c68:	f7fd fe92 	bl	8005990 <_printf_float>
 8007c6c:	1c42      	adds	r2, r0, #1
 8007c6e:	4606      	mov	r6, r0
 8007c70:	d1d6      	bne.n	8007c20 <_svfiprintf_r+0x174>
 8007c72:	89ab      	ldrh	r3, [r5, #12]
 8007c74:	065b      	lsls	r3, r3, #25
 8007c76:	f53f af2d 	bmi.w	8007ad4 <_svfiprintf_r+0x28>
 8007c7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c7c:	e72c      	b.n	8007ad8 <_svfiprintf_r+0x2c>
 8007c7e:	ab03      	add	r3, sp, #12
 8007c80:	9300      	str	r3, [sp, #0]
 8007c82:	462a      	mov	r2, r5
 8007c84:	4b05      	ldr	r3, [pc, #20]	@ (8007c9c <_svfiprintf_r+0x1f0>)
 8007c86:	a904      	add	r1, sp, #16
 8007c88:	4638      	mov	r0, r7
 8007c8a:	f7fe f919 	bl	8005ec0 <_printf_i>
 8007c8e:	e7ed      	b.n	8007c6c <_svfiprintf_r+0x1c0>
 8007c90:	080086ce 	.word	0x080086ce
 8007c94:	080086d8 	.word	0x080086d8
 8007c98:	08005991 	.word	0x08005991
 8007c9c:	080079f5 	.word	0x080079f5
 8007ca0:	080086d4 	.word	0x080086d4

08007ca4 <__sflush_r>:
 8007ca4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cac:	0716      	lsls	r6, r2, #28
 8007cae:	4605      	mov	r5, r0
 8007cb0:	460c      	mov	r4, r1
 8007cb2:	d454      	bmi.n	8007d5e <__sflush_r+0xba>
 8007cb4:	684b      	ldr	r3, [r1, #4]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	dc02      	bgt.n	8007cc0 <__sflush_r+0x1c>
 8007cba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	dd48      	ble.n	8007d52 <__sflush_r+0xae>
 8007cc0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007cc2:	2e00      	cmp	r6, #0
 8007cc4:	d045      	beq.n	8007d52 <__sflush_r+0xae>
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ccc:	682f      	ldr	r7, [r5, #0]
 8007cce:	6a21      	ldr	r1, [r4, #32]
 8007cd0:	602b      	str	r3, [r5, #0]
 8007cd2:	d030      	beq.n	8007d36 <__sflush_r+0x92>
 8007cd4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007cd6:	89a3      	ldrh	r3, [r4, #12]
 8007cd8:	0759      	lsls	r1, r3, #29
 8007cda:	d505      	bpl.n	8007ce8 <__sflush_r+0x44>
 8007cdc:	6863      	ldr	r3, [r4, #4]
 8007cde:	1ad2      	subs	r2, r2, r3
 8007ce0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007ce2:	b10b      	cbz	r3, 8007ce8 <__sflush_r+0x44>
 8007ce4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007ce6:	1ad2      	subs	r2, r2, r3
 8007ce8:	2300      	movs	r3, #0
 8007cea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007cec:	6a21      	ldr	r1, [r4, #32]
 8007cee:	4628      	mov	r0, r5
 8007cf0:	47b0      	blx	r6
 8007cf2:	1c43      	adds	r3, r0, #1
 8007cf4:	89a3      	ldrh	r3, [r4, #12]
 8007cf6:	d106      	bne.n	8007d06 <__sflush_r+0x62>
 8007cf8:	6829      	ldr	r1, [r5, #0]
 8007cfa:	291d      	cmp	r1, #29
 8007cfc:	d82b      	bhi.n	8007d56 <__sflush_r+0xb2>
 8007cfe:	4a2a      	ldr	r2, [pc, #168]	@ (8007da8 <__sflush_r+0x104>)
 8007d00:	40ca      	lsrs	r2, r1
 8007d02:	07d6      	lsls	r6, r2, #31
 8007d04:	d527      	bpl.n	8007d56 <__sflush_r+0xb2>
 8007d06:	2200      	movs	r2, #0
 8007d08:	6062      	str	r2, [r4, #4]
 8007d0a:	04d9      	lsls	r1, r3, #19
 8007d0c:	6922      	ldr	r2, [r4, #16]
 8007d0e:	6022      	str	r2, [r4, #0]
 8007d10:	d504      	bpl.n	8007d1c <__sflush_r+0x78>
 8007d12:	1c42      	adds	r2, r0, #1
 8007d14:	d101      	bne.n	8007d1a <__sflush_r+0x76>
 8007d16:	682b      	ldr	r3, [r5, #0]
 8007d18:	b903      	cbnz	r3, 8007d1c <__sflush_r+0x78>
 8007d1a:	6560      	str	r0, [r4, #84]	@ 0x54
 8007d1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d1e:	602f      	str	r7, [r5, #0]
 8007d20:	b1b9      	cbz	r1, 8007d52 <__sflush_r+0xae>
 8007d22:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d26:	4299      	cmp	r1, r3
 8007d28:	d002      	beq.n	8007d30 <__sflush_r+0x8c>
 8007d2a:	4628      	mov	r0, r5
 8007d2c:	f7ff f9e8 	bl	8007100 <_free_r>
 8007d30:	2300      	movs	r3, #0
 8007d32:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d34:	e00d      	b.n	8007d52 <__sflush_r+0xae>
 8007d36:	2301      	movs	r3, #1
 8007d38:	4628      	mov	r0, r5
 8007d3a:	47b0      	blx	r6
 8007d3c:	4602      	mov	r2, r0
 8007d3e:	1c50      	adds	r0, r2, #1
 8007d40:	d1c9      	bne.n	8007cd6 <__sflush_r+0x32>
 8007d42:	682b      	ldr	r3, [r5, #0]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d0c6      	beq.n	8007cd6 <__sflush_r+0x32>
 8007d48:	2b1d      	cmp	r3, #29
 8007d4a:	d001      	beq.n	8007d50 <__sflush_r+0xac>
 8007d4c:	2b16      	cmp	r3, #22
 8007d4e:	d11e      	bne.n	8007d8e <__sflush_r+0xea>
 8007d50:	602f      	str	r7, [r5, #0]
 8007d52:	2000      	movs	r0, #0
 8007d54:	e022      	b.n	8007d9c <__sflush_r+0xf8>
 8007d56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d5a:	b21b      	sxth	r3, r3
 8007d5c:	e01b      	b.n	8007d96 <__sflush_r+0xf2>
 8007d5e:	690f      	ldr	r7, [r1, #16]
 8007d60:	2f00      	cmp	r7, #0
 8007d62:	d0f6      	beq.n	8007d52 <__sflush_r+0xae>
 8007d64:	0793      	lsls	r3, r2, #30
 8007d66:	680e      	ldr	r6, [r1, #0]
 8007d68:	bf08      	it	eq
 8007d6a:	694b      	ldreq	r3, [r1, #20]
 8007d6c:	600f      	str	r7, [r1, #0]
 8007d6e:	bf18      	it	ne
 8007d70:	2300      	movne	r3, #0
 8007d72:	eba6 0807 	sub.w	r8, r6, r7
 8007d76:	608b      	str	r3, [r1, #8]
 8007d78:	f1b8 0f00 	cmp.w	r8, #0
 8007d7c:	dde9      	ble.n	8007d52 <__sflush_r+0xae>
 8007d7e:	6a21      	ldr	r1, [r4, #32]
 8007d80:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007d82:	4643      	mov	r3, r8
 8007d84:	463a      	mov	r2, r7
 8007d86:	4628      	mov	r0, r5
 8007d88:	47b0      	blx	r6
 8007d8a:	2800      	cmp	r0, #0
 8007d8c:	dc08      	bgt.n	8007da0 <__sflush_r+0xfc>
 8007d8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d96:	81a3      	strh	r3, [r4, #12]
 8007d98:	f04f 30ff 	mov.w	r0, #4294967295
 8007d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007da0:	4407      	add	r7, r0
 8007da2:	eba8 0800 	sub.w	r8, r8, r0
 8007da6:	e7e7      	b.n	8007d78 <__sflush_r+0xd4>
 8007da8:	20400001 	.word	0x20400001

08007dac <_fflush_r>:
 8007dac:	b538      	push	{r3, r4, r5, lr}
 8007dae:	690b      	ldr	r3, [r1, #16]
 8007db0:	4605      	mov	r5, r0
 8007db2:	460c      	mov	r4, r1
 8007db4:	b913      	cbnz	r3, 8007dbc <_fflush_r+0x10>
 8007db6:	2500      	movs	r5, #0
 8007db8:	4628      	mov	r0, r5
 8007dba:	bd38      	pop	{r3, r4, r5, pc}
 8007dbc:	b118      	cbz	r0, 8007dc6 <_fflush_r+0x1a>
 8007dbe:	6a03      	ldr	r3, [r0, #32]
 8007dc0:	b90b      	cbnz	r3, 8007dc6 <_fflush_r+0x1a>
 8007dc2:	f7fe fa27 	bl	8006214 <__sinit>
 8007dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d0f3      	beq.n	8007db6 <_fflush_r+0xa>
 8007dce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007dd0:	07d0      	lsls	r0, r2, #31
 8007dd2:	d404      	bmi.n	8007dde <_fflush_r+0x32>
 8007dd4:	0599      	lsls	r1, r3, #22
 8007dd6:	d402      	bmi.n	8007dde <_fflush_r+0x32>
 8007dd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007dda:	f7fe fb34 	bl	8006446 <__retarget_lock_acquire_recursive>
 8007dde:	4628      	mov	r0, r5
 8007de0:	4621      	mov	r1, r4
 8007de2:	f7ff ff5f 	bl	8007ca4 <__sflush_r>
 8007de6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007de8:	07da      	lsls	r2, r3, #31
 8007dea:	4605      	mov	r5, r0
 8007dec:	d4e4      	bmi.n	8007db8 <_fflush_r+0xc>
 8007dee:	89a3      	ldrh	r3, [r4, #12]
 8007df0:	059b      	lsls	r3, r3, #22
 8007df2:	d4e1      	bmi.n	8007db8 <_fflush_r+0xc>
 8007df4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007df6:	f7fe fb27 	bl	8006448 <__retarget_lock_release_recursive>
 8007dfa:	e7dd      	b.n	8007db8 <_fflush_r+0xc>

08007dfc <memmove>:
 8007dfc:	4288      	cmp	r0, r1
 8007dfe:	b510      	push	{r4, lr}
 8007e00:	eb01 0402 	add.w	r4, r1, r2
 8007e04:	d902      	bls.n	8007e0c <memmove+0x10>
 8007e06:	4284      	cmp	r4, r0
 8007e08:	4623      	mov	r3, r4
 8007e0a:	d807      	bhi.n	8007e1c <memmove+0x20>
 8007e0c:	1e43      	subs	r3, r0, #1
 8007e0e:	42a1      	cmp	r1, r4
 8007e10:	d008      	beq.n	8007e24 <memmove+0x28>
 8007e12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007e16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007e1a:	e7f8      	b.n	8007e0e <memmove+0x12>
 8007e1c:	4402      	add	r2, r0
 8007e1e:	4601      	mov	r1, r0
 8007e20:	428a      	cmp	r2, r1
 8007e22:	d100      	bne.n	8007e26 <memmove+0x2a>
 8007e24:	bd10      	pop	{r4, pc}
 8007e26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007e2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007e2e:	e7f7      	b.n	8007e20 <memmove+0x24>

08007e30 <_sbrk_r>:
 8007e30:	b538      	push	{r3, r4, r5, lr}
 8007e32:	4d06      	ldr	r5, [pc, #24]	@ (8007e4c <_sbrk_r+0x1c>)
 8007e34:	2300      	movs	r3, #0
 8007e36:	4604      	mov	r4, r0
 8007e38:	4608      	mov	r0, r1
 8007e3a:	602b      	str	r3, [r5, #0]
 8007e3c:	f7f9 fc00 	bl	8001640 <_sbrk>
 8007e40:	1c43      	adds	r3, r0, #1
 8007e42:	d102      	bne.n	8007e4a <_sbrk_r+0x1a>
 8007e44:	682b      	ldr	r3, [r5, #0]
 8007e46:	b103      	cbz	r3, 8007e4a <_sbrk_r+0x1a>
 8007e48:	6023      	str	r3, [r4, #0]
 8007e4a:	bd38      	pop	{r3, r4, r5, pc}
 8007e4c:	20000830 	.word	0x20000830

08007e50 <memcpy>:
 8007e50:	440a      	add	r2, r1
 8007e52:	4291      	cmp	r1, r2
 8007e54:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e58:	d100      	bne.n	8007e5c <memcpy+0xc>
 8007e5a:	4770      	bx	lr
 8007e5c:	b510      	push	{r4, lr}
 8007e5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e66:	4291      	cmp	r1, r2
 8007e68:	d1f9      	bne.n	8007e5e <memcpy+0xe>
 8007e6a:	bd10      	pop	{r4, pc}

08007e6c <__assert_func>:
 8007e6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e6e:	4614      	mov	r4, r2
 8007e70:	461a      	mov	r2, r3
 8007e72:	4b09      	ldr	r3, [pc, #36]	@ (8007e98 <__assert_func+0x2c>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4605      	mov	r5, r0
 8007e78:	68d8      	ldr	r0, [r3, #12]
 8007e7a:	b14c      	cbz	r4, 8007e90 <__assert_func+0x24>
 8007e7c:	4b07      	ldr	r3, [pc, #28]	@ (8007e9c <__assert_func+0x30>)
 8007e7e:	9100      	str	r1, [sp, #0]
 8007e80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007e84:	4906      	ldr	r1, [pc, #24]	@ (8007ea0 <__assert_func+0x34>)
 8007e86:	462b      	mov	r3, r5
 8007e88:	f000 f870 	bl	8007f6c <fiprintf>
 8007e8c:	f000 f880 	bl	8007f90 <abort>
 8007e90:	4b04      	ldr	r3, [pc, #16]	@ (8007ea4 <__assert_func+0x38>)
 8007e92:	461c      	mov	r4, r3
 8007e94:	e7f3      	b.n	8007e7e <__assert_func+0x12>
 8007e96:	bf00      	nop
 8007e98:	20000018 	.word	0x20000018
 8007e9c:	080086e9 	.word	0x080086e9
 8007ea0:	080086f6 	.word	0x080086f6
 8007ea4:	08008724 	.word	0x08008724

08007ea8 <_calloc_r>:
 8007ea8:	b570      	push	{r4, r5, r6, lr}
 8007eaa:	fba1 5402 	umull	r5, r4, r1, r2
 8007eae:	b934      	cbnz	r4, 8007ebe <_calloc_r+0x16>
 8007eb0:	4629      	mov	r1, r5
 8007eb2:	f7ff f999 	bl	80071e8 <_malloc_r>
 8007eb6:	4606      	mov	r6, r0
 8007eb8:	b928      	cbnz	r0, 8007ec6 <_calloc_r+0x1e>
 8007eba:	4630      	mov	r0, r6
 8007ebc:	bd70      	pop	{r4, r5, r6, pc}
 8007ebe:	220c      	movs	r2, #12
 8007ec0:	6002      	str	r2, [r0, #0]
 8007ec2:	2600      	movs	r6, #0
 8007ec4:	e7f9      	b.n	8007eba <_calloc_r+0x12>
 8007ec6:	462a      	mov	r2, r5
 8007ec8:	4621      	mov	r1, r4
 8007eca:	f7fe fa3e 	bl	800634a <memset>
 8007ece:	e7f4      	b.n	8007eba <_calloc_r+0x12>

08007ed0 <__ascii_mbtowc>:
 8007ed0:	b082      	sub	sp, #8
 8007ed2:	b901      	cbnz	r1, 8007ed6 <__ascii_mbtowc+0x6>
 8007ed4:	a901      	add	r1, sp, #4
 8007ed6:	b142      	cbz	r2, 8007eea <__ascii_mbtowc+0x1a>
 8007ed8:	b14b      	cbz	r3, 8007eee <__ascii_mbtowc+0x1e>
 8007eda:	7813      	ldrb	r3, [r2, #0]
 8007edc:	600b      	str	r3, [r1, #0]
 8007ede:	7812      	ldrb	r2, [r2, #0]
 8007ee0:	1e10      	subs	r0, r2, #0
 8007ee2:	bf18      	it	ne
 8007ee4:	2001      	movne	r0, #1
 8007ee6:	b002      	add	sp, #8
 8007ee8:	4770      	bx	lr
 8007eea:	4610      	mov	r0, r2
 8007eec:	e7fb      	b.n	8007ee6 <__ascii_mbtowc+0x16>
 8007eee:	f06f 0001 	mvn.w	r0, #1
 8007ef2:	e7f8      	b.n	8007ee6 <__ascii_mbtowc+0x16>

08007ef4 <_realloc_r>:
 8007ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ef8:	4607      	mov	r7, r0
 8007efa:	4614      	mov	r4, r2
 8007efc:	460d      	mov	r5, r1
 8007efe:	b921      	cbnz	r1, 8007f0a <_realloc_r+0x16>
 8007f00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f04:	4611      	mov	r1, r2
 8007f06:	f7ff b96f 	b.w	80071e8 <_malloc_r>
 8007f0a:	b92a      	cbnz	r2, 8007f18 <_realloc_r+0x24>
 8007f0c:	f7ff f8f8 	bl	8007100 <_free_r>
 8007f10:	4625      	mov	r5, r4
 8007f12:	4628      	mov	r0, r5
 8007f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f18:	f000 f841 	bl	8007f9e <_malloc_usable_size_r>
 8007f1c:	4284      	cmp	r4, r0
 8007f1e:	4606      	mov	r6, r0
 8007f20:	d802      	bhi.n	8007f28 <_realloc_r+0x34>
 8007f22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f26:	d8f4      	bhi.n	8007f12 <_realloc_r+0x1e>
 8007f28:	4621      	mov	r1, r4
 8007f2a:	4638      	mov	r0, r7
 8007f2c:	f7ff f95c 	bl	80071e8 <_malloc_r>
 8007f30:	4680      	mov	r8, r0
 8007f32:	b908      	cbnz	r0, 8007f38 <_realloc_r+0x44>
 8007f34:	4645      	mov	r5, r8
 8007f36:	e7ec      	b.n	8007f12 <_realloc_r+0x1e>
 8007f38:	42b4      	cmp	r4, r6
 8007f3a:	4622      	mov	r2, r4
 8007f3c:	4629      	mov	r1, r5
 8007f3e:	bf28      	it	cs
 8007f40:	4632      	movcs	r2, r6
 8007f42:	f7ff ff85 	bl	8007e50 <memcpy>
 8007f46:	4629      	mov	r1, r5
 8007f48:	4638      	mov	r0, r7
 8007f4a:	f7ff f8d9 	bl	8007100 <_free_r>
 8007f4e:	e7f1      	b.n	8007f34 <_realloc_r+0x40>

08007f50 <__ascii_wctomb>:
 8007f50:	4603      	mov	r3, r0
 8007f52:	4608      	mov	r0, r1
 8007f54:	b141      	cbz	r1, 8007f68 <__ascii_wctomb+0x18>
 8007f56:	2aff      	cmp	r2, #255	@ 0xff
 8007f58:	d904      	bls.n	8007f64 <__ascii_wctomb+0x14>
 8007f5a:	228a      	movs	r2, #138	@ 0x8a
 8007f5c:	601a      	str	r2, [r3, #0]
 8007f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f62:	4770      	bx	lr
 8007f64:	700a      	strb	r2, [r1, #0]
 8007f66:	2001      	movs	r0, #1
 8007f68:	4770      	bx	lr
	...

08007f6c <fiprintf>:
 8007f6c:	b40e      	push	{r1, r2, r3}
 8007f6e:	b503      	push	{r0, r1, lr}
 8007f70:	4601      	mov	r1, r0
 8007f72:	ab03      	add	r3, sp, #12
 8007f74:	4805      	ldr	r0, [pc, #20]	@ (8007f8c <fiprintf+0x20>)
 8007f76:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f7a:	6800      	ldr	r0, [r0, #0]
 8007f7c:	9301      	str	r3, [sp, #4]
 8007f7e:	f000 f83f 	bl	8008000 <_vfiprintf_r>
 8007f82:	b002      	add	sp, #8
 8007f84:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f88:	b003      	add	sp, #12
 8007f8a:	4770      	bx	lr
 8007f8c:	20000018 	.word	0x20000018

08007f90 <abort>:
 8007f90:	b508      	push	{r3, lr}
 8007f92:	2006      	movs	r0, #6
 8007f94:	f000 fa08 	bl	80083a8 <raise>
 8007f98:	2001      	movs	r0, #1
 8007f9a:	f7f9 fad8 	bl	800154e <_exit>

08007f9e <_malloc_usable_size_r>:
 8007f9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fa2:	1f18      	subs	r0, r3, #4
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	bfbc      	itt	lt
 8007fa8:	580b      	ldrlt	r3, [r1, r0]
 8007faa:	18c0      	addlt	r0, r0, r3
 8007fac:	4770      	bx	lr

08007fae <__sfputc_r>:
 8007fae:	6893      	ldr	r3, [r2, #8]
 8007fb0:	3b01      	subs	r3, #1
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	b410      	push	{r4}
 8007fb6:	6093      	str	r3, [r2, #8]
 8007fb8:	da08      	bge.n	8007fcc <__sfputc_r+0x1e>
 8007fba:	6994      	ldr	r4, [r2, #24]
 8007fbc:	42a3      	cmp	r3, r4
 8007fbe:	db01      	blt.n	8007fc4 <__sfputc_r+0x16>
 8007fc0:	290a      	cmp	r1, #10
 8007fc2:	d103      	bne.n	8007fcc <__sfputc_r+0x1e>
 8007fc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fc8:	f000 b932 	b.w	8008230 <__swbuf_r>
 8007fcc:	6813      	ldr	r3, [r2, #0]
 8007fce:	1c58      	adds	r0, r3, #1
 8007fd0:	6010      	str	r0, [r2, #0]
 8007fd2:	7019      	strb	r1, [r3, #0]
 8007fd4:	4608      	mov	r0, r1
 8007fd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fda:	4770      	bx	lr

08007fdc <__sfputs_r>:
 8007fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fde:	4606      	mov	r6, r0
 8007fe0:	460f      	mov	r7, r1
 8007fe2:	4614      	mov	r4, r2
 8007fe4:	18d5      	adds	r5, r2, r3
 8007fe6:	42ac      	cmp	r4, r5
 8007fe8:	d101      	bne.n	8007fee <__sfputs_r+0x12>
 8007fea:	2000      	movs	r0, #0
 8007fec:	e007      	b.n	8007ffe <__sfputs_r+0x22>
 8007fee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ff2:	463a      	mov	r2, r7
 8007ff4:	4630      	mov	r0, r6
 8007ff6:	f7ff ffda 	bl	8007fae <__sfputc_r>
 8007ffa:	1c43      	adds	r3, r0, #1
 8007ffc:	d1f3      	bne.n	8007fe6 <__sfputs_r+0xa>
 8007ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008000 <_vfiprintf_r>:
 8008000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008004:	460d      	mov	r5, r1
 8008006:	b09d      	sub	sp, #116	@ 0x74
 8008008:	4614      	mov	r4, r2
 800800a:	4698      	mov	r8, r3
 800800c:	4606      	mov	r6, r0
 800800e:	b118      	cbz	r0, 8008018 <_vfiprintf_r+0x18>
 8008010:	6a03      	ldr	r3, [r0, #32]
 8008012:	b90b      	cbnz	r3, 8008018 <_vfiprintf_r+0x18>
 8008014:	f7fe f8fe 	bl	8006214 <__sinit>
 8008018:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800801a:	07d9      	lsls	r1, r3, #31
 800801c:	d405      	bmi.n	800802a <_vfiprintf_r+0x2a>
 800801e:	89ab      	ldrh	r3, [r5, #12]
 8008020:	059a      	lsls	r2, r3, #22
 8008022:	d402      	bmi.n	800802a <_vfiprintf_r+0x2a>
 8008024:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008026:	f7fe fa0e 	bl	8006446 <__retarget_lock_acquire_recursive>
 800802a:	89ab      	ldrh	r3, [r5, #12]
 800802c:	071b      	lsls	r3, r3, #28
 800802e:	d501      	bpl.n	8008034 <_vfiprintf_r+0x34>
 8008030:	692b      	ldr	r3, [r5, #16]
 8008032:	b99b      	cbnz	r3, 800805c <_vfiprintf_r+0x5c>
 8008034:	4629      	mov	r1, r5
 8008036:	4630      	mov	r0, r6
 8008038:	f000 f938 	bl	80082ac <__swsetup_r>
 800803c:	b170      	cbz	r0, 800805c <_vfiprintf_r+0x5c>
 800803e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008040:	07dc      	lsls	r4, r3, #31
 8008042:	d504      	bpl.n	800804e <_vfiprintf_r+0x4e>
 8008044:	f04f 30ff 	mov.w	r0, #4294967295
 8008048:	b01d      	add	sp, #116	@ 0x74
 800804a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800804e:	89ab      	ldrh	r3, [r5, #12]
 8008050:	0598      	lsls	r0, r3, #22
 8008052:	d4f7      	bmi.n	8008044 <_vfiprintf_r+0x44>
 8008054:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008056:	f7fe f9f7 	bl	8006448 <__retarget_lock_release_recursive>
 800805a:	e7f3      	b.n	8008044 <_vfiprintf_r+0x44>
 800805c:	2300      	movs	r3, #0
 800805e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008060:	2320      	movs	r3, #32
 8008062:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008066:	f8cd 800c 	str.w	r8, [sp, #12]
 800806a:	2330      	movs	r3, #48	@ 0x30
 800806c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800821c <_vfiprintf_r+0x21c>
 8008070:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008074:	f04f 0901 	mov.w	r9, #1
 8008078:	4623      	mov	r3, r4
 800807a:	469a      	mov	sl, r3
 800807c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008080:	b10a      	cbz	r2, 8008086 <_vfiprintf_r+0x86>
 8008082:	2a25      	cmp	r2, #37	@ 0x25
 8008084:	d1f9      	bne.n	800807a <_vfiprintf_r+0x7a>
 8008086:	ebba 0b04 	subs.w	fp, sl, r4
 800808a:	d00b      	beq.n	80080a4 <_vfiprintf_r+0xa4>
 800808c:	465b      	mov	r3, fp
 800808e:	4622      	mov	r2, r4
 8008090:	4629      	mov	r1, r5
 8008092:	4630      	mov	r0, r6
 8008094:	f7ff ffa2 	bl	8007fdc <__sfputs_r>
 8008098:	3001      	adds	r0, #1
 800809a:	f000 80a7 	beq.w	80081ec <_vfiprintf_r+0x1ec>
 800809e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080a0:	445a      	add	r2, fp
 80080a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80080a4:	f89a 3000 	ldrb.w	r3, [sl]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	f000 809f 	beq.w	80081ec <_vfiprintf_r+0x1ec>
 80080ae:	2300      	movs	r3, #0
 80080b0:	f04f 32ff 	mov.w	r2, #4294967295
 80080b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080b8:	f10a 0a01 	add.w	sl, sl, #1
 80080bc:	9304      	str	r3, [sp, #16]
 80080be:	9307      	str	r3, [sp, #28]
 80080c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80080c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80080c6:	4654      	mov	r4, sl
 80080c8:	2205      	movs	r2, #5
 80080ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080ce:	4853      	ldr	r0, [pc, #332]	@ (800821c <_vfiprintf_r+0x21c>)
 80080d0:	f7f8 f87e 	bl	80001d0 <memchr>
 80080d4:	9a04      	ldr	r2, [sp, #16]
 80080d6:	b9d8      	cbnz	r0, 8008110 <_vfiprintf_r+0x110>
 80080d8:	06d1      	lsls	r1, r2, #27
 80080da:	bf44      	itt	mi
 80080dc:	2320      	movmi	r3, #32
 80080de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080e2:	0713      	lsls	r3, r2, #28
 80080e4:	bf44      	itt	mi
 80080e6:	232b      	movmi	r3, #43	@ 0x2b
 80080e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080ec:	f89a 3000 	ldrb.w	r3, [sl]
 80080f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80080f2:	d015      	beq.n	8008120 <_vfiprintf_r+0x120>
 80080f4:	9a07      	ldr	r2, [sp, #28]
 80080f6:	4654      	mov	r4, sl
 80080f8:	2000      	movs	r0, #0
 80080fa:	f04f 0c0a 	mov.w	ip, #10
 80080fe:	4621      	mov	r1, r4
 8008100:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008104:	3b30      	subs	r3, #48	@ 0x30
 8008106:	2b09      	cmp	r3, #9
 8008108:	d94b      	bls.n	80081a2 <_vfiprintf_r+0x1a2>
 800810a:	b1b0      	cbz	r0, 800813a <_vfiprintf_r+0x13a>
 800810c:	9207      	str	r2, [sp, #28]
 800810e:	e014      	b.n	800813a <_vfiprintf_r+0x13a>
 8008110:	eba0 0308 	sub.w	r3, r0, r8
 8008114:	fa09 f303 	lsl.w	r3, r9, r3
 8008118:	4313      	orrs	r3, r2
 800811a:	9304      	str	r3, [sp, #16]
 800811c:	46a2      	mov	sl, r4
 800811e:	e7d2      	b.n	80080c6 <_vfiprintf_r+0xc6>
 8008120:	9b03      	ldr	r3, [sp, #12]
 8008122:	1d19      	adds	r1, r3, #4
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	9103      	str	r1, [sp, #12]
 8008128:	2b00      	cmp	r3, #0
 800812a:	bfbb      	ittet	lt
 800812c:	425b      	neglt	r3, r3
 800812e:	f042 0202 	orrlt.w	r2, r2, #2
 8008132:	9307      	strge	r3, [sp, #28]
 8008134:	9307      	strlt	r3, [sp, #28]
 8008136:	bfb8      	it	lt
 8008138:	9204      	strlt	r2, [sp, #16]
 800813a:	7823      	ldrb	r3, [r4, #0]
 800813c:	2b2e      	cmp	r3, #46	@ 0x2e
 800813e:	d10a      	bne.n	8008156 <_vfiprintf_r+0x156>
 8008140:	7863      	ldrb	r3, [r4, #1]
 8008142:	2b2a      	cmp	r3, #42	@ 0x2a
 8008144:	d132      	bne.n	80081ac <_vfiprintf_r+0x1ac>
 8008146:	9b03      	ldr	r3, [sp, #12]
 8008148:	1d1a      	adds	r2, r3, #4
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	9203      	str	r2, [sp, #12]
 800814e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008152:	3402      	adds	r4, #2
 8008154:	9305      	str	r3, [sp, #20]
 8008156:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800822c <_vfiprintf_r+0x22c>
 800815a:	7821      	ldrb	r1, [r4, #0]
 800815c:	2203      	movs	r2, #3
 800815e:	4650      	mov	r0, sl
 8008160:	f7f8 f836 	bl	80001d0 <memchr>
 8008164:	b138      	cbz	r0, 8008176 <_vfiprintf_r+0x176>
 8008166:	9b04      	ldr	r3, [sp, #16]
 8008168:	eba0 000a 	sub.w	r0, r0, sl
 800816c:	2240      	movs	r2, #64	@ 0x40
 800816e:	4082      	lsls	r2, r0
 8008170:	4313      	orrs	r3, r2
 8008172:	3401      	adds	r4, #1
 8008174:	9304      	str	r3, [sp, #16]
 8008176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800817a:	4829      	ldr	r0, [pc, #164]	@ (8008220 <_vfiprintf_r+0x220>)
 800817c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008180:	2206      	movs	r2, #6
 8008182:	f7f8 f825 	bl	80001d0 <memchr>
 8008186:	2800      	cmp	r0, #0
 8008188:	d03f      	beq.n	800820a <_vfiprintf_r+0x20a>
 800818a:	4b26      	ldr	r3, [pc, #152]	@ (8008224 <_vfiprintf_r+0x224>)
 800818c:	bb1b      	cbnz	r3, 80081d6 <_vfiprintf_r+0x1d6>
 800818e:	9b03      	ldr	r3, [sp, #12]
 8008190:	3307      	adds	r3, #7
 8008192:	f023 0307 	bic.w	r3, r3, #7
 8008196:	3308      	adds	r3, #8
 8008198:	9303      	str	r3, [sp, #12]
 800819a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800819c:	443b      	add	r3, r7
 800819e:	9309      	str	r3, [sp, #36]	@ 0x24
 80081a0:	e76a      	b.n	8008078 <_vfiprintf_r+0x78>
 80081a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80081a6:	460c      	mov	r4, r1
 80081a8:	2001      	movs	r0, #1
 80081aa:	e7a8      	b.n	80080fe <_vfiprintf_r+0xfe>
 80081ac:	2300      	movs	r3, #0
 80081ae:	3401      	adds	r4, #1
 80081b0:	9305      	str	r3, [sp, #20]
 80081b2:	4619      	mov	r1, r3
 80081b4:	f04f 0c0a 	mov.w	ip, #10
 80081b8:	4620      	mov	r0, r4
 80081ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081be:	3a30      	subs	r2, #48	@ 0x30
 80081c0:	2a09      	cmp	r2, #9
 80081c2:	d903      	bls.n	80081cc <_vfiprintf_r+0x1cc>
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d0c6      	beq.n	8008156 <_vfiprintf_r+0x156>
 80081c8:	9105      	str	r1, [sp, #20]
 80081ca:	e7c4      	b.n	8008156 <_vfiprintf_r+0x156>
 80081cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80081d0:	4604      	mov	r4, r0
 80081d2:	2301      	movs	r3, #1
 80081d4:	e7f0      	b.n	80081b8 <_vfiprintf_r+0x1b8>
 80081d6:	ab03      	add	r3, sp, #12
 80081d8:	9300      	str	r3, [sp, #0]
 80081da:	462a      	mov	r2, r5
 80081dc:	4b12      	ldr	r3, [pc, #72]	@ (8008228 <_vfiprintf_r+0x228>)
 80081de:	a904      	add	r1, sp, #16
 80081e0:	4630      	mov	r0, r6
 80081e2:	f7fd fbd5 	bl	8005990 <_printf_float>
 80081e6:	4607      	mov	r7, r0
 80081e8:	1c78      	adds	r0, r7, #1
 80081ea:	d1d6      	bne.n	800819a <_vfiprintf_r+0x19a>
 80081ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081ee:	07d9      	lsls	r1, r3, #31
 80081f0:	d405      	bmi.n	80081fe <_vfiprintf_r+0x1fe>
 80081f2:	89ab      	ldrh	r3, [r5, #12]
 80081f4:	059a      	lsls	r2, r3, #22
 80081f6:	d402      	bmi.n	80081fe <_vfiprintf_r+0x1fe>
 80081f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081fa:	f7fe f925 	bl	8006448 <__retarget_lock_release_recursive>
 80081fe:	89ab      	ldrh	r3, [r5, #12]
 8008200:	065b      	lsls	r3, r3, #25
 8008202:	f53f af1f 	bmi.w	8008044 <_vfiprintf_r+0x44>
 8008206:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008208:	e71e      	b.n	8008048 <_vfiprintf_r+0x48>
 800820a:	ab03      	add	r3, sp, #12
 800820c:	9300      	str	r3, [sp, #0]
 800820e:	462a      	mov	r2, r5
 8008210:	4b05      	ldr	r3, [pc, #20]	@ (8008228 <_vfiprintf_r+0x228>)
 8008212:	a904      	add	r1, sp, #16
 8008214:	4630      	mov	r0, r6
 8008216:	f7fd fe53 	bl	8005ec0 <_printf_i>
 800821a:	e7e4      	b.n	80081e6 <_vfiprintf_r+0x1e6>
 800821c:	080086ce 	.word	0x080086ce
 8008220:	080086d8 	.word	0x080086d8
 8008224:	08005991 	.word	0x08005991
 8008228:	08007fdd 	.word	0x08007fdd
 800822c:	080086d4 	.word	0x080086d4

08008230 <__swbuf_r>:
 8008230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008232:	460e      	mov	r6, r1
 8008234:	4614      	mov	r4, r2
 8008236:	4605      	mov	r5, r0
 8008238:	b118      	cbz	r0, 8008242 <__swbuf_r+0x12>
 800823a:	6a03      	ldr	r3, [r0, #32]
 800823c:	b90b      	cbnz	r3, 8008242 <__swbuf_r+0x12>
 800823e:	f7fd ffe9 	bl	8006214 <__sinit>
 8008242:	69a3      	ldr	r3, [r4, #24]
 8008244:	60a3      	str	r3, [r4, #8]
 8008246:	89a3      	ldrh	r3, [r4, #12]
 8008248:	071a      	lsls	r2, r3, #28
 800824a:	d501      	bpl.n	8008250 <__swbuf_r+0x20>
 800824c:	6923      	ldr	r3, [r4, #16]
 800824e:	b943      	cbnz	r3, 8008262 <__swbuf_r+0x32>
 8008250:	4621      	mov	r1, r4
 8008252:	4628      	mov	r0, r5
 8008254:	f000 f82a 	bl	80082ac <__swsetup_r>
 8008258:	b118      	cbz	r0, 8008262 <__swbuf_r+0x32>
 800825a:	f04f 37ff 	mov.w	r7, #4294967295
 800825e:	4638      	mov	r0, r7
 8008260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008262:	6823      	ldr	r3, [r4, #0]
 8008264:	6922      	ldr	r2, [r4, #16]
 8008266:	1a98      	subs	r0, r3, r2
 8008268:	6963      	ldr	r3, [r4, #20]
 800826a:	b2f6      	uxtb	r6, r6
 800826c:	4283      	cmp	r3, r0
 800826e:	4637      	mov	r7, r6
 8008270:	dc05      	bgt.n	800827e <__swbuf_r+0x4e>
 8008272:	4621      	mov	r1, r4
 8008274:	4628      	mov	r0, r5
 8008276:	f7ff fd99 	bl	8007dac <_fflush_r>
 800827a:	2800      	cmp	r0, #0
 800827c:	d1ed      	bne.n	800825a <__swbuf_r+0x2a>
 800827e:	68a3      	ldr	r3, [r4, #8]
 8008280:	3b01      	subs	r3, #1
 8008282:	60a3      	str	r3, [r4, #8]
 8008284:	6823      	ldr	r3, [r4, #0]
 8008286:	1c5a      	adds	r2, r3, #1
 8008288:	6022      	str	r2, [r4, #0]
 800828a:	701e      	strb	r6, [r3, #0]
 800828c:	6962      	ldr	r2, [r4, #20]
 800828e:	1c43      	adds	r3, r0, #1
 8008290:	429a      	cmp	r2, r3
 8008292:	d004      	beq.n	800829e <__swbuf_r+0x6e>
 8008294:	89a3      	ldrh	r3, [r4, #12]
 8008296:	07db      	lsls	r3, r3, #31
 8008298:	d5e1      	bpl.n	800825e <__swbuf_r+0x2e>
 800829a:	2e0a      	cmp	r6, #10
 800829c:	d1df      	bne.n	800825e <__swbuf_r+0x2e>
 800829e:	4621      	mov	r1, r4
 80082a0:	4628      	mov	r0, r5
 80082a2:	f7ff fd83 	bl	8007dac <_fflush_r>
 80082a6:	2800      	cmp	r0, #0
 80082a8:	d0d9      	beq.n	800825e <__swbuf_r+0x2e>
 80082aa:	e7d6      	b.n	800825a <__swbuf_r+0x2a>

080082ac <__swsetup_r>:
 80082ac:	b538      	push	{r3, r4, r5, lr}
 80082ae:	4b29      	ldr	r3, [pc, #164]	@ (8008354 <__swsetup_r+0xa8>)
 80082b0:	4605      	mov	r5, r0
 80082b2:	6818      	ldr	r0, [r3, #0]
 80082b4:	460c      	mov	r4, r1
 80082b6:	b118      	cbz	r0, 80082c0 <__swsetup_r+0x14>
 80082b8:	6a03      	ldr	r3, [r0, #32]
 80082ba:	b90b      	cbnz	r3, 80082c0 <__swsetup_r+0x14>
 80082bc:	f7fd ffaa 	bl	8006214 <__sinit>
 80082c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082c4:	0719      	lsls	r1, r3, #28
 80082c6:	d422      	bmi.n	800830e <__swsetup_r+0x62>
 80082c8:	06da      	lsls	r2, r3, #27
 80082ca:	d407      	bmi.n	80082dc <__swsetup_r+0x30>
 80082cc:	2209      	movs	r2, #9
 80082ce:	602a      	str	r2, [r5, #0]
 80082d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082d4:	81a3      	strh	r3, [r4, #12]
 80082d6:	f04f 30ff 	mov.w	r0, #4294967295
 80082da:	e033      	b.n	8008344 <__swsetup_r+0x98>
 80082dc:	0758      	lsls	r0, r3, #29
 80082de:	d512      	bpl.n	8008306 <__swsetup_r+0x5a>
 80082e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082e2:	b141      	cbz	r1, 80082f6 <__swsetup_r+0x4a>
 80082e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082e8:	4299      	cmp	r1, r3
 80082ea:	d002      	beq.n	80082f2 <__swsetup_r+0x46>
 80082ec:	4628      	mov	r0, r5
 80082ee:	f7fe ff07 	bl	8007100 <_free_r>
 80082f2:	2300      	movs	r3, #0
 80082f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80082f6:	89a3      	ldrh	r3, [r4, #12]
 80082f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80082fc:	81a3      	strh	r3, [r4, #12]
 80082fe:	2300      	movs	r3, #0
 8008300:	6063      	str	r3, [r4, #4]
 8008302:	6923      	ldr	r3, [r4, #16]
 8008304:	6023      	str	r3, [r4, #0]
 8008306:	89a3      	ldrh	r3, [r4, #12]
 8008308:	f043 0308 	orr.w	r3, r3, #8
 800830c:	81a3      	strh	r3, [r4, #12]
 800830e:	6923      	ldr	r3, [r4, #16]
 8008310:	b94b      	cbnz	r3, 8008326 <__swsetup_r+0x7a>
 8008312:	89a3      	ldrh	r3, [r4, #12]
 8008314:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800831c:	d003      	beq.n	8008326 <__swsetup_r+0x7a>
 800831e:	4621      	mov	r1, r4
 8008320:	4628      	mov	r0, r5
 8008322:	f000 f883 	bl	800842c <__smakebuf_r>
 8008326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800832a:	f013 0201 	ands.w	r2, r3, #1
 800832e:	d00a      	beq.n	8008346 <__swsetup_r+0x9a>
 8008330:	2200      	movs	r2, #0
 8008332:	60a2      	str	r2, [r4, #8]
 8008334:	6962      	ldr	r2, [r4, #20]
 8008336:	4252      	negs	r2, r2
 8008338:	61a2      	str	r2, [r4, #24]
 800833a:	6922      	ldr	r2, [r4, #16]
 800833c:	b942      	cbnz	r2, 8008350 <__swsetup_r+0xa4>
 800833e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008342:	d1c5      	bne.n	80082d0 <__swsetup_r+0x24>
 8008344:	bd38      	pop	{r3, r4, r5, pc}
 8008346:	0799      	lsls	r1, r3, #30
 8008348:	bf58      	it	pl
 800834a:	6962      	ldrpl	r2, [r4, #20]
 800834c:	60a2      	str	r2, [r4, #8]
 800834e:	e7f4      	b.n	800833a <__swsetup_r+0x8e>
 8008350:	2000      	movs	r0, #0
 8008352:	e7f7      	b.n	8008344 <__swsetup_r+0x98>
 8008354:	20000018 	.word	0x20000018

08008358 <_raise_r>:
 8008358:	291f      	cmp	r1, #31
 800835a:	b538      	push	{r3, r4, r5, lr}
 800835c:	4605      	mov	r5, r0
 800835e:	460c      	mov	r4, r1
 8008360:	d904      	bls.n	800836c <_raise_r+0x14>
 8008362:	2316      	movs	r3, #22
 8008364:	6003      	str	r3, [r0, #0]
 8008366:	f04f 30ff 	mov.w	r0, #4294967295
 800836a:	bd38      	pop	{r3, r4, r5, pc}
 800836c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800836e:	b112      	cbz	r2, 8008376 <_raise_r+0x1e>
 8008370:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008374:	b94b      	cbnz	r3, 800838a <_raise_r+0x32>
 8008376:	4628      	mov	r0, r5
 8008378:	f000 f830 	bl	80083dc <_getpid_r>
 800837c:	4622      	mov	r2, r4
 800837e:	4601      	mov	r1, r0
 8008380:	4628      	mov	r0, r5
 8008382:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008386:	f000 b817 	b.w	80083b8 <_kill_r>
 800838a:	2b01      	cmp	r3, #1
 800838c:	d00a      	beq.n	80083a4 <_raise_r+0x4c>
 800838e:	1c59      	adds	r1, r3, #1
 8008390:	d103      	bne.n	800839a <_raise_r+0x42>
 8008392:	2316      	movs	r3, #22
 8008394:	6003      	str	r3, [r0, #0]
 8008396:	2001      	movs	r0, #1
 8008398:	e7e7      	b.n	800836a <_raise_r+0x12>
 800839a:	2100      	movs	r1, #0
 800839c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80083a0:	4620      	mov	r0, r4
 80083a2:	4798      	blx	r3
 80083a4:	2000      	movs	r0, #0
 80083a6:	e7e0      	b.n	800836a <_raise_r+0x12>

080083a8 <raise>:
 80083a8:	4b02      	ldr	r3, [pc, #8]	@ (80083b4 <raise+0xc>)
 80083aa:	4601      	mov	r1, r0
 80083ac:	6818      	ldr	r0, [r3, #0]
 80083ae:	f7ff bfd3 	b.w	8008358 <_raise_r>
 80083b2:	bf00      	nop
 80083b4:	20000018 	.word	0x20000018

080083b8 <_kill_r>:
 80083b8:	b538      	push	{r3, r4, r5, lr}
 80083ba:	4d07      	ldr	r5, [pc, #28]	@ (80083d8 <_kill_r+0x20>)
 80083bc:	2300      	movs	r3, #0
 80083be:	4604      	mov	r4, r0
 80083c0:	4608      	mov	r0, r1
 80083c2:	4611      	mov	r1, r2
 80083c4:	602b      	str	r3, [r5, #0]
 80083c6:	f7f9 f8b2 	bl	800152e <_kill>
 80083ca:	1c43      	adds	r3, r0, #1
 80083cc:	d102      	bne.n	80083d4 <_kill_r+0x1c>
 80083ce:	682b      	ldr	r3, [r5, #0]
 80083d0:	b103      	cbz	r3, 80083d4 <_kill_r+0x1c>
 80083d2:	6023      	str	r3, [r4, #0]
 80083d4:	bd38      	pop	{r3, r4, r5, pc}
 80083d6:	bf00      	nop
 80083d8:	20000830 	.word	0x20000830

080083dc <_getpid_r>:
 80083dc:	f7f9 b89f 	b.w	800151e <_getpid>

080083e0 <__swhatbuf_r>:
 80083e0:	b570      	push	{r4, r5, r6, lr}
 80083e2:	460c      	mov	r4, r1
 80083e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083e8:	2900      	cmp	r1, #0
 80083ea:	b096      	sub	sp, #88	@ 0x58
 80083ec:	4615      	mov	r5, r2
 80083ee:	461e      	mov	r6, r3
 80083f0:	da0d      	bge.n	800840e <__swhatbuf_r+0x2e>
 80083f2:	89a3      	ldrh	r3, [r4, #12]
 80083f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80083f8:	f04f 0100 	mov.w	r1, #0
 80083fc:	bf14      	ite	ne
 80083fe:	2340      	movne	r3, #64	@ 0x40
 8008400:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008404:	2000      	movs	r0, #0
 8008406:	6031      	str	r1, [r6, #0]
 8008408:	602b      	str	r3, [r5, #0]
 800840a:	b016      	add	sp, #88	@ 0x58
 800840c:	bd70      	pop	{r4, r5, r6, pc}
 800840e:	466a      	mov	r2, sp
 8008410:	f000 f848 	bl	80084a4 <_fstat_r>
 8008414:	2800      	cmp	r0, #0
 8008416:	dbec      	blt.n	80083f2 <__swhatbuf_r+0x12>
 8008418:	9901      	ldr	r1, [sp, #4]
 800841a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800841e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008422:	4259      	negs	r1, r3
 8008424:	4159      	adcs	r1, r3
 8008426:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800842a:	e7eb      	b.n	8008404 <__swhatbuf_r+0x24>

0800842c <__smakebuf_r>:
 800842c:	898b      	ldrh	r3, [r1, #12]
 800842e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008430:	079d      	lsls	r5, r3, #30
 8008432:	4606      	mov	r6, r0
 8008434:	460c      	mov	r4, r1
 8008436:	d507      	bpl.n	8008448 <__smakebuf_r+0x1c>
 8008438:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800843c:	6023      	str	r3, [r4, #0]
 800843e:	6123      	str	r3, [r4, #16]
 8008440:	2301      	movs	r3, #1
 8008442:	6163      	str	r3, [r4, #20]
 8008444:	b003      	add	sp, #12
 8008446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008448:	ab01      	add	r3, sp, #4
 800844a:	466a      	mov	r2, sp
 800844c:	f7ff ffc8 	bl	80083e0 <__swhatbuf_r>
 8008450:	9f00      	ldr	r7, [sp, #0]
 8008452:	4605      	mov	r5, r0
 8008454:	4639      	mov	r1, r7
 8008456:	4630      	mov	r0, r6
 8008458:	f7fe fec6 	bl	80071e8 <_malloc_r>
 800845c:	b948      	cbnz	r0, 8008472 <__smakebuf_r+0x46>
 800845e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008462:	059a      	lsls	r2, r3, #22
 8008464:	d4ee      	bmi.n	8008444 <__smakebuf_r+0x18>
 8008466:	f023 0303 	bic.w	r3, r3, #3
 800846a:	f043 0302 	orr.w	r3, r3, #2
 800846e:	81a3      	strh	r3, [r4, #12]
 8008470:	e7e2      	b.n	8008438 <__smakebuf_r+0xc>
 8008472:	89a3      	ldrh	r3, [r4, #12]
 8008474:	6020      	str	r0, [r4, #0]
 8008476:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800847a:	81a3      	strh	r3, [r4, #12]
 800847c:	9b01      	ldr	r3, [sp, #4]
 800847e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008482:	b15b      	cbz	r3, 800849c <__smakebuf_r+0x70>
 8008484:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008488:	4630      	mov	r0, r6
 800848a:	f000 f81d 	bl	80084c8 <_isatty_r>
 800848e:	b128      	cbz	r0, 800849c <__smakebuf_r+0x70>
 8008490:	89a3      	ldrh	r3, [r4, #12]
 8008492:	f023 0303 	bic.w	r3, r3, #3
 8008496:	f043 0301 	orr.w	r3, r3, #1
 800849a:	81a3      	strh	r3, [r4, #12]
 800849c:	89a3      	ldrh	r3, [r4, #12]
 800849e:	431d      	orrs	r5, r3
 80084a0:	81a5      	strh	r5, [r4, #12]
 80084a2:	e7cf      	b.n	8008444 <__smakebuf_r+0x18>

080084a4 <_fstat_r>:
 80084a4:	b538      	push	{r3, r4, r5, lr}
 80084a6:	4d07      	ldr	r5, [pc, #28]	@ (80084c4 <_fstat_r+0x20>)
 80084a8:	2300      	movs	r3, #0
 80084aa:	4604      	mov	r4, r0
 80084ac:	4608      	mov	r0, r1
 80084ae:	4611      	mov	r1, r2
 80084b0:	602b      	str	r3, [r5, #0]
 80084b2:	f7f9 f89c 	bl	80015ee <_fstat>
 80084b6:	1c43      	adds	r3, r0, #1
 80084b8:	d102      	bne.n	80084c0 <_fstat_r+0x1c>
 80084ba:	682b      	ldr	r3, [r5, #0]
 80084bc:	b103      	cbz	r3, 80084c0 <_fstat_r+0x1c>
 80084be:	6023      	str	r3, [r4, #0]
 80084c0:	bd38      	pop	{r3, r4, r5, pc}
 80084c2:	bf00      	nop
 80084c4:	20000830 	.word	0x20000830

080084c8 <_isatty_r>:
 80084c8:	b538      	push	{r3, r4, r5, lr}
 80084ca:	4d06      	ldr	r5, [pc, #24]	@ (80084e4 <_isatty_r+0x1c>)
 80084cc:	2300      	movs	r3, #0
 80084ce:	4604      	mov	r4, r0
 80084d0:	4608      	mov	r0, r1
 80084d2:	602b      	str	r3, [r5, #0]
 80084d4:	f7f9 f89b 	bl	800160e <_isatty>
 80084d8:	1c43      	adds	r3, r0, #1
 80084da:	d102      	bne.n	80084e2 <_isatty_r+0x1a>
 80084dc:	682b      	ldr	r3, [r5, #0]
 80084de:	b103      	cbz	r3, 80084e2 <_isatty_r+0x1a>
 80084e0:	6023      	str	r3, [r4, #0]
 80084e2:	bd38      	pop	{r3, r4, r5, pc}
 80084e4:	20000830 	.word	0x20000830

080084e8 <_init>:
 80084e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ea:	bf00      	nop
 80084ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084ee:	bc08      	pop	{r3}
 80084f0:	469e      	mov	lr, r3
 80084f2:	4770      	bx	lr

080084f4 <_fini>:
 80084f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084f6:	bf00      	nop
 80084f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084fa:	bc08      	pop	{r3}
 80084fc:	469e      	mov	lr, r3
 80084fe:	4770      	bx	lr
