// Seed: 1121738299
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4(
      .id_0(id_2), .id_1(id_3), .id_2(id_1[1]), .id_3({id_3{1}}), .id_4(id_2), .id_5(id_2), .id_6(1)
  );
  wire id_5;
  assign id_4 = id_4;
  module_0(
      id_5, id_3, id_5, id_5
  );
  wire id_6;
endmodule
