// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Device Tree Include file for Arcturus uCLS1012A-SOM120
 *
 * Copyright 2017-2022, Arcturus Networks Inc.
 *
 */
/dts-v1/;

#define RESET_BY_GPIO 0
#define ENABLE_EXTERNAL_WATCHDOG_PING 0

#include "ucls1012a.dtsi"

/ {
	model = "uCLS1012A-SOM120";
	compatible = "arc,ucls1012a-som120", "fsl,ls1012a";

	aliases {
		ethernet0 = &pfe_mac0;
		ethernet1 = &pfe_mac1;
	};

	sys_mclk: clock-mclk {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <25000000>;
	};
#if RESET_BY_GPIO
	gpio-restart {
		compatible = "gpio-restart";
		gpios = <&gpio0 31 GPIO_ACTIVE_HIGH>;
		open-source;
		priority = <200>;
	};
#endif
	reg_3p3v: regulator-3p3v {
		compatible = "regulator-fixed";
		regulator-name = "3P3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
	};

#if ENABLE_EXTERNAL_WATCHDOG_PING
	xwatchdog: xwatchdog {
		compatible = "linux,wdt-gpio";
		gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
		hw_algo = "toggle";
		hw_margin_ms = <5000>;
		always-running;
		status = "okay";
	};
#endif

	leds {
		compatible = "gpio-leds";
		status = "okay";
		led1 {
			label = "LED15";		/* LED15 */
			gpios = <&gpio2 4 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};
		led2 {
			label = "LED16";		/* LED16 */
			gpios = <&gpio2 2 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};
		led3 {
			label = "LED17";		/* LED17 */
			gpios = <&gpio2 3 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};
		led4 {
			label = "LED18";		/* LED18 */
			gpios = <&gpio2 6 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};
		led5 {
			label = "LED19";		/* LED19 */
			gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};
	};

	gpio-keys {
		compatible = "gpio-keys";
		status = "okay";

		button1 {
			label = "SW1";
			linux,code = <432>;
			gpios = <&gpio1 6 GPIO_OPEN_DRAIN>;
			debounce-interval = <20>;
		};
		button2 {
			label = "SW2";
			linux,code = <433>;
			gpios = <&gpio1 4 GPIO_OPEN_DRAIN>;
			debounce-interval = <20>;
		};
		button3 {
			label = "SW3";
			linux,code = <434>;
			gpios = <&gpio1 5 GPIO_OPEN_DRAIN>;
			debounce-interval = <20>;
		};
		button4 {
			label = "SW4";
			linux,code = <435>;
			gpios = <&gpio1 10 GPIO_OPEN_DRAIN>;
			debounce-interval = <20>;
		};
		button5 {
			label = "SW5";
			linux,code = <436>;
			gpios = <&gpio1 9 GPIO_OPEN_DRAIN>;
			debounce-interval = <20>;
		};
	};
};

&pcie {
	status = "disabled";
};

&duart0 {
	status = "okay";
};

&duart1 {
	status = "okay";
};

&i2c0 {
	status = "okay";

	dtt@4c {
		compatible = "national,lm90";
		reg = <0x4C>;
	};

	/* U23 */
	gpio2: pca9575@20 {
		compatible = "nxp,pca9575";
		reg =<0x20>;
		/* GPIO pin base & pin0# = 432 */
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-parent = <&gpio1>;
		interrupts = <12 IRQ_TYPE_EDGE_FALLING>;
		vcc-supply = <&reg_3p3v>;
		reset-gpios = <&gpio0 30 GPIO_ACTIVE_LOW>;
	};
};

&qspi {
	num-cs = <1>;
	bus-num = <0>;
	status = "okay";

	qflash0: n25q00a@0 {
		compatible = "micron,n25q00a", "jedec,spi-nor";
		#address-cells = <1>;
		#size-cells = <1>;
		m25p,fast-read;
		spi-max-frequency = <20000000>;
		reg = <0>;
		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;
			partition0 {
				label = "0";
				reg = <0x00A00000 0x00800000>;
			};
			partition1 {
				label = "1";
				reg = <0x01200000 0x02e00000>;
			};
			partition2 {
				label = "2";
				reg = <0x04000000 0x04000000>;
			};
			partitionB {
				label = "B";
				reg = <0x00100000 0x00100000>;
			};
			partitionE {
				label = "E";
				reg = <0x00200000 0x00040000>;
			};
		};
	};
};

&pfe {
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;

	pfe_mac0: ethernet@0 {
		compatible = "fsl,pfe-gemac-port";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0>;	/* GEM_ID */
		fsl,gemac-bus-id = <0x0>;	/* BUS_ID */
		fsl,mdio-mux-val = <0x0>;
		phy-mode = "sgmii";
		phy-handle = <&sgmii_phy1>;
	};

	pfe_mac1: ethernet@1 {
		compatible = "fsl,pfe-gemac-port";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x1>;	/* GEM_ID */
		fsl,mdio-mux-val = <0x0>;
		phy-mode = "sgmii";
		phy-handle = <&sgmii_phy2>;
	};

	mdio@0 {
		#address-cells = <1>;
		#size-cells = <0>;

		sgmii_phy1: ethernet-phy@4 {
			reg = <0x4>;
			at803x,eee-disabled;
			reset-gpios = <&gpio0 21 GPIO_ACTIVE_LOW>;
			reset-assert-us = <10000>;
			reset-deassert-us = <80000>;
			interrupt-parent = <&gpio1>;
			interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
		};
		sgmii_phy2: ethernet-phy@5 {
			reg = <0x5>;
			at803x,eee-disabled;
			reset-gpios = <&gpio0 22 GPIO_ACTIVE_LOW>;
			reset-assert-us = <10000>;
			reset-deassert-us = <80000>;
			interrupt-parent = <&gpio1>;
			interrupts = <13 IRQ_TYPE_LEVEL_LOW>;
		};
	};
};

&dspi {
	bus-num = <0>;
	status = "okay";

	flash@0 {
		/* This flash part added to SOM120 System Host Board Rev.1.2 
		 * as used by the Mbarx SiteController Rev.1.2
		 */
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spansion,s25fl512s";
		reg = <0>;
		spi-max-frequency = <10000000>; /* input clk */
		partition@0 {
			label = "SiteController MbarxDB";
			reg = <0x00000000 0x04000000>;
		};
	};
	spidev1: spi@1 {
		compatible = "spidev";
		reg = <1>;
		spi-max-frequency = <5000000>;
	};
	spidev2: spi@2 {
		compatible = "spidev";
		reg = <2>;
		spi-max-frequency = <5000000>;
	};
};

&esdhc0 {
	non-removable;
	status = "okay";
};

&usb0 {
	status = "okay";
};

&wdog0 {
	status = "okay";
};

&usb1 {
	status = "disabled";
};

&gpio0 {
	ngpios = <32>;
	gpio-line-names =	"UART1_SOUT",
				"UART1_SIN",
				"IIC1_SCL",
				"IIC1_SDA",
				"QSPI_A_SCK",
				"QSPI_A_CS0",
				"UART2_SIN",
				"UART2_RTS_B",
				"UART2_SOUT",
				"UART2_CTS_B",
				"GPIO1_10",
				"QSPI_A_DATA0",
				"QSPI_A_DATA1",
				"QSPI_A_DATA2",
				"QSPI_A_DATA3",
				"SHDC1_CMD",
				"SHDC1_DAT0",
				"SHDC1_DAT1",
				"SHDC1_DAT2",
				"SHDC1_DAT3",
				"SHDC1_CLK",
				"GPIO1_21",	/* SDHC1_CD_B PHY_A_#RST reset */
				"GPIO1_22",	/* SDHC1_WP PHY_B_#RST reset */
				"SDHC1_VSEL",
				"SPI_MOSI",
				"SPI_CS0",
				"SPI_CS1",
				"SPI_CS2",
				"SPI_MISO",
				"SPI_CLK",
				"GPIO_EXP_RST", /* GPIO1_30 */
				"MODULE_RST";
};

&gpio1 {
	ngpios = <32>;
	gpio-line-names =	"USB1_DRVVBUS",
				"USB1_PWR_FAULT",
				"PHY_A_IRQ",
				"SPI_CS3",		/*     EC1_TXD2    GPIO2_03 */
				"IRQ1",			/* SW2 EC1_TXD1    GPIO2_04 */
				"IRQ2",			/* SW3 EC1_TXD0    GPIO2_05 */
				"IRQ3",			/* SW1 EC1_TX_EN   GPIO2_06 */
				"IRQ5",			/*     EC1_GTX_CLK GPIO2_07 */
				"reserved",
				"IRQ6",			/* SW5 EC1_RXD3    GPIO2_09 */
				"IRQ0",			/* SW4 EC1_RXD2    GPIO2_10 */
				"GPIO2_11",		/*     EC1_RXD1    GPIO2_11  Dongle A13 */
				"GPIO_EXP_IRQ0",
				"PHY_B_IRQ",
				"GPIO2_14",		/*     EC1_RX_DV   GPIO2_14 Dongle B13 */
				"EMI1_MDC",
				"EMI1_MDIO",
				"TMP_DETECT_N",
				"reserved",
				"reserved",
				"reserved",
				"reserved",
				"reserved",
				"reserved",
				"reserved",
				"reserved",
				"reserved",
				"reserved",
				"reserved",
				"reserved",
				"reserved",
				"reserved";
};

	/* U23 */
&gpio2 {
	ngpios = <16>;
	gpio-line-names =	"BP85",
				"BP83",
				"BP81",			/* LED16 */
				"BP79",			/* LED17 */
				"BP53",			/* LED15 */
				"BP55",			/* LED19 */
				"BP57",			/* LED18 */
				"BP49",
				"BP47",
				"BP41",
				"BP59", 		/* IRQ_OUT */
				"WDI",
				"BP45",
				"BP43",
				"BP110",
				"BP108";
};
