;redcode
;assert 1
	SPL 0, #10
	CMP -207, <-126
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	JMN 600, 900
	SLT 302, @-240
	SLT 1, <20
	CMP 572, -1
	CMP 572, -1
	SUB -0, 0
	SPL 0, <402
	JMP <121, 106
	ADD 210, 65
	SUB #0, -3
	SUB -0, 0
	SLT 24, @14
	SLT 24, @14
	MOV 572, -1
	SUB 572, -1
	SLT 24, @14
	SLT 24, @14
	DJN 160, 50
	ADD 30, 9
	DJN 160, 50
	ADD 30, 9
	ADD 30, 9
	DJN 160, 50
	MOV -1, <-20
	JMN 0, <462
	JMN 600, 900
	JMN 0, <462
	ADD 210, 65
	SLT 1, <20
	SLT 1, <20
	ADD @70, 9
	SUB @3, 0
	ADD @3, 0
	ADD 210, 65
	SLT 24, @14
	ADD 210, 65
	SPL 0, #10
	CMP -207, <-126
	SPL 0, #10
	DJN -1, @-20
	SLT 302, @-240
	SUB #0, -3
	DJN -1, @-20
	CMP -207, <-126
	MOV -1, <-20
	MOV -1, <-20
	MOV -16, <-20
	JMN 600, 900
	SLT 302, @-240
	SLT 1, <20
	ADD 160, 90
	CMP 572, -1
	ADD @3, 6
	ADD @3, 6
	JMP <121, 106
	ADD 210, 65
