
*** Running vivado
    with args -log mb_design_axi_gpio_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_axi_gpio_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mb_design_axi_gpio_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/ip_repo/signal_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 276.332 ; gain = 27.871
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP mb_design_axi_gpio_0_1, cache-ID = 9866e51195fa977c.
INFO: [Common 17-206] Exiting Vivado at Mon Sep  6 22:27:01 2021...
