# Generated by Yosys 0.57 (git sha1 3aca86049, clang++ 18.1.8 -fPIC -O3)
autoidx 8
attribute \top 1
attribute \src "examples/patterns/basic/ff/verilog/sdffe.v:2.1-20.10"
module \sdffe
  attribute \src "examples/patterns/basic/ff/verilog/sdffe.v:13.1-16.4"
  wire $0\q1[0:0]
  wire $procmux$2_Y
  attribute \src "examples/patterns/basic/ff/verilog/sdffe.v:4.7-4.10"
  wire input 1 \clk
  attribute \src "examples/patterns/basic/ff/verilog/sdffe.v:5.7-5.8"
  wire input 2 \d
  attribute \src "examples/patterns/basic/ff/verilog/sdffe.v:7.7-7.9"
  wire input 4 \en
  attribute \src "examples/patterns/basic/ff/verilog/sdffe.v:8.8-8.9"
  wire output 5 \q
  attribute \src "examples/patterns/basic/ff/verilog/sdffe.v:11.5-11.7"
  wire \q1
  attribute \src "examples/patterns/basic/ff/verilog/sdffe.v:6.7-6.12"
  wire input 3 \reset
  attribute \src "examples/patterns/basic/ff/verilog/sdffe.v:14.9-14.16"
  wire \reset_n
  attribute \src "examples/patterns/basic/ff/verilog/sdffe.v:13.1-16.4"
  cell $dff $procdff$7
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\q1[0:0]
    connect \Q \q1
  end
  attribute \src "examples/patterns/basic/ff/verilog/sdffe.v:15.14-15.16|examples/patterns/basic/ff/verilog/sdffe.v:15.10-15.26"
  cell $mux $procmux$2
    parameter \WIDTH 1
    connect \A \q1
    connect \B \d
    connect \S \en
    connect \Y $procmux$2_Y
  end
  attribute \full_case 1
  attribute \src "examples/patterns/basic/ff/verilog/sdffe.v:14.9-14.16|examples/patterns/basic/ff/verilog/sdffe.v:14.5-15.26"
  cell $mux $procmux$5
    parameter \WIDTH 1
    connect \A $procmux$2_Y
    connect \B 1'0
    connect \S \reset_n
    connect \Y $0\q1[0:0]
  end
  connect \q \q1
end
