// Seed: 452461083
module module_0 (
    output wire id_0,
    output tri1 id_1
    , id_8,
    input tri id_2
    , id_9,
    input supply1 id_3,
    output tri1 id_4,
    output tri id_5,
    input uwire id_6
);
  tri id_10 = 1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    output supply0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wor id_8,
    output tri1 id_9,
    output supply0 id_10,
    output tri0 id_11
    , id_13
);
  assign id_7 = 1 + 1;
  or (id_7, id_8, id_0, id_13, id_1, id_6, id_3, id_2);
  module_0(
      id_11, id_5, id_8, id_3, id_11, id_9, id_8
  );
endmodule
