0.7
2020.1
May 27 2020
20:09:33
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,,,,,,
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.srcs/sim_1/new/ser2par_tb.vhd,1697168626,vhdl,,,,tb_ser2par,,,,,,,,
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.srcs/sim_1/new/tsc_mv1_ser2par.vhd,1697167681,vhdl,,,,tsc_mv1_ser2par,,,,,,,,
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.srcs/sources_1/new/adcDecodeLVDS.vhd,1697162594,vhdl,,,,adcdecodelvds,,,,,,,,
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.srcs/sources_1/new/bitAlign.vhd,1697160848,vhdl,,,,bitalignment,,,,,,,,
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.srcs/sources_1/new/ser2par.vhd,1697168756,vhdl,,,,tsc_ser2par,,,,,,,,
