#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu May  4 00:44:59 2023
# Process ID: 2404890
# Current directory: /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build
# Command line: vivado -journal logs/create.jou -log logs/create.log -mode batch -source ../create.tcl
# Log file: /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/logs/create.log
# Journal file: /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/logs/create.jou
# Running On: ratio, OS: Linux, CPU Frequency: 2300.000 MHz, CPU Physical cores: 8, Host memory: 33525 MB
#-----------------------------------------------------------
source ../create.tcl
# create_project -force synth_00 .
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2719.691 ; gain = 5.961 ; free physical = 20473 ; free virtual = 29603
# source /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.tcl
## set_property part xcu250-figd2104-2L-e [current_project]
WARNING: [Runs 36-551] Changing part from xcv65 to xcu250 will replace the write_device_image step with write_bitstream and write_device_image step configuration will be lost
## set_property board_part xilinx.com:au250:part0:1.3 [current_project]
## set_property strategy Flow_PerfOptimized_high [get_runs synth_*]
## set_property STEPS.SYNTH_DESIGN.ARGS.NO_SRLEXTRACT true [get_runs synth_*]
## set_property STEPS.SYNTH_DESIGN.ARGS.ASSERT true [get_runs synth_*]
## set_msg_config -new_severity {INFO} -id {Constraints 18-514} -string {{CRITICAL WARNING: [Constraints 18-514] set_max_delay: Path segmentation by forcing} {inst_startupe3_flash_prim}}
## set_msg_config -new_severity {INFO} -id {Constraints 18-515} -string {{CRITICAL WARNING: [Constraints 18-515] set_max_delay: Path segmentation by forcing} {inst_startupe3_flash_prim}}
# set_property library lib_enyx_macpcs_40g [add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_macpcs_40g_hint_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_macpcs_40g_hint_pkg.vhd]
# set_property library lib_enyx_udp_std [add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_udp_std_hint_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_udp_std_hint_pkg.vhd]
# set_property library lib_enyx_tcp_std [add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_tcp_std_hint_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_tcp_std_hint_pkg.vhd]
# set_property library lib_enyx_tcp_ull [add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_tcp_ull_hint_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_tcp_ull_hint_pkg.vhd]
# set_property library lib_enyx_udp_ull [add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_udp_ull_hint_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_udp_ull_hint_pkg.vhd]
# set_property library lib_enyx_macpcs_1g [add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_macpcs_1g_hint_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_macpcs_1g_hint_pkg.vhd]
# set_property library lib_enyx_macpcs_64b66b [add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_macpcs_64b66b_hint_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/lib_enyx_macpcs_64b66b_hint_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/math/src/math.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/math/src/math.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/math/src/math_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/math/src/math_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/std_logic/src/std_logic.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/std_logic/src/std_logic.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/std_logic/src/std_logic_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/std_logic/src/std_logic_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/string/src/string.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/string/src/string.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/string/src/string_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/string/src/string_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm/src/avl_mm.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm/src/avl_mm.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm/src/avl_mm_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm/src/avl_mm_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/hint_param/src/hint_param.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/hint_param/src/hint_param.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/hint_param/src/hint_param_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/hint_param/src/hint_param_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st/src/avl_st.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st/src/avl_st.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st/src/avl_st_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st/src/avl_st_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/clock/src/clock.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/clock/src/clock.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/clock/src/clock_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/clock/src/clock_pkg.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/shells/shell_template/shell_tpl_mem_eth/src/shell_tpl_mem_eth_pkg.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/shells/shell_template/shell_tpl_mem_eth/src/shell_tpl_mem_eth_pkg.vhd]
# set_property library lib_enyx_tcp_ull [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxtcp/nxtcp_ip_10g_ull/src/nxtcp_ip_10g_ull.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxtcp/nxtcp_ip_10g_ull/src/nxtcp_ip_10g_ull.vhdp]
# set_property library lib_enyx_tcp_ull [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxtcp/nxtcp_ip_10g_ull/src/nxtcp_ip_10g_ull_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxtcp/nxtcp_ip_10g_ull/src/nxtcp_ip_10g_ull_pkg.vhd]
# set_property library lib_enyx_udp_ull [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxudp/nxudp_ip_10g_ull/src/nxudp_ip_10g_ull.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxudp/nxudp_ip_10g_ull/src/nxudp_ip_10g_ull.vhdp]
# set_property library lib_enyx_udp_ull [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxudp/nxudp_ip_10g_ull/src/nxudp_ip_10g_ull_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxudp/nxudp_ip_10g_ull/src/nxudp_ip_10g_ull_pkg.vhd]
# set_property library lib_enyx_tcp_std [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxtcp/nxtcp_ip_std/src/nxtcp_ip_std.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxtcp/nxtcp_ip_std/src/nxtcp_ip_std.vhdp]
# set_property library lib_enyx_tcp_std [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxtcp/nxtcp_ip_std/src/nxtcp_ip_std_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxtcp/nxtcp_ip_std/src/nxtcp_ip_std_pkg.vhd]
# set_property library lib_enyx_udp_std [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxudp/nxudp_ip_std/src/nxudp_ip_std.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxudp/nxudp_ip_std/src/nxudp_ip_std.vhdp]
# set_property library lib_enyx_udp_std [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxudp/nxudp_ip_std/src/nxudp_ip_std_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxudp/nxudp_ip_std/src/nxudp_ip_std_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/id/src/id_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/id/src/id_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_pipe/src/avl_st_pipe.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_pipe/src/avl_st_pipe.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_pipe/src/avl_st_pipe_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_pipe/src/avl_st_pipe_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_latency_pipe/src/avl_st_latency_pipe.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_latency_pipe/src/avl_st_latency_pipe.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_latency_pipe/src/avl_st_latency_pipe_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_latency_pipe/src/avl_st_latency_pipe_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pipe_generic/src/avl_st_pipe_generic.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pipe_generic/src/avl_st_pipe_generic.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pipe_generic/src/avl_st_pipe_generic_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pipe_generic/src/avl_st_pipe_generic_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_downsize/src/avl_st_downsize.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_downsize/src/avl_st_downsize.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_downsize/src/avl_st_downsize_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_downsize/src/avl_st_downsize_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_upsize/src/avl_st_upsize.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_upsize/src/avl_st_upsize.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_upsize/src/avl_st_upsize_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_upsize/src/avl_st_upsize_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_resize/src/avl_st_resize.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_resize/src/avl_st_resize.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_resize/src/avl_st_resize_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_resize/src/avl_st_resize_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_to_fifo/src/avl_st_to_fifo.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_to_fifo/src/avl_st_to_fifo.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_to_fifo/src/avl_st_to_fifo_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_to_fifo/src/avl_st_to_fifo_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_from_fifo/src/avl_st_from_fifo.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_from_fifo/src/avl_st_from_fifo.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_from_fifo/src/avl_st_from_fifo_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_from_fifo/src/avl_st_from_fifo_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/scfifo_registers/src/scfifo_registers.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/scfifo_registers/src/scfifo_registers.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/scfifo_registers/src/scfifo_registers_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/scfifo_registers/src/scfifo_registers_pkg.vhdp]
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_scfifo/src/xilinx_scfifo.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_scfifo/src/xilinx_scfifo.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_scfifo/src/xilinx_scfifo_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_scfifo/src/xilinx_scfifo_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/fifo_single/src/fifo_single.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/fifo_single/src/fifo_single.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/fifo_single/src/fifo_single_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/fifo_single/src/fifo_single_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/gray_counter/src/gray_counter.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/gray_counter/src/gray_counter.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/gray_counter/src/gray_counter_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/gray_counter/src/gray_counter_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_dcfifo/src/xilinx_dcfifo.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_dcfifo/src/xilinx_dcfifo.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_dcfifo/src/xilinx_dcfifo_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_dcfifo/src/xilinx_dcfifo_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/reset_sync/src/reset_sync.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/reset_sync/src/reset_sync.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/reset_sync/src/reset_sync_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/reset_sync/src/reset_sync_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/fifo_dual/src/fifo_dual.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/fifo_dual/src/fifo_dual.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/fifo_dual/src/fifo_dual_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/fifo_dual/src/fifo_dual_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/fifo_generic/src/fifo_generic.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/fifo_generic/src/fifo_generic.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/fifo_generic/src/fifo_generic_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/fifo_generic/src/fifo_generic_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pkt_size/src/avl_st_pkt_size.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pkt_size/src/avl_st_pkt_size.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pkt_size/src/avl_st_pkt_size_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pkt_size/src/avl_st_pkt_size_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_state/src/avl_st_state.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_state/src/avl_st_state.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_state/src/avl_st_state_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_state/src/avl_st_state_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo/src/avl_st_fifo.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo/src/avl_st_fifo.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo/src/avl_st_fifo_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo/src/avl_st_fifo_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_fifo_clean_drop_pluggin/src/avl_st_fifo_clean_drop_pluggin.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_fifo_clean_drop_pluggin/src/avl_st_fifo_clean_drop_pluggin.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_fifo_clean_drop_pluggin/src/avl_st_fifo_clean_drop_pluggin_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_fifo_clean_drop_pluggin/src/avl_st_fifo_clean_drop_pluggin_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/adder_pipe/src/adder_pipe.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/adder_pipe/src/adder_pipe.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/adder_pipe/src/adder_pipe_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/adder_pipe/src/adder_pipe_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/checksum_16/src/checksum_16.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/checksum_16/src/checksum_16.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/checksum_16/src/checksum_16_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/checksum_16/src/checksum_16_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_store_and_forward_fifo_pluggin/src/avl_st_store_and_forward_fifo_pluggin.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_store_and_forward_fifo_pluggin/src/avl_st_store_and_forward_fifo_pluggin.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_store_and_forward_fifo_pluggin/src/avl_st_store_and_forward_fifo_pluggin_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_store_and_forward_fifo_pluggin/src/avl_st_store_and_forward_fifo_pluggin_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/reg_data_async/src/reg_data_async.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/reg_data_async/src/reg_data_async.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/reg_data_async/src/reg_data_async_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/reg_data_async/src/reg_data_async_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/reg_data_sync/src/reg_data_sync.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/reg_data_sync/src/reg_data_sync.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/reg_data_sync/src/reg_data_sync_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/reg_data_sync/src/reg_data_sync_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/reg_data/src/reg_data.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/reg_data/src/reg_data.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/reg_data/src/reg_data_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/reg_data/src/reg_data_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_mm_std_slave/src/avl_mm_std_slave.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_mm_std_slave/src/avl_mm_std_slave.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_mm_std_slave/src/avl_mm_std_slave_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_mm_std_slave/src/avl_mm_std_slave_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_fabric_slave/src/avl_mm_fabric_slave.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_fabric_slave/src/avl_mm_fabric_slave.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_fabric_slave/src/avl_mm_fabric_slave_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_fabric_slave/src/avl_mm_fabric_slave_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/stats/avl_st_stats/src/avl_st_stats.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/stats/avl_st_stats/src/avl_st_stats.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/stats/avl_st_stats/src/avl_st_stats_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/stats/avl_st_stats/src/avl_st_stats_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo_misc/src/avl_st_fifo_misc.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo_misc/src/avl_st_fifo_misc.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo_misc/src/avl_st_fifo_misc_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo_misc/src/avl_st_fifo_misc_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_resize/src/avl_mm_resize.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_resize/src/avl_mm_resize.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_resize/src/avl_mm_resize_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_resize/src/avl_mm_resize_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/shift_register/src/shift_register.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/shift_register/src/shift_register.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/shift_register/src/shift_register_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/shift_register/src/shift_register_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_mmio_pipe/src/avl_mmio_pipe.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_mmio_pipe/src/avl_mmio_pipe.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_mmio_pipe/src/avl_mmio_pipe_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_mmio_pipe/src/avl_mmio_pipe_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mmio_pipe_generic/src/avl_mmio_pipe_generic.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mmio_pipe_generic/src/avl_mmio_pipe_generic.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mmio_pipe_generic/src/avl_mmio_pipe_generic_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mmio_pipe_generic/src/avl_mmio_pipe_generic_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_splitter/src/avl_mm_splitter.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_splitter/src/avl_mm_splitter.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_splitter/src/avl_mm_splitter_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_splitter/src/avl_mm_splitter_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_autonomous_splitter/src/avl_mm_autonomous_splitter.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_autonomous_splitter/src/avl_mm_autonomous_splitter.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_autonomous_splitter/src/avl_mm_autonomous_splitter_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_autonomous_splitter/src/avl_mm_autonomous_splitter_pkg.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/shells/shell_module/shell_mod_mem_eth_tcp_udp_dev_framework/src/shell_mod_mem_eth_tcp_udp_dev_framework.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/shells/shell_module/shell_mod_mem_eth_tcp_udp_dev_framework/src/shell_mod_mem_eth_tcp_udp_dev_framework.vhd]
# set_property library lib_xilinx_pcie_gen3_x8 [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-pcie_gen3_x8/src/xilinx_pcie_gen3_x8_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-pcie_gen3_x8/src/xilinx_pcie_gen3_x8_pkg.vhd]
# set_property library lib_xilinx_temp_sensor [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-temp_sensor/src/xilinx_temp_sensor_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-temp_sensor/src/xilinx_temp_sensor_pkg.vhd]
# set_property library lib_xilinx_xxv_gig_eth_pma_pcs [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs_pkg.vhd]
# set_property library lib_xilinx_x_gig_eth_pma [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-x_gig_eth_pma/src/xilinx_x_gig_eth_pma_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-x_gig_eth_pma/src/xilinx_x_gig_eth_pma_pkg.vhd]
# set_property library lib_xilinx_xl_gig_eth_pma [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xl_gig_eth_pma/src/xilinx_xl_gig_eth_pma_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xl_gig_eth_pma/src/xilinx_xl_gig_eth_pma_pkg.vhd]
# set_property library lib_xilinx_one_gig_eth_pma [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-one_gig_eth_pma/src/xilinx_one_gig_eth_pma_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-one_gig_eth_pma/src/xilinx_one_gig_eth_pma_pkg.vhd]
# set_property library lib_xilinx_ddr4_controller [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-ddr4_controller/src/xilinx_ddr4_controller_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-ddr4_controller/src/xilinx_ddr4_controller_pkg.vhd]
# set_property library lib_xilinx_cms_subsystem [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-cms_subsystem/src/xilinx_cms_subsystem_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-cms_subsystem/src/xilinx_cms_subsystem_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/board/xilinx_u250-xcu250_figd2104_2l_e/src/board_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/board/xilinx_u250-xcu250_figd2104_2l_e/src/board_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/fifo_dual_mixed_width/src/fifo_dual_mixed_width.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/fifo_dual_mixed_width/src/fifo_dual_mixed_width.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/fifo_dual_mixed_width/src/fifo_dual_mixed_width_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/fifo_dual_mixed_width/src/fifo_dual_mixed_width_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo_mixed_width/src/avl_st_fifo_mixed_width.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo_mixed_width/src/avl_st_fifo_mixed_width.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo_mixed_width/src/avl_st_fifo_mixed_width_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo_mixed_width/src/avl_st_fifo_mixed_width_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo_resize/src/avl_st_fifo_resize.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo_resize/src/avl_st_fifo_resize.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo_resize/src/avl_st_fifo_resize_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_fifo_resize/src/avl_st_fifo_resize_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/pulse_resync/src/pulse_resync.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/pulse_resync/src/pulse_resync.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/pulse_resync/src/pulse_resync_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/pulse_resync/src/pulse_resync_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/counter/src/counter.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/counter/src/counter.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/counter/src/counter_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/counter/src/counter_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/pll_generic/src/pll_generic.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/pll_generic/src/pll_generic.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/pll_generic/src/pll_generic_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/pll_generic/src/pll_generic_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi/src/exi_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi/src/exi_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_type_size/src/exi_registers_type_size_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_type_size/src/exi_registers_type_size_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_types/src/exi_registers_types_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_types/src/exi_registers_types_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_rx/src/exi_registers_rx.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_rx/src/exi_registers_rx.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_rx/src/exi_registers_rx_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_rx/src/exi_registers_rx_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_tx/src/exi_registers_tx.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_tx/src/exi_registers_tx.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_tx/src/exi_registers_tx_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_tx/src/exi_registers_tx_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_avalon_master/src/exi_registers_avalon_master.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_avalon_master/src/exi_registers_avalon_master.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_avalon_master/src/exi_registers_avalon_master_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers_avalon_master/src/exi_registers_avalon_master_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_version/src/hfp_version.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_version/src/hfp_version.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_version/src/hfp_version_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_version/src/hfp_version_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers/src/exi_registers.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers/src/exi_registers.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers/src/exi_registers_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_registers/src/exi_registers_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_types/src/hfp_handler_xilinx_types_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_types/src/hfp_handler_xilinx_types_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_extract/src/avl_st_extract.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_extract/src/avl_st_extract.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_extract/src/avl_st_extract_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_extract/src/avl_st_extract_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_align/src/avl_st_align.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_align/src/avl_st_align.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_align/src/avl_st_align_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_align/src/avl_st_align_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/mem_generic/src/mem_generic.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/mem_generic/src/mem_generic.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/mem_generic/src/mem_generic_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/mem_generic/src/mem_generic_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_dual_port_monodir/src/mem_dual_port_monodir.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_dual_port_monodir/src/mem_dual_port_monodir.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_dual_port_monodir/src/mem_dual_port_monodir_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_dual_port_monodir/src/mem_dual_port_monodir_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_add/src/avl_st_add.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_add/src/avl_st_add.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_add/src/avl_st_add_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_add/src/avl_st_add_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/non_encrypt/avl_st_to_axi_st/src/avl_st_to_axi_st.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/non_encrypt/avl_st_to_axi_st/src/avl_st_to_axi_st.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/non_encrypt/avl_st_to_axi_st/src/avl_st_to_axi_st_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/non_encrypt/avl_st_to_axi_st/src/avl_st_to_axi_st_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_region/src/exi_region_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_region/src/exi_region_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_pcie_completer/src/hfp_handler_xilinx_pcie_completer.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_pcie_completer/src/hfp_handler_xilinx_pcie_completer.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_pcie_completer/src/hfp_handler_xilinx_pcie_completer_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_pcie_completer/src/hfp_handler_xilinx_pcie_completer_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_split/src/avl_st_split.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_split/src/avl_st_split.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_split/src/avl_st_split_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_split/src/avl_st_split_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_pcie_requester/src/hfp_handler_xilinx_pcie_requester.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_pcie_requester/src/hfp_handler_xilinx_pcie_requester.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_pcie_requester/src/hfp_handler_xilinx_pcie_requester_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_pcie_requester/src/hfp_handler_xilinx_pcie_requester_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_pcie/src/hfp_handler_xilinx_pcie.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_pcie/src/hfp_handler_xilinx_pcie.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_pcie/src/hfp_handler_xilinx_pcie_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_handler_xilinx_pcie/src/hfp_handler_xilinx_pcie_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_types/src/hfp_types_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_types/src/hfp_types_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_demux/src/avl_st_demux.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_demux/src/avl_st_demux.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_demux/src/avl_st_demux_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_demux/src/avl_st_demux_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_interconnect_1m_ns/src/exi_interconnect_1m_ns.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_interconnect_1m_ns/src/exi_interconnect_1m_ns.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_interconnect_1m_ns/src/exi_interconnect_1m_ns_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_interconnect_1m_ns/src/exi_interconnect_1m_ns_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_mux/src/avl_st_mux.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_mux/src/avl_st_mux.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_mux/src/avl_st_mux_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_mux/src/avl_st_mux_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_arbiter/src/avl_st_arbiter.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_arbiter/src/avl_st_arbiter.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_arbiter/src/avl_st_arbiter_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_arbiter/src/avl_st_arbiter_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_interconnect_nm_1s/src/exi_interconnect_nm_1s.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_interconnect_nm_1s/src/exi_interconnect_nm_1s.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_interconnect_nm_1s/src/exi_interconnect_nm_1s_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_interconnect_nm_1s/src/exi_interconnect_nm_1s_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_drop/src/avl_st_drop.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_drop/src/avl_st_drop.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_drop/src/avl_st_drop_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_drop/src/avl_st_drop_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_dual_port_bidir/src/mem_dual_port_bidir.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_dual_port_bidir/src/mem_dual_port_bidir.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_dual_port_bidir/src/mem_dual_port_bidir_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_dual_port_bidir/src/mem_dual_port_bidir_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_from_mem_light/src/avl_st_from_mem_light.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_from_mem_light/src/avl_st_from_mem_light.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_from_mem_light/src/avl_st_from_mem_light_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_from_mem_light/src/avl_st_from_mem_light_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_to_mem/src/avl_st_to_mem.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_to_mem/src/avl_st_to_mem.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_to_mem/src/avl_st_to_mem_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_to_mem/src/avl_st_to_mem_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_dma_cpu2fpga/src/exi_dma_cpu2fpga.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_dma_cpu2fpga/src/exi_dma_cpu2fpga.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_dma_cpu2fpga/src/exi_dma_cpu2fpga_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_dma_cpu2fpga/src/exi_dma_cpu2fpga_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_padd/src/avl_st_padd.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_padd/src/avl_st_padd.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_padd/src/avl_st_padd_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_padd/src/avl_st_padd_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_truncate/src/avl_st_truncate.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_truncate/src/avl_st_truncate.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_truncate/src/avl_st_truncate_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_truncate/src/avl_st_truncate_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_dual_port_monodir_read_updated/src/mem_dual_port_monodir_read_updated.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_dual_port_monodir_read_updated/src/mem_dual_port_monodir_read_updated.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_dual_port_monodir_read_updated/src/mem_dual_port_monodir_read_updated_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_dual_port_monodir_read_updated/src/mem_dual_port_monodir_read_updated_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pkt_repair/src/avl_st_pkt_repair.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pkt_repair/src/avl_st_pkt_repair.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pkt_repair/src/avl_st_pkt_repair_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pkt_repair/src/avl_st_pkt_repair_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_dma_fpga2cpu/src/exi_dma_fpga2cpu.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_dma_fpga2cpu/src/exi_dma_fpga2cpu.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_dma_fpga2cpu/src/exi_dma_fpga2cpu_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/exi_dma_fpga2cpu/src/exi_dma_fpga2cpu_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/ethernet/src/ethernet_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/ethernet/src/ethernet_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/cam_bin/src/cam_bin.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/cam_bin/src/cam_bin.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/cam_bin/src/cam_bin_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/memory/cam_bin/src/cam_bin_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/nxfilter_mac/src/nxfilter_mac.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/nxfilter_mac/src/nxfilter_mac.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/nxfilter_mac/src/nxfilter_mac_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/nxfilter_mac/src/nxfilter_mac_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_netif/src/hfp_netif.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_netif/src/hfp_netif.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_netif/src/hfp_netif_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_netif/src/hfp_netif_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_base/src/hfp_base.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_base/src/hfp_base.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_base/src/hfp_base_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_base/src/hfp_base_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_shell_network_and_dma_xilinx_pcie/src/hfp_shell_network_and_dma_xilinx_pcie.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_shell_network_and_dma_xilinx_pcie/src/hfp_shell_network_and_dma_xilinx_pcie.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_shell_network_and_dma_xilinx_pcie/src/hfp_shell_network_and_dma_xilinx_pcie_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hfp_shell_network_and_dma_xilinx_pcie/src/hfp_shell_network_and_dma_xilinx_pcie_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/stats/avl_st_bp_snooper/src/avl_st_bp_snooper.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/stats/avl_st_bp_snooper/src/avl_st_bp_snooper.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/stats/avl_st_bp_snooper/src/avl_st_bp_snooper_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/stats/avl_st_bp_snooper/src/avl_st_bp_snooper_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_param/src/flash_param_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_param/src/flash_param_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hw_top/src/hw_top.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hw_top/src/hw_top.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hw_top/src/hw_top_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/hw_top/src/hw_top_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sfp_controller/src/sfp_controller.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sfp_controller/src/sfp_controller.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sfp_controller/src/sfp_controller_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sfp_controller/src/sfp_controller_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_to_st/src/avl_mm_to_st.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_to_st/src/avl_mm_to_st.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_to_st/src/avl_mm_to_st_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_to_st/src/avl_mm_to_st_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_from_st/src/avl_mm_from_st.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_from_st/src/avl_mm_from_st.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_from_st/src/avl_mm_from_st_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/avl_mm_from_st/src/avl_mm_from_st_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_mm_controller/src/i2c_mm_controller.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_mm_controller/src/i2c_mm_controller.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_mm_controller/src/i2c_mm_controller_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_mm_controller/src/i2c_mm_controller_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_master_bit_ctrl/src/i2c_master_bit_ctrl.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_master_bit_ctrl/src/i2c_master_bit_ctrl.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_master_bit_ctrl/src/i2c_master_bit_ctrl_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_master_bit_ctrl/src/i2c_master_bit_ctrl_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_master_byte_ctrl/src/i2c_master_byte_ctrl.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_master_byte_ctrl/src/i2c_master_byte_ctrl.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_master_byte_ctrl/src/i2c_master_byte_ctrl_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_master_byte_ctrl/src/i2c_master_byte_ctrl_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_master_top/src/i2c_master_top.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_master_top/src/i2c_master_top.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_master_top/src/i2c_master_top_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_master_top/src/i2c_master_top_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_mm_bridge/src/i2c_mm_bridge.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_mm_bridge/src/i2c_mm_bridge.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_mm_bridge/src/i2c_mm_bridge_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/i2c_mm_bridge/src/i2c_mm_bridge_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_mng/src/flash_mng.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_mng/src/flash_mng.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_mng/src/flash_mng_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_mng/src/flash_mng_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_blank_pkt/src/avl_st_blank_pkt.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_blank_pkt/src/avl_st_blank_pkt.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_blank_pkt/src/avl_st_blank_pkt_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_blank_pkt/src/avl_st_blank_pkt_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/reg_data_multiple_out/src/reg_data_multiple_out.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/reg_data_multiple_out/src/reg_data_multiple_out.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/reg_data_multiple_out/src/reg_data_multiple_out_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/reg_data_multiple_out/src/reg_data_multiple_out_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_rd/src/flash_rd.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_rd/src/flash_rd.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_rd/src/flash_rd_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_rd/src/flash_rd_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_controller_qspi/src/flash_controller_qspi.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_controller_qspi/src/flash_controller_qspi.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_controller_qspi/src/flash_controller_qspi_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/flash_controller_qspi/src/flash_controller_qspi_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/qspi/src/qspi.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/qspi/src/qspi.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/qspi/src/qspi_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/qspi/src/qspi_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_xcvr_10g_rst_mgm/src/xilinx_xcvr_10g_rst_mgm.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_xcvr_10g_rst_mgm/src/xilinx_xcvr_10g_rst_mgm.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_xcvr_10g_rst_mgm/src/xilinx_xcvr_10g_rst_mgm_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_xcvr_10g_rst_mgm/src/xilinx_xcvr_10g_rst_mgm_pkg.vhdp]
# set_property library lib_enyx_macpcs_64b66b [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_64b66b/src/mac_pcs_64b66b.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_64b66b/src/mac_pcs_64b66b.vhdp]
# set_property library lib_enyx_macpcs_64b66b [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_64b66b/src/mac_pcs_64b66b_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_64b66b/src/mac_pcs_64b66b_pkg.vhd]
# set_property library lib_enyx_macpcs_1g [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_1g/src/mac_pcs_1g.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_1g/src/mac_pcs_1g.vhdp]
# set_property library lib_enyx_macpcs_1g [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_1g/src/mac_pcs_1g_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_1g/src/mac_pcs_1g_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sgmii_tx/src/sgmii_tx.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sgmii_tx/src/sgmii_tx.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sgmii_tx/src/sgmii_tx_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sgmii_tx/src/sgmii_tx_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sgmii_rx/src/sgmii_rx.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sgmii_rx/src/sgmii_rx.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sgmii_rx/src/sgmii_rx_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sgmii_rx/src/sgmii_rx_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sgmii/src/sgmii.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sgmii/src/sgmii.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sgmii/src/sgmii_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/sgmii/src/sgmii_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_align_generic/src/blk_align_generic.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_align_generic/src/blk_align_generic.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_align_generic/src/blk_align_generic_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_align_generic/src/blk_align_generic_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_align/src/blk_align.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_align/src/blk_align.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_align/src/blk_align_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_align/src/blk_align_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/decoder_8b10b/src/decoder_8b10b.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/decoder_8b10b/src/decoder_8b10b.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/decoder_8b10b/src/decoder_8b10b_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/decoder_8b10b/src/decoder_8b10b_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/gbasex_sync/src/gbasex_sync.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/gbasex_sync/src/gbasex_sync.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/gbasex_sync/src/gbasex_sync_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/gbasex_sync/src/gbasex_sync_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/encoder_8b10b/src/encoder_8b10b.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/encoder_8b10b/src/encoder_8b10b.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/encoder_8b10b/src/encoder_8b10b_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/encoder_8b10b/src/encoder_8b10b_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_gen_generic/src/blk_gen_generic.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_gen_generic/src/blk_gen_generic.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_gen_generic/src/blk_gen_generic_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_gen_generic/src/blk_gen_generic_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_gen/src/blk_gen.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_gen/src/blk_gen.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_gen/src/blk_gen_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/blk_gen/src/blk_gen_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mii_from_10g_pcs/src/mii_from_10g_pcs.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mii_from_10g_pcs/src/mii_from_10g_pcs.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mii_from_10g_pcs/src/mii_from_10g_pcs_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mii_from_10g_pcs/src/mii_from_10g_pcs_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mii_to_10g_pcs/src/mii_to_10g_pcs.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mii_to_10g_pcs/src/mii_to_10g_pcs.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mii_to_10g_pcs/src/mii_to_10g_pcs_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mii_to_10g_pcs/src/mii_to_10g_pcs_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/scrambler/src/scrambler.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/scrambler/src/scrambler.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/scrambler/src/scrambler_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/scrambler/src/scrambler_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/pcs_1g_10g/src/pcs_1g_10g.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/pcs_1g_10g/src/pcs_1g_10g.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/pcs_1g_10g/src/pcs_1g_10g_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/pcs_1g_10g/src/pcs_1g_10g_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xgmii_tx/src/xgmii_tx.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xgmii_tx/src/xgmii_tx.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xgmii_tx/src/xgmii_tx_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xgmii_tx/src/xgmii_tx_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xgmii_rx/src/xgmii_rx.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xgmii_rx/src/xgmii_rx.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xgmii_rx/src/xgmii_rx_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xgmii_rx/src/xgmii_rx_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xgmii/src/xgmii.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xgmii/src/xgmii.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xgmii/src/xgmii_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xgmii/src/xgmii_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/crc32/src/crc32_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/crc32/src/crc32_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_pipe_full/src/avl_st_pipe_full.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_pipe_full/src/avl_st_pipe_full.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_pipe_full/src/avl_st_pipe_full_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_pipe_full/src/avl_st_pipe_full_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_rm_end/src/avl_st_rm_end.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_rm_end/src/avl_st_rm_end.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_rm_end/src/avl_st_rm_end_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_rm_end/src/avl_st_rm_end_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/crc32c/src/crc32c_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/crc32c/src/crc32c_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/crc32_compute/src/crc32_compute.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/crc32_compute/src/crc32_compute.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/crc32_compute/src/crc32_compute_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/math/crc32_compute/src/crc32_compute_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_rx/src/mac_rx.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_rx/src/mac_rx.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_rx/src/mac_rx_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_rx/src/mac_rx_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_add_begin/src/avl_st_add_begin.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_add_begin/src/avl_st_add_begin.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_add_begin/src/avl_st_add_begin_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_add_begin/src/avl_st_add_begin_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_add_end/src/avl_st_add_end.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_add_end/src/avl_st_add_end.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_add_end/src/avl_st_add_end_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_add_end/src/avl_st_add_end_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_tx/src/mac_tx.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_tx/src/mac_tx.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_tx/src/mac_tx_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_tx/src/mac_tx_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_rx_32b/src/mac_rx_32b.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_rx_32b/src/mac_rx_32b.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_rx_32b/src/mac_rx_32b_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_rx_32b/src/mac_rx_32b_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_tx_32b/src/mac_tx_32b.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_tx_32b/src/mac_tx_32b.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_tx_32b/src/mac_tx_32b_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac_tx_32b/src/mac_tx_32b_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac/src/mac.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac/src/mac.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac/src/mac_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mac/src/mac_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/eth_if/src/eth_if.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/eth_if/src/eth_if.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/eth_if/src/eth_if_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/eth_if/src/eth_if_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pkt_gen/src/avl_st_pkt_gen.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pkt_gen/src/avl_st_pkt_gen.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pkt_gen/src/avl_st_pkt_gen_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_pkt_gen/src/avl_st_pkt_gen_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/eth_flow_control/src/eth_flow_control.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/eth_flow_control/src/eth_flow_control.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/eth_flow_control/src/eth_flow_control_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/eth_flow_control/src/eth_flow_control_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_test_point/src/avl_st_test_point.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_test_point/src/avl_st_test_point.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_test_point/src/avl_st_test_point_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_st_test_point/src/avl_st_test_point_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_from_mem/src/avl_st_from_mem.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_from_mem/src/avl_st_from_mem.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_from_mem/src/avl_st_from_mem_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/streaming/avl_st_from_mem/src/avl_st_from_mem_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_rd_resize/src/mem_rd_resize.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_rd_resize/src/mem_rd_resize.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_rd_resize/src/mem_rd_resize_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_rd_resize/src/mem_rd_resize_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_wr_resize/src/mem_wr_resize.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_wr_resize/src/mem_wr_resize.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_wr_resize/src/mem_wr_resize_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/mem_wr_resize/src/mem_wr_resize_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_mm_to_third_ip_adapter/src/avl_mm_to_third_ip_adapter.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_mm_to_third_ip_adapter/src/avl_mm_to_third_ip_adapter.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_mm_to_third_ip_adapter/src/avl_mm_to_third_ip_adapter_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_mm_to_third_ip_adapter/src/avl_mm_to_third_ip_adapter_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/non_encrypt/avl_mm_to_axi4_lite/src/avl_mm_to_axi4_lite.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/non_encrypt/avl_mm_to_axi4_lite/src/avl_mm_to_axi4_lite.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/non_encrypt/avl_mm_to_axi4_lite/src/avl_mm_to_axi4_lite_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/non_encrypt/avl_mm_to_axi4_lite/src/avl_mm_to_axi4_lite_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_alveo_card_management_subsystem/src/xilinx_alveo_card_management_subsystem.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_alveo_card_management_subsystem/src/xilinx_alveo_card_management_subsystem.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_alveo_card_management_subsystem/src/xilinx_alveo_card_management_subsystem_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_alveo_card_management_subsystem/src/xilinx_alveo_card_management_subsystem_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/top_config_param/src/top_config_param.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/top_config_param/src/top_config_param.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/top_config_param/src/top_config_param_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/top_config_param/src/top_config_param_pkg.vhd]
# set_property library lib_enyx_macpcs_40g [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_40g/src/mac_pcs_40g.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_40g/src/mac_pcs_40g.vhdp]
# set_property library lib_enyx_macpcs_40g [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_40g/src/mac_pcs_40g_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_40g/src/mac_pcs_40g_pkg.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/shell_top_xilinx_u200_u250_mem_eth_dyn.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/shell_top_xilinx_u200_u250_mem_eth_dyn.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/tcp_multi_types/src/tcp_multi_types_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/tcp_multi_types/src/tcp_multi_types_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/nxtcp_hdr_handler/src/nxtcp_hdr_handler.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/nxtcp_hdr_handler/src/nxtcp_hdr_handler.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/nxtcp_hdr_handler/src/nxtcp_hdr_handler_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/nxtcp_hdr_handler/src/nxtcp_hdr_handler_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/nxudp_hdr_handler/src/nxudp_hdr_handler.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/nxudp_hdr_handler/src/nxudp_hdr_handler.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/nxudp_hdr_handler/src/nxudp_hdr_handler_pkg.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/nxudp_hdr_handler/src/nxudp_hdr_handler_pkg.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/nxavl_mm_slave_core/src/nxavl_mm_slave_core.vhdp]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/nxavl_mm_slave_core/src/nxavl_mm_slave_core.vhdp]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/nxavl_mm_slave_core/src/nxavl_mm_slave_core_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/mmio/nxavl_mm_slave_core/src/nxavl_mm_slave_core_pkg.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/constants.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/constants.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/dma_buf_bhv.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/dma_buf_bhv.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/fifo_wrapper.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/fifo_wrapper.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/fin_time_arr_bhv.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/fin_time_arr_bhv.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/nxuser_sandbox_smartnic.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/nxuser_sandbox_smartnic.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/pifo.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/pifo.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/pifo_wrapper.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/pifo_wrapper.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/sifter_level.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/sifter_level.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/sifter_lvl_top.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/sifter_lvl_top.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/sifter_test_wrapper.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/sifter_test_wrapper.vhd]
# add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/xpm_fifo_sync.vhd
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/nxuser_sandbox_smartnic/src/xpm_fifo_sync.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/hint_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/hint_pkg.vhd]
# set_property library lib_enyx [add_files -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/top_config_pkg.vhd]
# set_property file_type {VHDL 2008} [get_files /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/global_constant/top_config_pkg.vhd]
# set_property top shell_top_xilinx_u200_u250_mem_eth_dyn [current_fileset]
# regex {(.*)\.xci} "xilinx_pcie_gen3_x8.xci" matched ip_name
# read_ip ips/xilinx_pcie_gen3_x8/xilinx_pcie_gen3_x8.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
read_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2762.938 ; gain = 43.246 ; free physical = 20405 ; free virtual = 29547
# upgrade_ip [get_ips $ip_name]
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
# regex {(.*)\.xci} "xilinx_temp_sensor.xci" matched ip_name
# read_ip ips/xilinx_temp_sensor/xilinx_temp_sensor.xci
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
devicepart xcu250
read_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3107.227 ; gain = 344.289 ; free physical = 19281 ; free virtual = 28424
# upgrade_ip [get_ips $ip_name]
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
# regex {(.*)\.xci} "xilinx_xxv_gig_eth_pma_pcs.xci" matched ip_name
# read_ip ips/xilinx_xxv_gig_eth_pma_pcs/xilinx_xxv_gig_eth_pma_pcs.xci
# upgrade_ip [get_ips $ip_name]
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
# regex {(.*)\.xci} "xilinx_x_gig_eth_pma.xci" matched ip_name
# read_ip ips/xilinx_x_gig_eth_pma/xilinx_x_gig_eth_pma.xci
read_ip: Time (s): cpu = 00:02:14 ; elapsed = 00:02:27 . Memory (MB): peak = 3197.367 ; gain = 41.383 ; free physical = 19203 ; free virtual = 28358
# upgrade_ip [get_ips $ip_name]
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
# regex {(.*)\.xci} "xilinx_xl_gig_eth_pma.xci" matched ip_name
# read_ip ips/xilinx_xl_gig_eth_pma/xilinx_xl_gig_eth_pma.xci
read_ip: Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 3197.367 ; gain = 0.000 ; free physical = 19188 ; free virtual = 28343
# upgrade_ip [get_ips $ip_name]
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
# regex {(.*)\.xci} "xilinx_one_gig_eth_pma.xci" matched ip_name
# read_ip ips/xilinx_one_gig_eth_pma/xilinx_one_gig_eth_pma.xci
read_ip: Time (s): cpu = 00:02:10 ; elapsed = 00:02:22 . Memory (MB): peak = 3197.367 ; gain = 0.000 ; free physical = 19185 ; free virtual = 28340
# upgrade_ip [get_ips $ip_name]
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
# regex {(.*)\.xci} "xilinx_ddr4_controller.xci" matched ip_name
# read_ip ips/xilinx_ddr4_controller/xilinx_ddr4_controller.xci
read_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3516.133 ; gain = 318.766 ; free physical = 18897 ; free virtual = 28053
# upgrade_ip [get_ips $ip_name]
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
# regex {(.*)\.xci} "xilinx_cms_subsystem.xci" matched ip_name
# read_ip ips/xilinx_cms_subsystem/xilinx_cms_subsystem.xci
# upgrade_ip [get_ips $ip_name]
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
# add_files -fileset constrs_1 -norecurse /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc
# add_files -fileset constrs_1 -norecurse /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc
# add_file -fileset constrs_1 -norecurse constraints_target.xdc
# set_property target_constrs_file constraints_target.xdc [current_fileset -constrset]
# set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
# set_property STEPS.SYNTH_DESIGN.ARGS.ASSERT true [get_runs synth_*]
# source /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.tcl
## set_property PROCESSING_ORDER EARLY [get_files */xilinx_xxv_gig_eth_pma_pcs.xdc]
# source /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxtcp/nxtcp_ip_10g_ull/src/nxtcp_ip_10g_ull.tcl
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_tcp_ull"
## set component_name "reg_data_async"
## set constraints {
##     set out_data [get_cells -quiet b_reg_data_async.reg_count_non_null.out_data_int_reg[0]*]
## 
##     if {[llength $out_data]} {
##         set_false_path -to $out_data
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reg_data_async_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reg_data_async_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set_msg_config -new_severity {INFO} -id {Synth 8-5550} -string {{CRITICAL WARNING: [Synth 8-5550] found explicit dontcare in slice;  simulation mismatch may occur} {avl_mm_std_slave}}
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_tcp_ull"
## set component_name "xilinx_dcfifo"
## set constraints {
##     set wrclk [get_clocks -quiet -of [get_ports wrclk]]
##     set rdclk [get_clocks -quiet -of [get_ports rdclk]]
## 
##     set wrclk_period [get_property -quiet -min PERIOD $wrclk]
##     set rdclk_period [get_property -quiet -min PERIOD $rdclk]
## 
##     #set the default clock period to 2.0
##     if {$wrclk == ""} {
##         set wrclk_period 2.0
##     }
## 
##     if {$rdclk == ""} {
##         set rdclk_period 2.0
##     }
## 
##     if {($wrclk != $rdclk) && ($wrclk != "" || $rdclk != "")} {
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             $rdclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]] \
##             $rdclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_sync1_reg*]] \
##             $rdclk_period
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             $wrclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]] \
##             $wrclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_sync1_reg*]] \
##             $wrclk_period
## 
##     } elseif {($wrclk == "" && $rdclk == "")} {
##         common::send_msg_id "XILINX_DCFIFO: TCL-1" "CRITICAL WARNING" "The source and destination clocks could not be retrieved.\n Instance: [current_instance .]."
##     } else {
##         common::send_msg_id "XILINX_DCFIFO: TCL-2" "CRITICAL WARNING" "The source and destination clocks are the same.\n Instance: [current_instance .]\n This will add unnecessary latency to the design."
##     }
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]]
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]]
## 
##     if {([llength [get_cells -quiet -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}]] > 0)} {
##         set_false_path -quiet -from [filter [all_fanout -from [get_ports wrclk] -flat -endpoints_only] {IS_LEAF}] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter {DIRECTION==OUT}]
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_tcp_ull"
## set component_name "reset_sync"
## set constraints {
##     set async_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_async_in.g_reset_async_out.r3_sync_reset*]]
##     set sync_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_async_out.r_reset_in*]]
##     set sync_in_sync_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_sync_out.r_reset_in_stretch*]]
## 
##     # Async In to Async Out reset sync constraint
##     if {[llength $async_in_async_out]} {
##         set_false_path -from $async_in_async_out
##     }
## 
##     # Async In to Sync Out reset sync constraint
## 
##     # Sync In to Async Out reset sync constraint
##     if {[llength $sync_in_async_out]} {
##         set_false_path -from $sync_in_async_out
##         set_false_path -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells g_reset_sync_in.g_reset_async_out.r3_sync_reset*]]
##     }
## 
##     # Sync In to Sync Out reset sync constraint
##     if {[llength $sync_in_sync_out]} {
##         set_false_path -from $sync_in_sync_out
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reset_sync_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reset_sync_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
# source /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxudp/nxudp_ip_10g_ull/src/nxudp_ip_10g_ull.tcl
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_udp_ull"
## set component_name "reg_data_async"
## set constraints {
##     set out_data [get_cells -quiet b_reg_data_async.reg_count_non_null.out_data_int_reg[0]*]
## 
##     if {[llength $out_data]} {
##         set_false_path -to $out_data
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_reg_data_async_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_reg_data_async_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reg_data_async}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set_msg_config -new_severity {INFO} -id {Synth 8-5550} -string {{CRITICAL WARNING: [Synth 8-5550] found explicit dontcare in slice;  simulation mismatch may occur} {avl_mm_std_slave}}
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-5550}  -string {{CRITICAL WARNING: [Synth 8-5550] found explicit dontcare in slice;  simulation mismatch may occur} {avl_mm_std_slave}}  -new_severity {INFO} '. The existing rule will be replaced.
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_udp_ull"
## set component_name "xilinx_dcfifo"
## set constraints {
##     set wrclk [get_clocks -quiet -of [get_ports wrclk]]
##     set rdclk [get_clocks -quiet -of [get_ports rdclk]]
## 
##     set wrclk_period [get_property -quiet -min PERIOD $wrclk]
##     set rdclk_period [get_property -quiet -min PERIOD $rdclk]
## 
##     #set the default clock period to 2.0
##     if {$wrclk == ""} {
##         set wrclk_period 2.0
##     }
## 
##     if {$rdclk == ""} {
##         set rdclk_period 2.0
##     }
## 
##     if {($wrclk != $rdclk) && ($wrclk != "" || $rdclk != "")} {
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             $rdclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]] \
##             $rdclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_sync1_reg*]] \
##             $rdclk_period
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             $wrclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]] \
##             $wrclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_sync1_reg*]] \
##             $wrclk_period
## 
##     } elseif {($wrclk == "" && $rdclk == "")} {
##         common::send_msg_id "XILINX_DCFIFO: TCL-1" "CRITICAL WARNING" "The source and destination clocks could not be retrieved.\n Instance: [current_instance .]."
##     } else {
##         common::send_msg_id "XILINX_DCFIFO: TCL-2" "CRITICAL WARNING" "The source and destination clocks are the same.\n Instance: [current_instance .]\n This will add unnecessary latency to the design."
##     }
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]]
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]]
## 
##     if {([llength [get_cells -quiet -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}]] > 0)} {
##         set_false_path -quiet -from [filter [all_fanout -from [get_ports wrclk] -flat -endpoints_only] {IS_LEAF}] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter {DIRECTION==OUT}]
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_xilinx_dcfifo_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_xilinx_dcfifo_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{xilinx_dcfifo}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_udp_ull"
## set component_name "reset_sync"
## set constraints {
##     set async_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_async_in.g_reset_async_out.r3_sync_reset*]]
##     set sync_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_async_out.r_reset_in*]]
##     set sync_in_sync_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_sync_out.r_reset_in_stretch*]]
## 
##     # Async In to Async Out reset sync constraint
##     if {[llength $async_in_async_out]} {
##         set_false_path -from $async_in_async_out
##     }
## 
##     # Async In to Sync Out reset sync constraint
## 
##     # Sync In to Async Out reset sync constraint
##     if {[llength $sync_in_async_out]} {
##         set_false_path -from $sync_in_async_out
##         set_false_path -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells g_reset_sync_in.g_reset_async_out.r3_sync_reset*]]
##     }
## 
##     # Sync In to Sync Out reset sync constraint
##     if {[llength $sync_in_sync_out]} {
##         set_false_path -from $sync_in_sync_out
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_reset_sync_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_reset_sync_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reset_sync}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
# source /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxtcp/nxtcp_ip_std/src/nxtcp_ip_std.tcl
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_tcp_std"
## set component_name "reg_data_async"
## set constraints {
##     set out_data [get_cells -quiet b_reg_data_async.reg_count_non_null.out_data_int_reg[0]*]
## 
##     if {[llength $out_data]} {
##         set_false_path -to $out_data
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_reg_data_async_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_reg_data_async_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reg_data_async}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set_msg_config -new_severity {INFO} -id {Synth 8-5550} -string {{CRITICAL WARNING: [Synth 8-5550] found explicit dontcare in slice;  simulation mismatch may occur} {avl_mm_std_slave}}
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-5550}  -string {{CRITICAL WARNING: [Synth 8-5550] found explicit dontcare in slice;  simulation mismatch may occur} {avl_mm_std_slave}}  -new_severity {INFO} '. The existing rule will be replaced.
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_tcp_std"
## set component_name "xilinx_dcfifo"
## set constraints {
##     set wrclk [get_clocks -quiet -of [get_ports wrclk]]
##     set rdclk [get_clocks -quiet -of [get_ports rdclk]]
## 
##     set wrclk_period [get_property -quiet -min PERIOD $wrclk]
##     set rdclk_period [get_property -quiet -min PERIOD $rdclk]
## 
##     #set the default clock period to 2.0
##     if {$wrclk == ""} {
##         set wrclk_period 2.0
##     }
## 
##     if {$rdclk == ""} {
##         set rdclk_period 2.0
##     }
## 
##     if {($wrclk != $rdclk) && ($wrclk != "" || $rdclk != "")} {
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             $rdclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]] \
##             $rdclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_sync1_reg*]] \
##             $rdclk_period
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             $wrclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]] \
##             $wrclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_sync1_reg*]] \
##             $wrclk_period
## 
##     } elseif {($wrclk == "" && $rdclk == "")} {
##         common::send_msg_id "XILINX_DCFIFO: TCL-1" "CRITICAL WARNING" "The source and destination clocks could not be retrieved.\n Instance: [current_instance .]."
##     } else {
##         common::send_msg_id "XILINX_DCFIFO: TCL-2" "CRITICAL WARNING" "The source and destination clocks are the same.\n Instance: [current_instance .]\n This will add unnecessary latency to the design."
##     }
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]]
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]]
## 
##     if {([llength [get_cells -quiet -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}]] > 0)} {
##         set_false_path -quiet -from [filter [all_fanout -from [get_ports wrclk] -flat -endpoints_only] {IS_LEAF}] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter {DIRECTION==OUT}]
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_xilinx_dcfifo_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_xilinx_dcfifo_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{xilinx_dcfifo}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_tcp_std"
## set component_name "reset_sync"
## set constraints {
##     set async_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_async_in.g_reset_async_out.r3_sync_reset*]]
##     set sync_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_async_out.r_reset_in*]]
##     set sync_in_sync_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_sync_out.r_reset_in_stretch*]]
## 
##     # Async In to Async Out reset sync constraint
##     if {[llength $async_in_async_out]} {
##         set_false_path -from $async_in_async_out
##     }
## 
##     # Async In to Sync Out reset sync constraint
## 
##     # Sync In to Async Out reset sync constraint
##     if {[llength $sync_in_async_out]} {
##         set_false_path -from $sync_in_async_out
##         set_false_path -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells g_reset_sync_in.g_reset_async_out.r3_sync_reset*]]
##     }
## 
##     # Sync In to Sync Out reset sync constraint
##     if {[llength $sync_in_sync_out]} {
##         set_false_path -from $sync_in_sync_out
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_reset_sync_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_reset_sync_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reset_sync}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
# source /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxudp/nxudp_ip_std/src/nxudp_ip_std.tcl
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_udp_std"
## set component_name "xilinx_dcfifo"
## set constraints {
##     set wrclk [get_clocks -quiet -of [get_ports wrclk]]
##     set rdclk [get_clocks -quiet -of [get_ports rdclk]]
## 
##     set wrclk_period [get_property -quiet -min PERIOD $wrclk]
##     set rdclk_period [get_property -quiet -min PERIOD $rdclk]
## 
##     #set the default clock period to 2.0
##     if {$wrclk == ""} {
##         set wrclk_period 2.0
##     }
## 
##     if {$rdclk == ""} {
##         set rdclk_period 2.0
##     }
## 
##     if {($wrclk != $rdclk) && ($wrclk != "" || $rdclk != "")} {
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             $rdclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]] \
##             $rdclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_sync1_reg*]] \
##             $rdclk_period
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             $wrclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]] \
##             $wrclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_sync1_reg*]] \
##             $wrclk_period
## 
##     } elseif {($wrclk == "" && $rdclk == "")} {
##         common::send_msg_id "XILINX_DCFIFO: TCL-1" "CRITICAL WARNING" "The source and destination clocks could not be retrieved.\n Instance: [current_instance .]."
##     } else {
##         common::send_msg_id "XILINX_DCFIFO: TCL-2" "CRITICAL WARNING" "The source and destination clocks are the same.\n Instance: [current_instance .]\n This will add unnecessary latency to the design."
##     }
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]]
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]]
## 
##     if {([llength [get_cells -quiet -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}]] > 0)} {
##         set_false_path -quiet -from [filter [all_fanout -from [get_ports wrclk] -flat -endpoints_only] {IS_LEAF}] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter {DIRECTION==OUT}]
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_xilinx_dcfifo_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_xilinx_dcfifo_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{xilinx_dcfifo}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_udp_std"
## set component_name "reset_sync"
## set constraints {
##     set async_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_async_in.g_reset_async_out.r3_sync_reset*]]
##     set sync_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_async_out.r_reset_in*]]
##     set sync_in_sync_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_sync_out.r_reset_in_stretch*]]
## 
##     # Async In to Async Out reset sync constraint
##     if {[llength $async_in_async_out]} {
##         set_false_path -from $async_in_async_out
##     }
## 
##     # Async In to Sync Out reset sync constraint
## 
##     # Sync In to Async Out reset sync constraint
##     if {[llength $sync_in_async_out]} {
##         set_false_path -from $sync_in_async_out
##         set_false_path -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells g_reset_sync_in.g_reset_async_out.r3_sync_reset*]]
##     }
## 
##     # Sync In to Sync Out reset sync constraint
##     if {[llength $sync_in_sync_out]} {
##         set_false_path -from $sync_in_sync_out
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_reset_sync_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_reset_sync_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reset_sync}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_udp_std"
## set component_name "reg_data_async"
## set constraints {
##     set out_data [get_cells -quiet b_reg_data_async.reg_count_non_null.out_data_int_reg[0]*]
## 
##     if {[llength $out_data]} {
##         set_false_path -to $out_data
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_reg_data_async_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_reg_data_async_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reg_data_async}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set_msg_config -new_severity {INFO} -id {Synth 8-5550} -string {{CRITICAL WARNING: [Synth 8-5550] found explicit dontcare in slice;  simulation mismatch may occur} {avl_mm_std_slave}}
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-5550}  -string {{CRITICAL WARNING: [Synth 8-5550] found explicit dontcare in slice;  simulation mismatch may occur} {avl_mm_std_slave}}  -new_severity {INFO} '. The existing rule will be replaced.
# source /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/xilinx_dcfifo/src/xilinx_dcfifo.tcl
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx"
## set component_name "xilinx_dcfifo"
## set constraints {
##     set wrclk [get_clocks -quiet -of [get_ports wrclk]]
##     set rdclk [get_clocks -quiet -of [get_ports rdclk]]
## 
##     set wrclk_period [get_property -quiet -min PERIOD $wrclk]
##     set rdclk_period [get_property -quiet -min PERIOD $rdclk]
## 
##     #set the default clock period to 2.0
##     if {$wrclk == ""} {
##         set wrclk_period 2.0
##     }
## 
##     if {$rdclk == ""} {
##         set rdclk_period 2.0
##     }
## 
##     if {($wrclk != $rdclk) && ($wrclk != "" || $rdclk != "")} {
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             $rdclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]] \
##             $rdclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_sync1_reg*]] \
##             $rdclk_period
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             $wrclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]] \
##             $wrclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_sync1_reg*]] \
##             $wrclk_period
## 
##     } elseif {($wrclk == "" && $rdclk == "")} {
##         common::send_msg_id "XILINX_DCFIFO: TCL-1" "CRITICAL WARNING" "The source and destination clocks could not be retrieved.\n Instance: [current_instance .]."
##     } else {
##         common::send_msg_id "XILINX_DCFIFO: TCL-2" "CRITICAL WARNING" "The source and destination clocks are the same.\n Instance: [current_instance .]\n This will add unnecessary latency to the design."
##     }
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]]
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]]
## 
##     if {([llength [get_cells -quiet -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}]] > 0)} {
##         set_false_path -quiet -from [filter [all_fanout -from [get_ports wrclk] -flat -endpoints_only] {IS_LEAF}] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter {DIRECTION==OUT}]
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{xilinx_dcfifo}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
# source /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/reset_sync/src/reset_sync.tcl
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx"
## set component_name "reset_sync"
## set constraints {
##     set async_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_async_in.g_reset_async_out.r3_sync_reset*]]
##     set sync_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_async_out.r_reset_in*]]
##     set sync_in_sync_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_sync_out.r_reset_in_stretch*]]
## 
##     # Async In to Async Out reset sync constraint
##     if {[llength $async_in_async_out]} {
##         set_false_path -from $async_in_async_out
##     }
## 
##     # Async In to Sync Out reset sync constraint
## 
##     # Sync In to Async Out reset sync constraint
##     if {[llength $sync_in_async_out]} {
##         set_false_path -from $sync_in_async_out
##         set_false_path -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells g_reset_sync_in.g_reset_async_out.r3_sync_reset*]]
##     }
## 
##     # Sync In to Sync Out reset sync constraint
##     if {[llength $sync_in_sync_out]} {
##         set_false_path -from $sync_in_sync_out
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reset_sync}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
# source /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/reg_data_async/src/reg_data_async.tcl
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx"
## set component_name "reg_data_async"
## set constraints {
##     set out_data [get_cells -quiet b_reg_data_async.reg_count_non_null.out_data_int_reg[0]*]
## 
##     if {[llength $out_data]} {
##         set_false_path -to $out_data
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reg_data_async}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
# source /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/internal_deps/avl_mm_std_slave/src/avl_mm_std_slave.tcl
## set_msg_config -new_severity {INFO} -id {Synth 8-5550} -string {{CRITICAL WARNING: [Synth 8-5550] found explicit dontcare in slice;  simulation mismatch may occur} {avl_mm_std_slave}}
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-5550}  -string {{CRITICAL WARNING: [Synth 8-5550] found explicit dontcare in slice;  simulation mismatch may occur} {avl_mm_std_slave}}  -new_severity {INFO} '. The existing rule will be replaced.
# source /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/utility_cores/common/pulse_resync/src/pulse_resync.tcl
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx"
## set component_name "pulse_resync"
## set constraints {
##     set r_toggle_i [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_pulse_resync.r_toggle_i*]]
##     set r_toggle_o [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_pulse_resync.r_toggle_o*[0]*]]
##     set r_back_toggle_o [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_pulse_resync.r_back_toggle_o*[1]*]]
##     set r_back_toggle_i [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_pulse_resync.r_back_toggle_i*[0]*]]
## 
##     if {[llength $r_toggle_i] && [llength $r_toggle_o]} {
##         set_false_path -from $r_toggle_i -to $r_toggle_o
##     }
## 
##     if {[llength $r_back_toggle_o] && [llength $r_back_toggle_i]} {
##         set_false_path -from $r_back_toggle_o -to $r_back_toggle_i
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_pulse_resync_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_pulse_resync_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
# source /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_64b66b/src/mac_pcs_64b66b.tcl
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_macpcs_64b66b"
## set component_name "reg_data_async"
## set constraints {
##     set out_data [get_cells -quiet b_reg_data_async.reg_count_non_null.out_data_int_reg[0]*]
## 
##     if {[llength $out_data]} {
##         set_false_path -to $out_data
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reg_data_async}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_macpcs_64b66b"
## set component_name "xilinx_dcfifo"
## set constraints {
##     set wrclk [get_clocks -quiet -of [get_ports wrclk]]
##     set rdclk [get_clocks -quiet -of [get_ports rdclk]]
## 
##     set wrclk_period [get_property -quiet -min PERIOD $wrclk]
##     set rdclk_period [get_property -quiet -min PERIOD $rdclk]
## 
##     #set the default clock period to 2.0
##     if {$wrclk == ""} {
##         set wrclk_period 2.0
##     }
## 
##     if {$rdclk == ""} {
##         set rdclk_period 2.0
##     }
## 
##     if {($wrclk != $rdclk) && ($wrclk != "" || $rdclk != "")} {
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             $rdclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]] \
##             $rdclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_sync1_reg*]] \
##             $rdclk_period
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             $wrclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]] \
##             $wrclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_sync1_reg*]] \
##             $wrclk_period
## 
##     } elseif {($wrclk == "" && $rdclk == "")} {
##         common::send_msg_id "XILINX_DCFIFO: TCL-1" "CRITICAL WARNING" "The source and destination clocks could not be retrieved.\n Instance: [current_instance .]."
##     } else {
##         common::send_msg_id "XILINX_DCFIFO: TCL-2" "CRITICAL WARNING" "The source and destination clocks are the same.\n Instance: [current_instance .]\n This will add unnecessary latency to the design."
##     }
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]]
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]]
## 
##     if {([llength [get_cells -quiet -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}]] > 0)} {
##         set_false_path -quiet -from [filter [all_fanout -from [get_ports wrclk] -flat -endpoints_only] {IS_LEAF}] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter {DIRECTION==OUT}]
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{xilinx_dcfifo}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_macpcs_64b66b"
## set component_name "reset_sync"
## set constraints {
##     set async_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_async_in.g_reset_async_out.r3_sync_reset*]]
##     set sync_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_async_out.r_reset_in*]]
##     set sync_in_sync_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_sync_out.r_reset_in_stretch*]]
## 
##     # Async In to Async Out reset sync constraint
##     if {[llength $async_in_async_out]} {
##         set_false_path -from $async_in_async_out
##     }
## 
##     # Async In to Sync Out reset sync constraint
## 
##     # Sync In to Async Out reset sync constraint
##     if {[llength $sync_in_async_out]} {
##         set_false_path -from $sync_in_async_out
##         set_false_path -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells g_reset_sync_in.g_reset_async_out.r3_sync_reset*]]
##     }
## 
##     # Sync In to Sync Out reset sync constraint
##     if {[llength $sync_in_sync_out]} {
##         set_false_path -from $sync_in_sync_out
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reset_sync}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_macpcs_64b66b"
## set component_name "pulse_resync"
## set constraints {
##     set r_toggle_i [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_pulse_resync.r_toggle_i*]]
##     set r_toggle_o [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_pulse_resync.r_toggle_o*[0]*]]
##     set r_back_toggle_o [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_pulse_resync.r_back_toggle_o*[1]*]]
##     set r_back_toggle_i [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_pulse_resync.r_back_toggle_i*[0]*]]
## 
##     if {[llength $r_toggle_i] && [llength $r_toggle_o]} {
##         set_false_path -from $r_toggle_i -to $r_toggle_o
##     }
## 
##     if {[llength $r_back_toggle_o] && [llength $r_back_toggle_i]} {
##         set_false_path -from $r_back_toggle_o -to $r_back_toggle_i
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{pulse_resync}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
# source /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_1g/src/mac_pcs_1g.tcl
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_macpcs_1g"
## set component_name "reg_data_async"
## set constraints {
##     set out_data [get_cells -quiet b_reg_data_async.reg_count_non_null.out_data_int_reg[0]*]
## 
##     if {[llength $out_data]} {
##         set_false_path -to $out_data
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_reg_data_async_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_reg_data_async_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reg_data_async}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set_msg_config -new_severity {INFO} -id {Synth 8-5550} -string {{CRITICAL WARNING: [Synth 8-5550] found explicit dontcare in slice;  simulation mismatch may occur} {avl_mm_std_slave}}
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-5550}  -string {{CRITICAL WARNING: [Synth 8-5550] found explicit dontcare in slice;  simulation mismatch may occur} {avl_mm_std_slave}}  -new_severity {INFO} '. The existing rule will be replaced.
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_macpcs_1g"
## set component_name "xilinx_dcfifo"
## set constraints {
##     set wrclk [get_clocks -quiet -of [get_ports wrclk]]
##     set rdclk [get_clocks -quiet -of [get_ports rdclk]]
## 
##     set wrclk_period [get_property -quiet -min PERIOD $wrclk]
##     set rdclk_period [get_property -quiet -min PERIOD $rdclk]
## 
##     #set the default clock period to 2.0
##     if {$wrclk == ""} {
##         set wrclk_period 2.0
##     }
## 
##     if {$rdclk == ""} {
##         set rdclk_period 2.0
##     }
## 
##     if {($wrclk != $rdclk) && ($wrclk != "" || $rdclk != "")} {
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             $rdclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]] \
##             $rdclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_sync1_reg*]] \
##             $rdclk_period
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             $wrclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]] \
##             $wrclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_sync1_reg*]] \
##             $wrclk_period
## 
##     } elseif {($wrclk == "" && $rdclk == "")} {
##         common::send_msg_id "XILINX_DCFIFO: TCL-1" "CRITICAL WARNING" "The source and destination clocks could not be retrieved.\n Instance: [current_instance .]."
##     } else {
##         common::send_msg_id "XILINX_DCFIFO: TCL-2" "CRITICAL WARNING" "The source and destination clocks are the same.\n Instance: [current_instance .]\n This will add unnecessary latency to the design."
##     }
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]]
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]]
## 
##     if {([llength [get_cells -quiet -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}]] > 0)} {
##         set_false_path -quiet -from [filter [all_fanout -from [get_ports wrclk] -flat -endpoints_only] {IS_LEAF}] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter {DIRECTION==OUT}]
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_xilinx_dcfifo_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_xilinx_dcfifo_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{xilinx_dcfifo}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_macpcs_1g"
## set component_name "reset_sync"
## set constraints {
##     set async_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_async_in.g_reset_async_out.r3_sync_reset*]]
##     set sync_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_async_out.r_reset_in*]]
##     set sync_in_sync_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_sync_out.r_reset_in_stretch*]]
## 
##     # Async In to Async Out reset sync constraint
##     if {[llength $async_in_async_out]} {
##         set_false_path -from $async_in_async_out
##     }
## 
##     # Async In to Sync Out reset sync constraint
## 
##     # Sync In to Async Out reset sync constraint
##     if {[llength $sync_in_async_out]} {
##         set_false_path -from $sync_in_async_out
##         set_false_path -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells g_reset_sync_in.g_reset_async_out.r3_sync_reset*]]
##     }
## 
##     # Sync In to Sync Out reset sync constraint
##     if {[llength $sync_in_sync_out]} {
##         set_false_path -from $sync_in_sync_out
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_reset_sync_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_reset_sync_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reset_sync}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
# source /home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/ip_cores/nxmacpcs/mac_pcs_40g/src/mac_pcs_40g.tcl
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_macpcs_40g"
## set component_name "xilinx_dcfifo"
## set constraints {
##     set wrclk [get_clocks -quiet -of [get_ports wrclk]]
##     set rdclk [get_clocks -quiet -of [get_ports rdclk]]
## 
##     set wrclk_period [get_property -quiet -min PERIOD $wrclk]
##     set rdclk_period [get_property -quiet -min PERIOD $rdclk]
## 
##     #set the default clock period to 2.0
##     if {$wrclk == ""} {
##         set wrclk_period 2.0
##     }
## 
##     if {$rdclk == ""} {
##         set rdclk_period 2.0
##     }
## 
##     if {($wrclk != $rdclk) && ($wrclk != "" || $rdclk != "")} {
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             $rdclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_rd/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdaddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]] \
##             $rdclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_ack_sync1_reg*]] \
##             $rdclk_period
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             $wrclk_period
##         set_bus_skew -quiet \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.gray_counter_wr/q_reg[*]*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wraddr_sync1_reg[*]*]] \
##             [expr min ($wrclk_period, $rdclk_period)]
## 
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]] \
##             $wrclk_period
##         set_max_delay -quiet -datapath_only \
##             -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_reg*]] \
##             -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_ack_sync1_reg*]] \
##             $wrclk_period
## 
##     } elseif {($wrclk == "" && $rdclk == "")} {
##         common::send_msg_id "XILINX_DCFIFO: TCL-1" "CRITICAL WARNING" "The source and destination clocks could not be retrieved.\n Instance: [current_instance .]."
##     } else {
##         common::send_msg_id "XILINX_DCFIFO: TCL-2" "CRITICAL WARNING" "The source and destination clocks are the same.\n Instance: [current_instance .]\n This will add unnecessary latency to the design."
##     }
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_rdrst_sync1_reg*]]
## 
##     create_waiver -internal -scoped -type CDC -id {CDC-1} -user "xilinx_dcfifo" \
##     -desc "The CDC-1 warning is waived as it is safe in the context of XILINX_DCFIFO." \
##     -from [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_reg*]] \
##     -to [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_xilinx_dcfifo.r_wrrst_sync1_reg*]]
## 
##     if {([llength [get_cells -quiet -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}]] > 0)} {
##         set_false_path -quiet -from [filter [all_fanout -from [get_ports wrclk] -flat -endpoints_only] {IS_LEAF}] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter {DIRECTION==OUT}]
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_xilinx_dcfifo_gen1.tcl
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_xilinx_dcfifo_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{xilinx_dcfifo}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_macpcs_40g"
## set component_name "reset_sync"
## set constraints {
##     set async_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_async_in.g_reset_async_out.r3_sync_reset*]]
##     set sync_in_async_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_async_out.r_reset_in*]]
##     set sync_in_sync_out [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet g_reset_sync_in.g_reset_sync_out.r_reset_in_stretch*]]
## 
##     # Async In to Async Out reset sync constraint
##     if {[llength $async_in_async_out]} {
##         set_false_path -from $async_in_async_out
##     }
## 
##     # Async In to Sync Out reset sync constraint
## 
##     # Sync In to Async Out reset sync constraint
##     if {[llength $sync_in_async_out]} {
##         set_false_path -from $sync_in_async_out
##         set_false_path -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells g_reset_sync_in.g_reset_async_out.r3_sync_reset*]]
##     }
## 
##     # Sync In to Sync Out reset sync constraint
##     if {[llength $sync_in_sync_out]} {
##         set_false_path -from $sync_in_sync_out
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_reset_sync_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_reset_sync_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reset_sync}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_macpcs_40g"
## set component_name "reg_data_async"
## set constraints {
##     set out_data [get_cells -quiet b_reg_data_async.reg_count_non_null.out_data_int_reg[0]*]
## 
##     if {[llength $out_data]} {
##         set_false_path -to $out_data
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_reg_data_async_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_reg_data_async_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{reg_data_async}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
## set project_path [get_property DIRECTORY [current_project]]
## set library_name "lib_enyx_macpcs_40g"
## set component_name "pulse_resync"
## set constraints {
##     set r_toggle_i [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_pulse_resync.r_toggle_i*]]
##     set r_toggle_o [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_pulse_resync.r_toggle_o*[0]*]]
##     set r_back_toggle_o [get_pins -quiet -filter {REF_PIN_NAME=~C} -of_objects [get_cells -quiet b_pulse_resync.r_back_toggle_o*[1]*]]
##     set r_back_toggle_i [get_pins -quiet -filter {REF_PIN_NAME=~D} -of_objects [get_cells -quiet b_pulse_resync.r_back_toggle_i*[0]*]]
## 
##     if {[llength $r_toggle_i] && [llength $r_toggle_o]} {
##         set_false_path -from $r_toggle_i -to $r_toggle_o
##     }
## 
##     if {[llength $r_back_toggle_o] && [llength $r_back_toggle_i]} {
##         set_false_path -from $r_back_toggle_o -to $r_back_toggle_i
##     }
## }
## set filename1 "$project_path/${library_name}_${component_name}_gen1.tcl"
## set filename2 "$project_path/${library_name}_${component_name}_gen2.tcl"
## foreach filename [list $filename1 $filename2] {
##     puts "Creating $filename"
##     set script [open $filename w]
##     puts $script $constraints
##     close $script
##     add_file -fileset constrs_1 -norecurse $filename
##     set_property PROCESSING_ORDER LATE [get_files $filename]
##     set_property USED_IN_SYNTHESIS 0 [get_files $filename]
##     set_property USED_IN_SIMULATION 0 [get_files $filename]
## }
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_pulse_resync_gen1.tcl
Creating /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_pulse_resync_gen2.tcl
## set_property SCOPED_TO_REF ${component_name} [get_files $filename1]
## set_property SCOPED_TO_REF ${library_name}_${component_name} [get_files $filename2]
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${component_name}"
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -string {{pulse_resync}}  -new_severity {INFO} '. The existing rule will be replaced.
## set_msg_config -new_severity {INFO} -id {Designutils 20-1281} -string "${library_name}_${component_name}"
# set part [get_property PART [current_project]]
# set device_family [get_property -quiet ARCHITECTURE_FULL_NAME $part]
# puts "IMPORTANT INFO: Device family is: $device_family"
IMPORTANT INFO: Device family is: Virtex UltraScale+
# set seed 1157829274
# set src_path "/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/work/u250-smartnic/src"
# set new_generic "{SEED=$seed} {SRC_PATH=$src_path}"
# set current_generic [get_property generic [current_fileset]]
# set_property generic [concat $current_generic $new_generic] [current_fileset]
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May  4 00:53:40 2023...
