|GateDemo
SW[0] => and2gate:System_core.inPort0
SW[1] => and2gate:System_core.inPort1
LEDG[0] <= and2gate:System_core.outPort


|GateDemo|AND2Gate:System_core
inPort0 => outPort.IN0
inPort1 => outPort.IN1
outPort <= outPort.DB_MAX_OUTPUT_PORT_TYPE


