<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>logic arrays | UofT Actuarial Research Group</title><link>https://uoftactuarial.github.io/tag/logic-arrays/</link><atom:link href="https://uoftactuarial.github.io/tag/logic-arrays/index.xml" rel="self" type="application/rss+xml"/><description>logic arrays</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Wed, 01 Mar 1995 00:00:00 +0000</lastBuildDate><image><url>https://uoftactuarial.github.io/images/icon_hu0b7a4cb9992c9ac0e91bd28ffd38dd00_9727_512x512_fill_lanczos_center_2.png</url><title>logic arrays</title><link>https://uoftactuarial.github.io/tag/logic-arrays/</link></image><item><title>Automatic synthesis of gate-level timed circuits with choice</title><link>https://uoftactuarial.github.io/publication/myers-automatic-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-automatic-1995/</guid><description/></item></channel></rss>