// Seed: 194202146
module module_0 (
    id_1
);
  output wire id_1;
  reg id_2 = 1'b0;
  initial
    if (-1) id_1 = 1 & id_2;
    else force id_1 = id_2;
  wand id_3 = id_2 ==? 1;
  wire id_4;
  assign id_1 = id_3;
  supply1 id_5 = id_3;
endmodule
module module_1 (
    output tri   id_0,
    input  wor   id_1,
    output tri0  id_2,
    output uwire id_3,
    output wor   id_4
);
  parameter id_6 = 1;
  supply1 id_7;
  assign id_2 = id_7;
  module_0 modCall_1 (id_6);
  assign modCall_1.type_7 = 0;
  uwire id_8;
  assign id_7 = id_8;
endmodule
