<dec f='llvm/llvm/include/llvm/Support/MachineValueType.h' l='241' type='253'/>
<use f='llvm/llvm/include/llvm/Support/MachineValueType.h' l='409' u='r' c='_ZNK4llvm3MVT12isOverloadedEv'/>
<use f='llvm/llvm/include/llvm/Support/MachineValueType.h' l='666' c='_ZNK4llvm3MVT13getSizeInBitsEv'/>
<doc f='llvm/llvm/include/llvm/Support/MachineValueType.h' l='238'>// An integer or vector integer value of any bit width. This is
      // used for intrinsics that have overloadings based on integer bit widths.
      // This is only for tblgen&apos;s consumption!</doc>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='211' u='r' c='_ZNK4llvm3EVT12isOverloadedEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='774' c='_ZN4llvm9TypeInfer15expandOverloadsERNS_19MachineValueTypeSetERKS1_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenTarget.cpp' l='68' c='_ZN4llvm11getEnumNameENS_3MVT15SimpleValueTypeE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenTarget.cpp' l='642' u='r' c='_ZN4llvm16CodeGenIntrinsicC1EPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenTarget.cpp' l='679' u='r' c='_ZN4llvm16CodeGenIntrinsicC1EPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/IntrinsicEmitter.cpp' l='318' c='_ZL15EncodeFixedTypePN4llvm6RecordERSt6vectorIhSaIhEERjS5_NS_8ArrayRefIhEE'/>
<use f='llvm/llvm/utils/TableGen/IntrinsicEmitter.cpp' l='411' c='_ZL14UpdateArgCodesPN4llvm6RecordERSt6vectorIhSaIhEERjRNS_15SmallVectorImplIhEE'/>
