Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dut_top glbl -Oenable_linking_all_libraries -prj dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s dut 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/AESL_axi_s_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_0_RAM_1P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_bram1_0_RAM_1P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_1_RAM_1P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_bram1_1_RAM_1P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_2_RAM_1P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_bram1_2_RAM_1P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_3_RAM_1P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_bram1_3_RAM_1P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_4_RAM_1P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_bram1_4_RAM_1P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_5_RAM_1P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_bram1_5_RAM_1P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_6_RAM_1P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_bram1_6_RAM_1P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_7_RAM_1P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_bram1_7_RAM_1P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_mux_83_6_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mux_83_6_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_regslice_both
INFO: [VRFC 10-311] analyzing module dut_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/AESL_deadlock_kernel_monitor_top.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dut_bram1_0_RAM_1P_BRAM_1R1W
Compiling module xil_defaultlib.dut_bram1_1_RAM_1P_BRAM_1R1W
Compiling module xil_defaultlib.dut_bram1_2_RAM_1P_BRAM_1R1W
Compiling module xil_defaultlib.dut_bram1_3_RAM_1P_BRAM_1R1W
Compiling module xil_defaultlib.dut_bram1_4_RAM_1P_BRAM_1R1W
Compiling module xil_defaultlib.dut_bram1_5_RAM_1P_BRAM_1R1W
Compiling module xil_defaultlib.dut_bram1_6_RAM_1P_BRAM_1R1W
Compiling module xil_defaultlib.dut_bram1_7_RAM_1P_BRAM_1R1W
Compiling module xil_defaultlib.dut_mux_83_6_1_1(ID=1,din0_WIDTH...
Compiling module xil_defaultlib.dut_flow_control_loop_pipe
Compiling module xil_defaultlib.dut_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.dut
Compiling module xil_defaultlib.fifo(DEPTH=8)
Compiling module xil_defaultlib.AESL_axi_s_output_r
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dut_top
Compiling module work.glbl
Built simulation snapshot dut
