(S (NP (NP (NNP Control) (NNP Loop) (NNP Feedback)) (RRC (NP (NP (NN Mechanism)) (PP (IN for) (NP (JJ Generic) (NML (NN Array) (NN Logic)) (NN Chip)))) (NP (NNP Multiprocessor)))) (VP (VBZ is) (VP (VBN presented))) (. .))
(S (NP (DT The) (NN approach)) (VP (VBZ is) (VP (VBN based) (PP (IN on) (NP (NML (NN control) (HYPH -) (NN loop)) (NN feedback) (NN mechanism))) (S (VP (TO to) (VP (VB maximize) (NP (DT the) (NN efficiency)) (PP (IN on) (S (VP (VBG exploiting) (NP (NP (JJ available) (NNS resources)) (PP (JJ such) (IN as) (NP (NP (NN CPU) (NN time)) (, ,) (NP (NN operating) (NN frequency)) (, ,) (ADVP (FW etc.))))))))))))) (. .))
(S (NP (NP (DT Each) (NNP Processing) (NN Element) (-LRB- -LRB-) (NN PE) (-RRB- -RRB-)) (PP (IN in) (NP (DT the) (NN architecture)))) (VP (VBZ is) (VP (VBN equipped) (PP (IN with) (NP (NP (DT a) (NN frequency) (VBG scaling) (NN module)) (ADJP (JJ responsible) (PP (IN for) (S (VP (VBG tuning) (NP (NP (DT the) (NN frequency)) (PP (IN of) (NP (NNS processors)))) (PP (IN at) (NP (NN run) (HYPH -) (NN time))) (PP (VBG according) (PP (IN to) (NP (DT the) (NN application) (NNS requirements)))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP show) (SBAR (IN that) (S (NP (NML (NML (NML (JJ generic) (NN array)) (RRC (NP (NML (NN logic) (NN Chip)) (NNPS Multiprocessors)) (PP (IN with) (NP (JJ large) (NN inter-processor))) (PP (ADVP (JJ First)) (IN In) (NP (JJ First) (NNS Outputs))))) (-LRB- -LRB-) (RRC (ADVP (JJ First)) (PP (IN In) (NP (JJ First) (NNS Outs)))) (-RRB- -RRB-)) (NNS buffers)) (VP (MD can) (ADVP (RB inherently)) (VP (VB hide) (NP (NP (JJ much)) (PP (IN of) (NP (DT the) (JJ Generic) (NML (NN Array) (NN Logic)) (NN performance) (NN penalty)))) (PP (IN while) (S (VP (VBG executing) (NP (NP (NNS applications)) (SBAR (WHNP (WDT that)) (S (VP (VBP have) (VP (VBN been) (VP (VBN mapped) (PP (IN with) (NP (JJ few) (NN communication) (NNS loops))))))))))))))))) (. .))
(S (PP (IN In) (NP (NN fact))) (, ,) (NP (DT the) (NN penalty)) (VP (MD can) (VP (VB be) (VP (VBN driven) (PP (IN to) (NP (CD zero))) (PP (IN with) (NP (ADJP (RB sufficiently) (JJ large)) (UCP (PP (ADVP (JJ First)) (IN In) (NP (JJ First) (NNS Outs))) (CC and) (NP (NP (DT the) (NN removal)) (PP (IN of) (NP (NML (JJ multiple) (HYPH -) (NN loop)) (NN communication))))) (NNS links)))))) (. .))
(S (NP (PRP We)) (VP (VP (VBP present) (NP (DT an) (NML (ADJP (ADJP (NP (NN example) (NN mesh)) (HYPH -) (VBN connected)) (JJ Generic)) (NN Array)) (NN Logic) (NN chip) (NN multiprocessor))) (CC and) (VP (VB show) (SBAR (S (NP (PRP it)) (VP (VBZ has) (NP (NP (DT a) (NML (QP (JJR less) (IN than) (CD 1)) (NN %)) (NML (NN performance) (-LRB- -LRB-) (NN throughput) (-RRB- -RRB-)) (NN reduction)) (PP (IN on) (NP (NP (JJ average)) (PP (VBN compared) (PP (IN to) (NP (NP (DT the) (VBG corresponding) (JJ synchronous) (NN system)) (PP (IN for) (NP (JJ many) (NNP DSP) (NNS workloads)))))))))))))) (. .))
(S (ADVP (RB Furthermore)) (, ,) (NP (NP (JJ adaptive) (NML (NN clock) (CC and) (NN voltage)) (NN scaling)) (PP (IN for) (NP (DT each) (NN processor)))) (VP (VBZ provides) (NP (DT an) (NML (QP (RB approximately) (CD 40)) (NN %)) (NN power) (NNS savings)) (PP (IN without) (NP (DT any) (NN performance) (NN reduction)))) (. .))
