Warning (10273): Verilog HDL warning at ExtendImmediate.sv(19): extended using "x" or "z" File: C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/decode-stage/ExtendImmediate.sv Line: 19
Warning (10273): Verilog HDL warning at ControlUnit.sv(36): extended using "x" or "z" File: C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/decode-stage/ControlUnit.sv Line: 36
Warning (10273): Verilog HDL warning at ControlUnit.sv(52): extended using "x" or "z" File: C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/decode-stage/ControlUnit.sv Line: 52
Warning (10268): Verilog HDL information at testbench.sv(44): always construct contains both blocking and non-blocking assignments File: C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/testbenches/testbench.sv Line: 44
