

================================================================
== Synthesis Summary Report of 'mmult_accel'
================================================================
+ General Information: 
    * Date:           Mon Feb 24 22:59:46 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        MatMul_SA
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------+------+------+-------------+-----------+-------------+---------+-----------+----------+-----------+-----------+------------+-------------+-----+
    |                        Modules                        | Issue|      |   Latency   |  Latency  |  Iteration  |         |    Trip   |          |           |           |            |             |     |
    |                        & Loops                        | Type | Slack|   (cycles)  |    (ns)   |   Latency   | Interval|   Count   | Pipelined|   BRAM    |    DSP    |     FF     |     LUT     | URAM|
    +-------------------------------------------------------+------+------+-------------+-----------+-------------+---------+-----------+----------+-----------+-----------+------------+-------------+-----+
    |+ mmult_accel                                          |     -|  0.00|            -|          -|            -|        -|          -|        no|  126 (43%)|  272 (21%)|  21127 (9%)|  15786 (13%)|    -|
    | + mmult_accel_Pipeline_copy_A_VITIS_LOOP_58_1         |     -|  0.00|            -|          -|            -|        -|          -|        no|          -|          -|   141 (~0%)|    417 (~0%)|    -|
    |  o copy_A_VITIS_LOOP_58_1                             |     -|  8.00|            -|          -|            3|        1|          -|       yes|          -|          -|           -|            -|    -|
    | o outer_j_block                                       |     -|  8.00|            -|          -|            -|        -|          -|        no|          -|          -|           -|            -|    -|
    |  + mmult_accel_Pipeline_copy_B_block_VITIS_LOOP_80_2  |     -|  0.00|            -|          -|            -|        -|          -|        no|          -|    4 (~0%)|   385 (~0%)|    602 (~0%)|    -|
    |   o copy_B_block_VITIS_LOOP_80_2                      |     -|  8.00|            -|          -|           11|        1|          -|       yes|          -|          -|           -|            -|    -|
    |  o tile_i                                             |     -|  8.00|            -|          -|            -|        -|          -|        no|          -|          -|           -|            -|    -|
    |   o tile_j                                            |     -|  8.00|            -|          -|  76235669771|        -|          -|        no|          -|          -|           -|            -|    -|
    |    + mmult_accel_Pipeline_writeC_VITIS_LOOP_181_8     |     -|  0.00|          264|  2.640e+03|            -|      264|          -|        no|          -|    4 (~0%)|   229 (~0%)|    1705 (1%)|    -|
    |     o writeC_VITIS_LOOP_181_8                         |     -|  8.00|          262|  2.620e+03|            8|        1|        256|       yes|          -|          -|           -|            -|    -|
    |    o k_loop                                           |     -|  8.00|  76235669504|  7.624e+11|          284|        -|  268435456|        no|          -|          -|           -|            -|    -|
    |     + mmult_accel_Pipeline_loadA_VITIS_LOOP_129_4     |     -|  2.26|          258|  2.580e+03|            -|      258|          -|        no|          -|          -|    32 (~0%)|    383 (~0%)|    -|
    |      o loadA_VITIS_LOOP_129_4                         |     -|  8.00|          256|  2.560e+03|            2|        1|        256|       yes|          -|          -|           -|            -|    -|
    |     + mmult_accel_Pipeline_loadB_VITIS_LOOP_144_5     |     -|  3.25|          258|  2.580e+03|            -|      258|          -|        no|          -|          -|    32 (~0%)|    345 (~0%)|    -|
    |      o loadB_VITIS_LOOP_144_5                         |     -|  8.00|          256|  2.560e+03|            2|        1|        256|       yes|          -|          -|           -|            -|    -|
    |     + mmult_accel_Pipeline_compute                    |     -|  6.33|           21|    210.000|            -|       21|          -|        no|          -|  256 (20%)|   8271 (3%)|    4703 (4%)|    -|
    |      o compute                                        |     -|  8.00|           19|    190.000|            5|        1|         16|       yes|          -|          -|           -|            -|    -|
    +-------------------------------------------------------+------+------+-------------+-----------+-------------+---------+-----------+----------+-----------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmemA | READ_ONLY  | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmemB | READ_ONLY  | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmemC | WRITE_ONLY | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | B_1      | 0x1c   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control | B_2      | 0x20   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control | C_1      | 0x28   | 32    | W      | Data signal of C                 |                                                                      |
| s_axi_control | C_2      | 0x2c   | 32    | W      | Data signal of C                 |                                                                      |
| s_axi_control | N        | 0x34   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | K        | 0x3c   | 32    | W      | Data signal of K                 |                                                                      |
| s_axi_control | M        | 0x44   | 32    | W      | Data signal of M                 |                                                                      |
| s_axi_control | update_A | 0x4c   | 32    | W      | Data signal of update_A          |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------+
| Argument | Direction | Datatype            |
+----------+-----------+---------------------+
| A        | in        | signed char const * |
| B        | in        | signed char const * |
| C        | out       | int*                |
| N        | in        | int                 |
| K        | in        | int                 |
| M        | in        | int                 |
| update_A | in        | int                 |
+----------+-----------+---------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                            |
+----------+---------------+-----------+----------+------------------------------------+
| A        | m_axi_gmemA   | interface |          | channel=0                          |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32      |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32      |
| B        | m_axi_gmemB   | interface |          | channel=0                          |
| B        | s_axi_control | register  | offset   | name=B_1 offset=0x1c range=32      |
| B        | s_axi_control | register  | offset   | name=B_2 offset=0x20 range=32      |
| C        | m_axi_gmemC   | interface |          | channel=0                          |
| C        | s_axi_control | register  | offset   | name=C_1 offset=0x28 range=32      |
| C        | s_axi_control | register  | offset   | name=C_2 offset=0x2c range=32      |
| N        | s_axi_control | register  |          | name=N offset=0x34 range=32        |
| K        | s_axi_control | register  |          | name=K offset=0x3c range=32        |
| M        | s_axi_control | register  |          | name=M offset=0x44 range=32        |
| update_A | s_axi_control | register  |          | name=update_A offset=0x4c range=32 |
+----------+---------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+-----------------+--------------------------+
| HW Interface | Direction | Length   | Width | Loop            | Loop Location            |
+--------------+-----------+----------+-------+-----------------+--------------------------+
| m_axi_gmemA  | read      | variable | 8     | copy_A          | ../mmult_accel.cpp:57:13 |
| m_axi_gmemB  | read      | variable | 8     | VITIS_LOOP_80_2 | ../mmult_accel.cpp:80:34 |
+--------------+-----------+----------+-------+-----------------+--------------------------+

* All M_AXI Variable Accesses
+--------------+----------+---------------------------+-----------+--------------+----------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location           | Direction | Burst Status | Length   | Loop             | Loop Location             | Resolution | Problem                                                                                              |
+--------------+----------+---------------------------+-----------+--------------+----------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_gmemA  | A        | ../mmult_accel.cpp:61:17  | read      | Widen Fail   |          | VITIS_LOOP_58_1  | ../mmult_accel.cpp:58:34  | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmemA  | A        | ../mmult_accel.cpp:61:17  | read      | Inferred     | variable | copy_A           | ../mmult_accel.cpp:57:13  |            |                                                                                                      |
| m_axi_gmemB  | B        | ../mmult_accel.cpp:83:18  | read      | Widen Fail   |          | VITIS_LOOP_80_2  | ../mmult_accel.cpp:80:34  | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmemB  | B        | ../mmult_accel.cpp:83:18  | read      | Fail         |          | copy_B_block     | ../mmult_accel.cpp:79:13  | 214-230    | Stride is incompatible                                                                               |
| m_axi_gmemB  | B        | ../mmult_accel.cpp:83:18  | read      | Inferred     | variable | VITIS_LOOP_80_2  | ../mmult_accel.cpp:80:34  |            |                                                                                                      |
| m_axi_gmemC  | C        | ../mmult_accel.cpp:186:72 | write     | Fail         |          | VITIS_LOOP_181_8 | ../mmult_accel.cpp:181:43 | 214-232    | Access store is in the conditional branch                                                            |
+--------------+----------+---------------------------+-----------+--------------+----------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------+-----+--------+-----------------+-----------+--------------------------+---------+
| Name                                                 | DSP | Pragma | Variable        | Op        | Impl                     | Latency |
+------------------------------------------------------+-----+--------+-----------------+-----------+--------------------------+---------+
| + mmult_accel                                        | 272 |        |                 |           |                          |         |
|   icmp_ln54_fu_5876_p2                               |     |        | icmp_ln54       | seteq     | auto                     | 0       |
|   icmp_ln57_fu_5882_p2                               |     |        | icmp_ln57       | setgt     | auto                     | 0       |
|   cmp239_fu_5888_p2                                  |     |        | cmp239          | setgt     | auto                     | 0       |
|   mul_32ns_32ns_63_1_1_U1144                         | 4   |        | mul_ln57        | mul       | auto                     | 0       |
|   select_ln57_fu_5902_p3                             |     |        | select_ln57     | select    | auto_sel                 | 0       |
|   empty_289_fu_5909_p3                               |     |        | empty_289       | select    | auto_sel                 | 0       |
|   smax_fu_5916_p3                                    |     |        | smax            | select    | auto_sel                 | 0       |
|   smax1_fu_5932_p3                                   |     |        | smax1           | select    | auto_sel                 | 0       |
|   mul_31ns_31ns_62_1_1_U1143                         | 4   |        | mul_ln57_1      | mul       | auto                     | 0       |
|   empty_291_fu_5956_p2                               |     |        | empty_291       | setgt     | auto                     | 0       |
|   smax3_fu_5961_p3                                   |     |        | smax3           | select    | auto_sel                 | 0       |
|   icmp_ln70_fu_5984_p2                               |     |        | icmp_ln70       | setlt     | auto                     | 0       |
|   add_ln71_fu_5993_p2                                |     |        | add_ln71        | add       | fabric                   | 0       |
|   icmp_ln71_fu_6003_p2                               |     |        | icmp_ln71       | setlt     | auto                     | 0       |
|   xor_ln71_fu_6008_p2                                |     |        | xor_ln71        | xor       | auto                     | 0       |
|   sub_ln71_fu_6018_p2                                |     |        | sub_ln71        | sub       | fabric                   | 0       |
|   current_block_M_fu_6023_p3                         |     |        | current_block_M | select    | auto_sel                 | 0       |
|   cmp2414_fu_6035_p2                                 |     |        | cmp2414         | setgt     | auto                     | 0       |
|   empty_292_fu_6041_p3                               |     |        | empty_292       | select    | auto_sel                 | 0       |
|   mul_31ns_31ns_62_1_1_U1143                         | 4   |        | mul_ln70        | mul       | auto                     | 0       |
|   icmp_ln92_fu_6061_p2                               |     |        | icmp_ln92       | setlt     | auto                     | 0       |
|   icmp_ln94_fu_6078_p2                               |     |        | icmp_ln94       | setlt     | auto                     | 0       |
|   icmp_ln125_fu_6097_p2                              |     |        | icmp_ln125      | setlt     | auto                     | 0       |
|   add_ln125_fu_6108_p2                               |     |        | add_ln125       | add       | fabric                   | 0       |
|   add_ln94_fu_6114_p2                                |     |        | add_ln94        | add       | fabric                   | 0       |
|   add_ln92_fu_6087_p2                                |     |        | add_ln92        | add       | fabric                   | 0       |
|  + mmult_accel_Pipeline_copy_A_VITIS_LOOP_58_1       | 0   |        |                 |           |                          |         |
|    icmp_ln58_fu_174_p2                               |     |        | icmp_ln58       | setlt     | auto                     | 0       |
|    icmp_ln57_fu_146_p2                               |     |        | icmp_ln57       | seteq     | auto                     | 0       |
|    add_ln57_1_fu_151_p2                              |     |        | add_ln57_1      | add       | fabric                   | 0       |
|    add_ln57_fu_182_p2                                |     |        | add_ln57        | add       | fabric                   | 0       |
|    select_ln57_fu_188_p3                             |     |        | select_ln57     | select    | auto_sel                 | 0       |
|    select_ln57_1_fu_196_p3                           |     |        | select_ln57_1   | select    | auto_sel                 | 0       |
|    sub_ln61_fu_228_p2                                |     |        | sub_ln61        | sub       | fabric                   | 0       |
|    add_ln61_fu_238_p2                                |     |        | add_ln61        | add       | fabric                   | 0       |
|    add_ln58_fu_244_p2                                |     |        | add_ln58        | add       | fabric                   | 0       |
|  + mmult_accel_Pipeline_copy_B_block_VITIS_LOOP_80_2 | 4   |        |                 |           |                          |         |
|    icmp_ln80_fu_199_p2                               |     |        | icmp_ln80       | setlt     | auto                     | 0       |
|    icmp_ln79_fu_204_p2                               |     |        | icmp_ln79       | seteq     | auto                     | 0       |
|    add_ln79_1_fu_209_p2                              |     |        | add_ln79_1      | add       | fabric                   | 0       |
|    add_ln79_fu_218_p2                                |     |        | add_ln79        | add       | fabric                   | 0       |
|    select_ln79_fu_224_p3                             |     |        | select_ln79     | select    | auto_sel                 | 0       |
|    select_ln79_1_fu_232_p3                           |     |        | select_ln79_1   | select    | auto_sel                 | 0       |
|    first_iter_1_fu_244_p2                            |     |        | first_iter_1    | seteq     | auto                     | 0       |
|    mul_31ns_32ns_63_1_1_U6                           | 4   |        | empty_32        | mul       | auto                     | 0       |
|    add_ln83_fu_283_p2                                |     |        | add_ln83        | add       | fabric                   | 0       |
|    add_ln80_fu_289_p2                                |     |        | add_ln80        | add       | fabric                   | 0       |
|  + mmult_accel_Pipeline_loadA_VITIS_LOOP_129_4       | 0   |        |                 |           |                          |         |
|    icmp_ln128_fu_405_p2                              |     |        | icmp_ln128      | seteq     | auto                     | 0       |
|    add_ln128_1_fu_411_p2                             |     |        | add_ln128_1     | add       | fabric                   | 0       |
|    add_ln128_fu_423_p2                               |     |        | add_ln128       | add       | fabric                   | 0       |
|    icmp_ln129_fu_429_p2                              |     |        | icmp_ln129      | seteq     | auto                     | 0       |
|    select_ln128_fu_435_p3                            |     |        | select_ln128    | select    | auto_sel                 | 0       |
|    select_ln128_1_fu_443_p3                          |     |        | select_ln128_1  | select    | auto_sel                 | 0       |
|    empty_fu_459_p2                                   |     |        | empty           | add       | fabric                   | 0       |
|    sub_ln135_fu_489_p2                               |     |        | sub_ln135       | sub       | fabric                   | 0       |
|    cmp83_fu_499_p2                                   |     |        | cmp83           | setlt     | auto                     | 0       |
|    add_ln133_fu_509_p2                               |     |        | add_ln133       | add       | fabric                   | 0       |
|    add_ln135_fu_519_p2                               |     |        | add_ln135       | add       | fabric                   | 0       |
|    icmp_ln134_fu_530_p2                              |     |        | icmp_ln134      | setlt     | auto                     | 0       |
|    and_ln134_fu_536_p2                               |     |        | and_ln134       | and       | auto                     | 0       |
|    storemerge_fu_582_p3                              |     |        | storemerge      | select    | auto_sel                 | 0       |
|    add_ln129_fu_542_p2                               |     |        | add_ln129       | add       | fabric                   | 0       |
|  + mmult_accel_Pipeline_loadB_VITIS_LOOP_144_5       | 0   |        |                 |           |                          |         |
|    icmp_ln143_fu_401_p2                              |     |        | icmp_ln143      | seteq     | auto                     | 0       |
|    add_ln143_1_fu_407_p2                             |     |        | add_ln143_1     | add       | fabric                   | 0       |
|    add_ln143_fu_419_p2                               |     |        | add_ln143       | add       | fabric                   | 0       |
|    icmp_ln144_fu_425_p2                              |     |        | icmp_ln144      | seteq     | auto                     | 0       |
|    select_ln143_fu_431_p3                            |     |        | select_ln143    | select    | auto_sel                 | 0       |
|    select_ln143_1_fu_439_p3                          |     |        | select_ln143_1  | select    | auto_sel                 | 0       |
|    empty_fu_451_p2                                   |     |        | empty           | add       | fabric                   | 0       |
|    cmp118_fu_469_p2                                  |     |        | cmp118          | setlt     | auto                     | 0       |
|    add_ln147_fu_483_p2                               |     |        | add_ln147       | add       | fabric                   | 0       |
|    add_ln149_fu_493_p2                               |     |        | add_ln149       | add       | fabric                   | 0       |
|    icmp_ln148_fu_504_p2                              |     |        | icmp_ln148      | setlt     | auto                     | 0       |
|    and_ln148_fu_510_p2                               |     |        | and_ln148       | and       | auto                     | 0       |
|    storemerge732_fu_556_p3                           |     |        | storemerge732   | select    | auto_sel                 | 0       |
|    add_ln144_fu_516_p2                               |     |        | add_ln144       | add       | fabric                   | 0       |
|  + mmult_accel_Pipeline_writeC_VITIS_LOOP_181_8      | 4   |        |                 |           |                          |         |
|    icmp_ln180_fu_2277_p2                             |     |        | icmp_ln180      | seteq     | auto                     | 0       |
|    add_ln180_1_fu_2283_p2                            |     |        | add_ln180_1     | add       | fabric                   | 0       |
|    add_ln180_fu_2295_p2                              |     |        | add_ln180       | add       | fabric                   | 0       |
|    icmp_ln181_fu_2301_p2                             |     |        | icmp_ln181      | seteq     | auto                     | 0       |
|    select_ln180_fu_2307_p3                           |     |        | select_ln180    | select    | auto_sel                 | 0       |
|    select_ln180_1_fu_2315_p3                         |     |        | select_ln180_1  | select    | auto_sel                 | 0       |
|    empty_fu_2331_p2                                  |     |        | empty           | add       | fabric                   | 0       |
|    cmp198_fu_2342_p2                                 |     |        | cmp198          | setlt     | auto                     | 0       |
|    mul_32ns_32s_62_1_1_U859                          | 4   |        | empty_28        | mul       | auto                     | 0       |
|    add_ln184_fu_2356_p2                              |     |        | add_ln184       | add       | fabric                   | 0       |
|    icmp_ln185_fu_2362_p2                             |     |        | icmp_ln185      | setlt     | auto                     | 0       |
|    and_ln185_fu_2368_p2                              |     |        | and_ln185       | and       | auto                     | 0       |
|    sparsemux_33_4_32_1_1_U860                        |     |        | tmp             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U861                        |     |        | tmp_1           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U862                        |     |        | tmp_2           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U863                        |     |        | tmp_3           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U864                        |     |        | tmp_4           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U865                        |     |        | tmp_5           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U866                        |     |        | tmp_6           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U867                        |     |        | tmp_7           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U868                        |     |        | tmp_8           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U869                        |     |        | tmp_9           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U870                        |     |        | tmp_s           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U871                        |     |        | tmp_10          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U872                        |     |        | tmp_11          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U873                        |     |        | tmp_12          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U874                        |     |        | tmp_13          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U875                        |     |        | tmp_14          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U876                        |     |        | tmp_15          | sparsemux | compactencoding_dontcare | 0       |
|    add_ln186_2_fu_3622_p2                            |     |        | add_ln186_2     | add       | fabric                   | 0       |
|    add_ln181_fu_3648_p2                              |     |        | add_ln181       | add       | fabric                   | 0       |
|  + mmult_accel_Pipeline_compute                      | 256 |        |                 |           |                          |         |
|    icmp_ln158_fu_7176_p2                             |     |        | icmp_ln158      | seteq     | auto                     | 0       |
|    add_ln158_fu_7182_p2                              |     |        | add_ln158       | add       | fabric                   | 0       |
|    mac_muladd_8s_8s_32s_32_4_1_U58                   | 1   |        | mul_ln172       | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U58                   | 1   |        | sext_ln172      | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U58                   | 1   |        | add_ln172       | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U59                   | 1   |        | mul_ln172_1     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U59                   | 1   |        | sext_ln172_1    | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U59                   | 1   |        | add_ln172_1     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U60                   | 1   |        | mul_ln172_2     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U60                   | 1   |        | sext_ln172_2    | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U60                   | 1   |        | add_ln172_2     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U61                   | 1   |        | mul_ln172_3     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U61                   | 1   |        | sext_ln172_3    | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U61                   | 1   |        | add_ln172_3     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U62                   | 1   |        | mul_ln172_4     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U62                   | 1   |        | sext_ln172_4    | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U62                   | 1   |        | add_ln172_4     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U63                   | 1   |        | mul_ln172_5     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U63                   | 1   |        | sext_ln172_5    | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U63                   | 1   |        | add_ln172_5     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U64                   | 1   |        | mul_ln172_6     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U64                   | 1   |        | sext_ln172_6    | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U64                   | 1   |        | add_ln172_6     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U65                   | 1   |        | mul_ln172_7     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U65                   | 1   |        | sext_ln172_7    | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U65                   | 1   |        | add_ln172_7     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U66                   | 1   |        | mul_ln172_8     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U66                   | 1   |        | sext_ln172_8    | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U66                   | 1   |        | add_ln172_8     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U67                   | 1   |        | mul_ln172_9     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U67                   | 1   |        | sext_ln172_9    | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U67                   | 1   |        | add_ln172_9     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U68                   | 1   |        | mul_ln172_10    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U68                   | 1   |        | sext_ln172_10   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U68                   | 1   |        | add_ln172_10    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U69                   | 1   |        | mul_ln172_11    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U69                   | 1   |        | sext_ln172_11   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U69                   | 1   |        | add_ln172_11    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U70                   | 1   |        | mul_ln172_12    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U70                   | 1   |        | sext_ln172_12   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U70                   | 1   |        | add_ln172_12    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U71                   | 1   |        | mul_ln172_13    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U71                   | 1   |        | sext_ln172_13   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U71                   | 1   |        | add_ln172_13    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U72                   | 1   |        | mul_ln172_14    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U72                   | 1   |        | sext_ln172_14   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U72                   | 1   |        | add_ln172_14    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U73                   | 1   |        | mul_ln172_15    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U73                   | 1   |        | sext_ln172_15   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U73                   | 1   |        | add_ln172_15    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U74                   | 1   |        | mul_ln172_16    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U74                   | 1   |        | sext_ln172_16   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U74                   | 1   |        | add_ln172_16    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U75                   | 1   |        | mul_ln172_17    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U75                   | 1   |        | sext_ln172_17   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U75                   | 1   |        | add_ln172_17    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U76                   | 1   |        | mul_ln172_18    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U76                   | 1   |        | sext_ln172_18   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U76                   | 1   |        | add_ln172_18    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U77                   | 1   |        | mul_ln172_19    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U77                   | 1   |        | sext_ln172_19   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U77                   | 1   |        | add_ln172_19    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U78                   | 1   |        | mul_ln172_20    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U78                   | 1   |        | sext_ln172_20   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U78                   | 1   |        | add_ln172_20    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U79                   | 1   |        | mul_ln172_21    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U79                   | 1   |        | sext_ln172_21   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U79                   | 1   |        | add_ln172_21    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U80                   | 1   |        | mul_ln172_22    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U80                   | 1   |        | sext_ln172_22   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U80                   | 1   |        | add_ln172_22    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U81                   | 1   |        | mul_ln172_23    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U81                   | 1   |        | sext_ln172_23   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U81                   | 1   |        | add_ln172_23    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U82                   | 1   |        | mul_ln172_24    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U82                   | 1   |        | sext_ln172_24   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U82                   | 1   |        | add_ln172_24    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U83                   | 1   |        | mul_ln172_25    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U83                   | 1   |        | sext_ln172_25   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U83                   | 1   |        | add_ln172_25    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U84                   | 1   |        | mul_ln172_26    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U84                   | 1   |        | sext_ln172_26   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U84                   | 1   |        | add_ln172_26    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U85                   | 1   |        | mul_ln172_27    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U85                   | 1   |        | sext_ln172_27   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U85                   | 1   |        | add_ln172_27    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U86                   | 1   |        | mul_ln172_28    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U86                   | 1   |        | sext_ln172_28   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U86                   | 1   |        | add_ln172_28    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U87                   | 1   |        | mul_ln172_29    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U87                   | 1   |        | sext_ln172_29   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U87                   | 1   |        | add_ln172_29    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U88                   | 1   |        | mul_ln172_30    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U88                   | 1   |        | sext_ln172_30   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U88                   | 1   |        | add_ln172_30    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U89                   | 1   |        | mul_ln172_31    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U89                   | 1   |        | sext_ln172_31   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U89                   | 1   |        | add_ln172_31    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U90                   | 1   |        | mul_ln172_32    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U90                   | 1   |        | sext_ln172_32   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U90                   | 1   |        | add_ln172_32    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U91                   | 1   |        | mul_ln172_33    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U91                   | 1   |        | sext_ln172_33   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U91                   | 1   |        | add_ln172_33    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U92                   | 1   |        | mul_ln172_34    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U92                   | 1   |        | sext_ln172_34   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U92                   | 1   |        | add_ln172_34    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U93                   | 1   |        | mul_ln172_35    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U93                   | 1   |        | sext_ln172_35   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U93                   | 1   |        | add_ln172_35    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U94                   | 1   |        | mul_ln172_36    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U94                   | 1   |        | sext_ln172_36   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U94                   | 1   |        | add_ln172_36    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U95                   | 1   |        | mul_ln172_37    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U95                   | 1   |        | sext_ln172_37   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U95                   | 1   |        | add_ln172_37    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U96                   | 1   |        | mul_ln172_38    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U96                   | 1   |        | sext_ln172_38   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U96                   | 1   |        | add_ln172_38    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U97                   | 1   |        | mul_ln172_39    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U97                   | 1   |        | sext_ln172_39   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U97                   | 1   |        | add_ln172_39    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U98                   | 1   |        | mul_ln172_40    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U98                   | 1   |        | sext_ln172_40   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U98                   | 1   |        | add_ln172_40    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U99                   | 1   |        | mul_ln172_41    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U99                   | 1   |        | sext_ln172_41   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U99                   | 1   |        | add_ln172_41    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U100                  | 1   |        | mul_ln172_42    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U100                  | 1   |        | sext_ln172_42   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U100                  | 1   |        | add_ln172_42    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U101                  | 1   |        | mul_ln172_43    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U101                  | 1   |        | sext_ln172_43   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U101                  | 1   |        | add_ln172_43    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U102                  | 1   |        | mul_ln172_44    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U102                  | 1   |        | sext_ln172_44   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U102                  | 1   |        | add_ln172_44    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U103                  | 1   |        | mul_ln172_45    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U103                  | 1   |        | sext_ln172_45   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U103                  | 1   |        | add_ln172_45    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U104                  | 1   |        | mul_ln172_46    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U104                  | 1   |        | sext_ln172_46   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U104                  | 1   |        | add_ln172_46    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U105                  | 1   |        | mul_ln172_47    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U105                  | 1   |        | sext_ln172_47   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U105                  | 1   |        | add_ln172_47    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U106                  | 1   |        | mul_ln172_48    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U106                  | 1   |        | sext_ln172_48   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U106                  | 1   |        | add_ln172_48    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U107                  | 1   |        | mul_ln172_49    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U107                  | 1   |        | sext_ln172_49   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U107                  | 1   |        | add_ln172_49    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U108                  | 1   |        | mul_ln172_50    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U108                  | 1   |        | sext_ln172_50   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U108                  | 1   |        | add_ln172_50    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U109                  | 1   |        | mul_ln172_51    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U109                  | 1   |        | sext_ln172_51   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U109                  | 1   |        | add_ln172_51    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U110                  | 1   |        | mul_ln172_52    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U110                  | 1   |        | sext_ln172_52   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U110                  | 1   |        | add_ln172_52    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U111                  | 1   |        | mul_ln172_53    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U111                  | 1   |        | sext_ln172_53   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U111                  | 1   |        | add_ln172_53    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U112                  | 1   |        | mul_ln172_54    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U112                  | 1   |        | sext_ln172_54   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U112                  | 1   |        | add_ln172_54    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U113                  | 1   |        | mul_ln172_55    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U113                  | 1   |        | sext_ln172_55   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U113                  | 1   |        | add_ln172_55    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U114                  | 1   |        | mul_ln172_56    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U114                  | 1   |        | sext_ln172_56   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U114                  | 1   |        | add_ln172_56    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U115                  | 1   |        | mul_ln172_57    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U115                  | 1   |        | sext_ln172_57   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U115                  | 1   |        | add_ln172_57    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U116                  | 1   |        | mul_ln172_58    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U116                  | 1   |        | sext_ln172_58   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U116                  | 1   |        | add_ln172_58    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U117                  | 1   |        | mul_ln172_59    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U117                  | 1   |        | sext_ln172_59   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U117                  | 1   |        | add_ln172_59    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U118                  | 1   |        | mul_ln172_60    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U118                  | 1   |        | sext_ln172_60   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U118                  | 1   |        | add_ln172_60    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U119                  | 1   |        | mul_ln172_61    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U119                  | 1   |        | sext_ln172_61   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U119                  | 1   |        | add_ln172_61    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U120                  | 1   |        | mul_ln172_62    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U120                  | 1   |        | sext_ln172_62   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U120                  | 1   |        | add_ln172_62    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U121                  | 1   |        | mul_ln172_63    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U121                  | 1   |        | sext_ln172_63   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U121                  | 1   |        | add_ln172_63    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U122                  | 1   |        | mul_ln172_64    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U122                  | 1   |        | sext_ln172_64   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U122                  | 1   |        | add_ln172_64    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U123                  | 1   |        | mul_ln172_65    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U123                  | 1   |        | sext_ln172_65   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U123                  | 1   |        | add_ln172_65    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U124                  | 1   |        | mul_ln172_66    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U124                  | 1   |        | sext_ln172_66   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U124                  | 1   |        | add_ln172_66    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U125                  | 1   |        | mul_ln172_67    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U125                  | 1   |        | sext_ln172_67   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U125                  | 1   |        | add_ln172_67    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U126                  | 1   |        | mul_ln172_68    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U126                  | 1   |        | sext_ln172_68   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U126                  | 1   |        | add_ln172_68    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U127                  | 1   |        | mul_ln172_69    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U127                  | 1   |        | sext_ln172_69   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U127                  | 1   |        | add_ln172_69    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U128                  | 1   |        | mul_ln172_70    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U128                  | 1   |        | sext_ln172_70   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U128                  | 1   |        | add_ln172_70    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U129                  | 1   |        | mul_ln172_71    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U129                  | 1   |        | sext_ln172_71   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U129                  | 1   |        | add_ln172_71    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U130                  | 1   |        | mul_ln172_72    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U130                  | 1   |        | sext_ln172_72   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U130                  | 1   |        | add_ln172_72    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U131                  | 1   |        | mul_ln172_73    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U131                  | 1   |        | sext_ln172_73   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U131                  | 1   |        | add_ln172_73    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U132                  | 1   |        | mul_ln172_74    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U132                  | 1   |        | sext_ln172_74   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U132                  | 1   |        | add_ln172_74    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U133                  | 1   |        | mul_ln172_75    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U133                  | 1   |        | sext_ln172_75   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U133                  | 1   |        | add_ln172_75    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U134                  | 1   |        | mul_ln172_76    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U134                  | 1   |        | sext_ln172_76   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U134                  | 1   |        | add_ln172_76    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U135                  | 1   |        | mul_ln172_77    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U135                  | 1   |        | sext_ln172_77   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U135                  | 1   |        | add_ln172_77    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U136                  | 1   |        | mul_ln172_78    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U136                  | 1   |        | sext_ln172_78   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U136                  | 1   |        | add_ln172_78    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U137                  | 1   |        | mul_ln172_79    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U137                  | 1   |        | sext_ln172_79   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U137                  | 1   |        | add_ln172_79    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U138                  | 1   |        | mul_ln172_80    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U138                  | 1   |        | sext_ln172_80   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U138                  | 1   |        | add_ln172_80    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U139                  | 1   |        | mul_ln172_81    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U139                  | 1   |        | sext_ln172_81   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U139                  | 1   |        | add_ln172_81    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U140                  | 1   |        | mul_ln172_82    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U140                  | 1   |        | sext_ln172_82   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U140                  | 1   |        | add_ln172_82    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U141                  | 1   |        | mul_ln172_83    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U141                  | 1   |        | sext_ln172_83   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U141                  | 1   |        | add_ln172_83    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U142                  | 1   |        | mul_ln172_84    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U142                  | 1   |        | sext_ln172_84   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U142                  | 1   |        | add_ln172_84    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U143                  | 1   |        | mul_ln172_85    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U143                  | 1   |        | sext_ln172_85   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U143                  | 1   |        | add_ln172_85    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U144                  | 1   |        | mul_ln172_86    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U144                  | 1   |        | sext_ln172_86   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U144                  | 1   |        | add_ln172_86    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U145                  | 1   |        | mul_ln172_87    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U145                  | 1   |        | sext_ln172_87   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U145                  | 1   |        | add_ln172_87    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U146                  | 1   |        | mul_ln172_88    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U146                  | 1   |        | sext_ln172_88   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U146                  | 1   |        | add_ln172_88    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U147                  | 1   |        | mul_ln172_89    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U147                  | 1   |        | sext_ln172_89   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U147                  | 1   |        | add_ln172_89    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U148                  | 1   |        | mul_ln172_90    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U148                  | 1   |        | sext_ln172_90   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U148                  | 1   |        | add_ln172_90    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U149                  | 1   |        | mul_ln172_91    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U149                  | 1   |        | sext_ln172_91   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U149                  | 1   |        | add_ln172_91    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U150                  | 1   |        | mul_ln172_92    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U150                  | 1   |        | sext_ln172_92   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U150                  | 1   |        | add_ln172_92    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U151                  | 1   |        | mul_ln172_93    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U151                  | 1   |        | sext_ln172_93   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U151                  | 1   |        | add_ln172_93    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U152                  | 1   |        | mul_ln172_94    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U152                  | 1   |        | sext_ln172_94   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U152                  | 1   |        | add_ln172_94    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U153                  | 1   |        | mul_ln172_95    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U153                  | 1   |        | sext_ln172_95   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U153                  | 1   |        | add_ln172_95    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U154                  | 1   |        | mul_ln172_96    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U154                  | 1   |        | sext_ln172_96   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U154                  | 1   |        | add_ln172_96    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U155                  | 1   |        | mul_ln172_97    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U155                  | 1   |        | sext_ln172_97   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U155                  | 1   |        | add_ln172_97    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U156                  | 1   |        | mul_ln172_98    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U156                  | 1   |        | sext_ln172_98   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U156                  | 1   |        | add_ln172_98    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U157                  | 1   |        | mul_ln172_99    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U157                  | 1   |        | sext_ln172_99   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U157                  | 1   |        | add_ln172_99    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U158                  | 1   |        | mul_ln172_100   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U158                  | 1   |        | sext_ln172_100  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U158                  | 1   |        | add_ln172_100   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U159                  | 1   |        | mul_ln172_101   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U159                  | 1   |        | sext_ln172_101  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U159                  | 1   |        | add_ln172_101   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U160                  | 1   |        | mul_ln172_102   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U160                  | 1   |        | sext_ln172_102  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U160                  | 1   |        | add_ln172_102   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U161                  | 1   |        | mul_ln172_103   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U161                  | 1   |        | sext_ln172_103  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U161                  | 1   |        | add_ln172_103   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U162                  | 1   |        | mul_ln172_104   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U162                  | 1   |        | sext_ln172_104  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U162                  | 1   |        | add_ln172_104   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U163                  | 1   |        | mul_ln172_105   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U163                  | 1   |        | sext_ln172_105  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U163                  | 1   |        | add_ln172_105   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U164                  | 1   |        | mul_ln172_106   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U164                  | 1   |        | sext_ln172_106  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U164                  | 1   |        | add_ln172_106   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U165                  | 1   |        | mul_ln172_107   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U165                  | 1   |        | sext_ln172_107  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U165                  | 1   |        | add_ln172_107   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U166                  | 1   |        | mul_ln172_108   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U166                  | 1   |        | sext_ln172_108  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U166                  | 1   |        | add_ln172_108   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U167                  | 1   |        | mul_ln172_109   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U167                  | 1   |        | sext_ln172_109  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U167                  | 1   |        | add_ln172_109   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U168                  | 1   |        | mul_ln172_110   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U168                  | 1   |        | sext_ln172_110  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U168                  | 1   |        | add_ln172_110   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U169                  | 1   |        | mul_ln172_111   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U169                  | 1   |        | sext_ln172_111  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U169                  | 1   |        | add_ln172_111   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U170                  | 1   |        | mul_ln172_112   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U170                  | 1   |        | sext_ln172_112  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U170                  | 1   |        | add_ln172_112   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U171                  | 1   |        | mul_ln172_113   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U171                  | 1   |        | sext_ln172_113  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U171                  | 1   |        | add_ln172_113   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U172                  | 1   |        | mul_ln172_114   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U172                  | 1   |        | sext_ln172_114  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U172                  | 1   |        | add_ln172_114   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U173                  | 1   |        | mul_ln172_115   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U173                  | 1   |        | sext_ln172_115  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U173                  | 1   |        | add_ln172_115   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U174                  | 1   |        | mul_ln172_116   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U174                  | 1   |        | sext_ln172_116  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U174                  | 1   |        | add_ln172_116   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U175                  | 1   |        | mul_ln172_117   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U175                  | 1   |        | sext_ln172_117  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U175                  | 1   |        | add_ln172_117   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U176                  | 1   |        | mul_ln172_118   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U176                  | 1   |        | sext_ln172_118  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U176                  | 1   |        | add_ln172_118   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U177                  | 1   |        | mul_ln172_119   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U177                  | 1   |        | sext_ln172_119  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U177                  | 1   |        | add_ln172_119   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U178                  | 1   |        | mul_ln172_120   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U178                  | 1   |        | sext_ln172_120  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U178                  | 1   |        | add_ln172_120   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U179                  | 1   |        | mul_ln172_121   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U179                  | 1   |        | sext_ln172_121  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U179                  | 1   |        | add_ln172_121   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U180                  | 1   |        | mul_ln172_122   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U180                  | 1   |        | sext_ln172_122  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U180                  | 1   |        | add_ln172_122   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U181                  | 1   |        | mul_ln172_123   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U181                  | 1   |        | sext_ln172_123  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U181                  | 1   |        | add_ln172_123   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U182                  | 1   |        | mul_ln172_124   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U182                  | 1   |        | sext_ln172_124  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U182                  | 1   |        | add_ln172_124   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U183                  | 1   |        | mul_ln172_125   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U183                  | 1   |        | sext_ln172_125  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U183                  | 1   |        | add_ln172_125   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U184                  | 1   |        | mul_ln172_126   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U184                  | 1   |        | sext_ln172_126  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U184                  | 1   |        | add_ln172_126   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U185                  | 1   |        | mul_ln172_127   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U185                  | 1   |        | sext_ln172_127  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U185                  | 1   |        | add_ln172_127   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U186                  | 1   |        | mul_ln172_128   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U186                  | 1   |        | sext_ln172_128  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U186                  | 1   |        | add_ln172_128   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U187                  | 1   |        | mul_ln172_129   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U187                  | 1   |        | sext_ln172_129  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U187                  | 1   |        | add_ln172_129   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U188                  | 1   |        | mul_ln172_130   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U188                  | 1   |        | sext_ln172_130  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U188                  | 1   |        | add_ln172_130   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U189                  | 1   |        | mul_ln172_131   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U189                  | 1   |        | sext_ln172_131  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U189                  | 1   |        | add_ln172_131   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U190                  | 1   |        | mul_ln172_132   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U190                  | 1   |        | sext_ln172_132  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U190                  | 1   |        | add_ln172_132   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U191                  | 1   |        | mul_ln172_133   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U191                  | 1   |        | sext_ln172_133  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U191                  | 1   |        | add_ln172_133   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U192                  | 1   |        | mul_ln172_134   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U192                  | 1   |        | sext_ln172_134  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U192                  | 1   |        | add_ln172_134   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U193                  | 1   |        | mul_ln172_135   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U193                  | 1   |        | sext_ln172_135  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U193                  | 1   |        | add_ln172_135   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U194                  | 1   |        | mul_ln172_136   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U194                  | 1   |        | sext_ln172_136  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U194                  | 1   |        | add_ln172_136   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U195                  | 1   |        | mul_ln172_137   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U195                  | 1   |        | sext_ln172_137  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U195                  | 1   |        | add_ln172_137   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U196                  | 1   |        | mul_ln172_138   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U196                  | 1   |        | sext_ln172_138  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U196                  | 1   |        | add_ln172_138   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U197                  | 1   |        | mul_ln172_139   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U197                  | 1   |        | sext_ln172_139  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U197                  | 1   |        | add_ln172_139   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U198                  | 1   |        | mul_ln172_140   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U198                  | 1   |        | sext_ln172_140  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U198                  | 1   |        | add_ln172_140   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U199                  | 1   |        | mul_ln172_141   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U199                  | 1   |        | sext_ln172_141  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U199                  | 1   |        | add_ln172_141   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U200                  | 1   |        | mul_ln172_142   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U200                  | 1   |        | sext_ln172_142  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U200                  | 1   |        | add_ln172_142   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U201                  | 1   |        | mul_ln172_143   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U201                  | 1   |        | sext_ln172_143  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U201                  | 1   |        | add_ln172_143   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U202                  | 1   |        | mul_ln172_144   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U202                  | 1   |        | sext_ln172_144  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U202                  | 1   |        | add_ln172_144   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U203                  | 1   |        | mul_ln172_145   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U203                  | 1   |        | sext_ln172_145  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U203                  | 1   |        | add_ln172_145   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U204                  | 1   |        | mul_ln172_146   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U204                  | 1   |        | sext_ln172_146  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U204                  | 1   |        | add_ln172_146   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U205                  | 1   |        | mul_ln172_147   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U205                  | 1   |        | sext_ln172_147  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U205                  | 1   |        | add_ln172_147   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U206                  | 1   |        | mul_ln172_148   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U206                  | 1   |        | sext_ln172_148  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U206                  | 1   |        | add_ln172_148   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U207                  | 1   |        | mul_ln172_149   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U207                  | 1   |        | sext_ln172_149  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U207                  | 1   |        | add_ln172_149   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U208                  | 1   |        | mul_ln172_150   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U208                  | 1   |        | sext_ln172_150  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U208                  | 1   |        | add_ln172_150   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U209                  | 1   |        | mul_ln172_151   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U209                  | 1   |        | sext_ln172_151  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U209                  | 1   |        | add_ln172_151   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U210                  | 1   |        | mul_ln172_152   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U210                  | 1   |        | sext_ln172_152  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U210                  | 1   |        | add_ln172_152   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U211                  | 1   |        | mul_ln172_153   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U211                  | 1   |        | sext_ln172_153  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U211                  | 1   |        | add_ln172_153   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U212                  | 1   |        | mul_ln172_154   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U212                  | 1   |        | sext_ln172_154  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U212                  | 1   |        | add_ln172_154   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U213                  | 1   |        | mul_ln172_155   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U213                  | 1   |        | sext_ln172_155  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U213                  | 1   |        | add_ln172_155   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U214                  | 1   |        | mul_ln172_156   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U214                  | 1   |        | sext_ln172_156  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U214                  | 1   |        | add_ln172_156   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U215                  | 1   |        | mul_ln172_157   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U215                  | 1   |        | sext_ln172_157  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U215                  | 1   |        | add_ln172_157   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U216                  | 1   |        | mul_ln172_158   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U216                  | 1   |        | sext_ln172_158  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U216                  | 1   |        | add_ln172_158   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U217                  | 1   |        | mul_ln172_159   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U217                  | 1   |        | sext_ln172_159  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U217                  | 1   |        | add_ln172_159   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U218                  | 1   |        | mul_ln172_160   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U218                  | 1   |        | sext_ln172_160  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U218                  | 1   |        | add_ln172_160   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U219                  | 1   |        | mul_ln172_161   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U219                  | 1   |        | sext_ln172_161  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U219                  | 1   |        | add_ln172_161   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U220                  | 1   |        | mul_ln172_162   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U220                  | 1   |        | sext_ln172_162  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U220                  | 1   |        | add_ln172_162   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U221                  | 1   |        | mul_ln172_163   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U221                  | 1   |        | sext_ln172_163  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U221                  | 1   |        | add_ln172_163   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U222                  | 1   |        | mul_ln172_164   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U222                  | 1   |        | sext_ln172_164  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U222                  | 1   |        | add_ln172_164   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U223                  | 1   |        | mul_ln172_165   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U223                  | 1   |        | sext_ln172_165  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U223                  | 1   |        | add_ln172_165   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U224                  | 1   |        | mul_ln172_166   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U224                  | 1   |        | sext_ln172_166  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U224                  | 1   |        | add_ln172_166   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U225                  | 1   |        | mul_ln172_167   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U225                  | 1   |        | sext_ln172_167  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U225                  | 1   |        | add_ln172_167   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U226                  | 1   |        | mul_ln172_168   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U226                  | 1   |        | sext_ln172_168  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U226                  | 1   |        | add_ln172_168   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U227                  | 1   |        | mul_ln172_169   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U227                  | 1   |        | sext_ln172_169  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U227                  | 1   |        | add_ln172_169   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U228                  | 1   |        | mul_ln172_170   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U228                  | 1   |        | sext_ln172_170  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U228                  | 1   |        | add_ln172_170   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U229                  | 1   |        | mul_ln172_171   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U229                  | 1   |        | sext_ln172_171  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U229                  | 1   |        | add_ln172_171   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U230                  | 1   |        | mul_ln172_172   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U230                  | 1   |        | sext_ln172_172  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U230                  | 1   |        | add_ln172_172   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U231                  | 1   |        | mul_ln172_173   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U231                  | 1   |        | sext_ln172_173  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U231                  | 1   |        | add_ln172_173   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U232                  | 1   |        | mul_ln172_174   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U232                  | 1   |        | sext_ln172_174  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U232                  | 1   |        | add_ln172_174   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U233                  | 1   |        | mul_ln172_175   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U233                  | 1   |        | sext_ln172_175  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U233                  | 1   |        | add_ln172_175   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U234                  | 1   |        | mul_ln172_176   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U234                  | 1   |        | sext_ln172_176  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U234                  | 1   |        | add_ln172_176   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U235                  | 1   |        | mul_ln172_177   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U235                  | 1   |        | sext_ln172_177  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U235                  | 1   |        | add_ln172_177   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U236                  | 1   |        | mul_ln172_178   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U236                  | 1   |        | sext_ln172_178  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U236                  | 1   |        | add_ln172_178   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U237                  | 1   |        | mul_ln172_179   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U237                  | 1   |        | sext_ln172_179  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U237                  | 1   |        | add_ln172_179   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U238                  | 1   |        | mul_ln172_180   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U238                  | 1   |        | sext_ln172_180  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U238                  | 1   |        | add_ln172_180   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U239                  | 1   |        | mul_ln172_181   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U239                  | 1   |        | sext_ln172_181  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U239                  | 1   |        | add_ln172_181   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U240                  | 1   |        | mul_ln172_182   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U240                  | 1   |        | sext_ln172_182  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U240                  | 1   |        | add_ln172_182   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U241                  | 1   |        | mul_ln172_183   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U241                  | 1   |        | sext_ln172_183  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U241                  | 1   |        | add_ln172_183   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U242                  | 1   |        | mul_ln172_184   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U242                  | 1   |        | sext_ln172_184  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U242                  | 1   |        | add_ln172_184   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U243                  | 1   |        | mul_ln172_185   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U243                  | 1   |        | sext_ln172_185  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U243                  | 1   |        | add_ln172_185   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U244                  | 1   |        | mul_ln172_186   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U244                  | 1   |        | sext_ln172_186  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U244                  | 1   |        | add_ln172_186   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U245                  | 1   |        | mul_ln172_187   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U245                  | 1   |        | sext_ln172_187  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U245                  | 1   |        | add_ln172_187   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U246                  | 1   |        | mul_ln172_188   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U246                  | 1   |        | sext_ln172_188  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U246                  | 1   |        | add_ln172_188   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U247                  | 1   |        | mul_ln172_189   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U247                  | 1   |        | sext_ln172_189  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U247                  | 1   |        | add_ln172_189   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U248                  | 1   |        | mul_ln172_190   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U248                  | 1   |        | sext_ln172_190  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U248                  | 1   |        | add_ln172_190   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U249                  | 1   |        | mul_ln172_191   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U249                  | 1   |        | sext_ln172_191  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U249                  | 1   |        | add_ln172_191   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U250                  | 1   |        | mul_ln172_192   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U250                  | 1   |        | sext_ln172_192  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U250                  | 1   |        | add_ln172_192   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U251                  | 1   |        | mul_ln172_193   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U251                  | 1   |        | sext_ln172_193  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U251                  | 1   |        | add_ln172_193   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U252                  | 1   |        | mul_ln172_194   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U252                  | 1   |        | sext_ln172_194  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U252                  | 1   |        | add_ln172_194   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U253                  | 1   |        | mul_ln172_195   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U253                  | 1   |        | sext_ln172_195  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U253                  | 1   |        | add_ln172_195   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U254                  | 1   |        | mul_ln172_196   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U254                  | 1   |        | sext_ln172_196  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U254                  | 1   |        | add_ln172_196   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U255                  | 1   |        | mul_ln172_197   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U255                  | 1   |        | sext_ln172_197  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U255                  | 1   |        | add_ln172_197   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U256                  | 1   |        | mul_ln172_198   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U256                  | 1   |        | sext_ln172_198  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U256                  | 1   |        | add_ln172_198   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U257                  | 1   |        | mul_ln172_199   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U257                  | 1   |        | sext_ln172_199  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U257                  | 1   |        | add_ln172_199   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U258                  | 1   |        | mul_ln172_200   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U258                  | 1   |        | sext_ln172_200  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U258                  | 1   |        | add_ln172_200   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U259                  | 1   |        | mul_ln172_201   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U259                  | 1   |        | sext_ln172_201  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U259                  | 1   |        | add_ln172_201   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U260                  | 1   |        | mul_ln172_202   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U260                  | 1   |        | sext_ln172_202  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U260                  | 1   |        | add_ln172_202   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U261                  | 1   |        | mul_ln172_203   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U261                  | 1   |        | sext_ln172_203  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U261                  | 1   |        | add_ln172_203   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U262                  | 1   |        | mul_ln172_204   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U262                  | 1   |        | sext_ln172_204  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U262                  | 1   |        | add_ln172_204   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U263                  | 1   |        | mul_ln172_205   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U263                  | 1   |        | sext_ln172_205  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U263                  | 1   |        | add_ln172_205   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U264                  | 1   |        | mul_ln172_206   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U264                  | 1   |        | sext_ln172_206  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U264                  | 1   |        | add_ln172_206   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U265                  | 1   |        | mul_ln172_207   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U265                  | 1   |        | sext_ln172_207  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U265                  | 1   |        | add_ln172_207   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U266                  | 1   |        | mul_ln172_208   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U266                  | 1   |        | sext_ln172_208  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U266                  | 1   |        | add_ln172_208   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U267                  | 1   |        | mul_ln172_209   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U267                  | 1   |        | sext_ln172_209  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U267                  | 1   |        | add_ln172_209   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U268                  | 1   |        | mul_ln172_210   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U268                  | 1   |        | sext_ln172_210  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U268                  | 1   |        | add_ln172_210   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U269                  | 1   |        | mul_ln172_211   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U269                  | 1   |        | sext_ln172_211  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U269                  | 1   |        | add_ln172_211   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U270                  | 1   |        | mul_ln172_212   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U270                  | 1   |        | sext_ln172_212  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U270                  | 1   |        | add_ln172_212   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U271                  | 1   |        | mul_ln172_213   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U271                  | 1   |        | sext_ln172_213  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U271                  | 1   |        | add_ln172_213   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U272                  | 1   |        | mul_ln172_214   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U272                  | 1   |        | sext_ln172_214  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U272                  | 1   |        | add_ln172_214   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U273                  | 1   |        | mul_ln172_215   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U273                  | 1   |        | sext_ln172_215  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U273                  | 1   |        | add_ln172_215   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U274                  | 1   |        | mul_ln172_216   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U274                  | 1   |        | sext_ln172_216  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U274                  | 1   |        | add_ln172_216   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U275                  | 1   |        | mul_ln172_217   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U275                  | 1   |        | sext_ln172_217  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U275                  | 1   |        | add_ln172_217   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U276                  | 1   |        | mul_ln172_218   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U276                  | 1   |        | sext_ln172_218  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U276                  | 1   |        | add_ln172_218   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U277                  | 1   |        | mul_ln172_219   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U277                  | 1   |        | sext_ln172_219  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U277                  | 1   |        | add_ln172_219   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U278                  | 1   |        | mul_ln172_220   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U278                  | 1   |        | sext_ln172_220  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U278                  | 1   |        | add_ln172_220   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U279                  | 1   |        | mul_ln172_221   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U279                  | 1   |        | sext_ln172_221  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U279                  | 1   |        | add_ln172_221   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U280                  | 1   |        | mul_ln172_222   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U280                  | 1   |        | sext_ln172_222  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U280                  | 1   |        | add_ln172_222   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U281                  | 1   |        | mul_ln172_223   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U281                  | 1   |        | sext_ln172_223  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U281                  | 1   |        | add_ln172_223   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U282                  | 1   |        | mul_ln172_224   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U282                  | 1   |        | sext_ln172_224  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U282                  | 1   |        | add_ln172_224   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U283                  | 1   |        | mul_ln172_225   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U283                  | 1   |        | sext_ln172_225  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U283                  | 1   |        | add_ln172_225   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U284                  | 1   |        | mul_ln172_226   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U284                  | 1   |        | sext_ln172_226  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U284                  | 1   |        | add_ln172_226   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U285                  | 1   |        | mul_ln172_227   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U285                  | 1   |        | sext_ln172_227  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U285                  | 1   |        | add_ln172_227   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U286                  | 1   |        | mul_ln172_228   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U286                  | 1   |        | sext_ln172_228  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U286                  | 1   |        | add_ln172_228   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U287                  | 1   |        | mul_ln172_229   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U287                  | 1   |        | sext_ln172_229  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U287                  | 1   |        | add_ln172_229   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U288                  | 1   |        | mul_ln172_230   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U288                  | 1   |        | sext_ln172_230  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U288                  | 1   |        | add_ln172_230   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U289                  | 1   |        | mul_ln172_231   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U289                  | 1   |        | sext_ln172_231  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U289                  | 1   |        | add_ln172_231   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U290                  | 1   |        | mul_ln172_232   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U290                  | 1   |        | sext_ln172_232  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U290                  | 1   |        | add_ln172_232   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U291                  | 1   |        | mul_ln172_233   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U291                  | 1   |        | sext_ln172_233  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U291                  | 1   |        | add_ln172_233   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U292                  | 1   |        | mul_ln172_234   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U292                  | 1   |        | sext_ln172_234  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U292                  | 1   |        | add_ln172_234   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U293                  | 1   |        | mul_ln172_235   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U293                  | 1   |        | sext_ln172_235  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U293                  | 1   |        | add_ln172_235   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U294                  | 1   |        | mul_ln172_236   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U294                  | 1   |        | sext_ln172_236  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U294                  | 1   |        | add_ln172_236   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U295                  | 1   |        | mul_ln172_237   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U295                  | 1   |        | sext_ln172_237  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U295                  | 1   |        | add_ln172_237   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U296                  | 1   |        | mul_ln172_238   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U296                  | 1   |        | sext_ln172_238  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U296                  | 1   |        | add_ln172_238   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U297                  | 1   |        | mul_ln172_239   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U297                  | 1   |        | sext_ln172_239  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U297                  | 1   |        | add_ln172_239   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U298                  | 1   |        | mul_ln172_240   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U298                  | 1   |        | sext_ln172_240  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U298                  | 1   |        | add_ln172_240   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U299                  | 1   |        | mul_ln172_241   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U299                  | 1   |        | sext_ln172_241  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U299                  | 1   |        | add_ln172_241   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U300                  | 1   |        | mul_ln172_242   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U300                  | 1   |        | sext_ln172_242  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U300                  | 1   |        | add_ln172_242   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U301                  | 1   |        | mul_ln172_243   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U301                  | 1   |        | sext_ln172_243  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U301                  | 1   |        | add_ln172_243   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U302                  | 1   |        | mul_ln172_244   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U302                  | 1   |        | sext_ln172_244  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U302                  | 1   |        | add_ln172_244   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U303                  | 1   |        | mul_ln172_245   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U303                  | 1   |        | sext_ln172_245  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U303                  | 1   |        | add_ln172_245   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U304                  | 1   |        | mul_ln172_246   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U304                  | 1   |        | sext_ln172_246  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U304                  | 1   |        | add_ln172_246   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U305                  | 1   |        | mul_ln172_247   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U305                  | 1   |        | sext_ln172_247  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U305                  | 1   |        | add_ln172_247   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U306                  | 1   |        | mul_ln172_248   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U306                  | 1   |        | sext_ln172_248  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U306                  | 1   |        | add_ln172_248   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U307                  | 1   |        | mul_ln172_249   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U307                  | 1   |        | sext_ln172_249  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U307                  | 1   |        | add_ln172_249   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U308                  | 1   |        | mul_ln172_250   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U308                  | 1   |        | sext_ln172_250  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U308                  | 1   |        | add_ln172_250   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U309                  | 1   |        | mul_ln172_251   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U309                  | 1   |        | sext_ln172_251  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U309                  | 1   |        | add_ln172_251   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U310                  | 1   |        | mul_ln172_252   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U310                  | 1   |        | sext_ln172_252  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U310                  | 1   |        | add_ln172_252   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U311                  | 1   |        | mul_ln172_253   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U311                  | 1   |        | sext_ln172_253  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U311                  | 1   |        | add_ln172_253   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U312                  | 1   |        | mul_ln172_254   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U312                  | 1   |        | sext_ln172_254  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U312                  | 1   |        | add_ln172_254   | add       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U313                  | 1   |        | mul_ln172_255   | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U313                  | 1   |        | sext_ln172_255  | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_8s_32s_32_4_1_U313                  | 1   |        | add_ln172_255   | add       | dsp_slice                | 3       |
+------------------------------------------------------+-----+--------+-----------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+-------------------+--------------+-----------+------+------+--------+-----------+------+---------+------------------+
| Name              | Usage        | Type      | BRAM | URAM | Pragma | Variable  | Impl | Latency | Bitwidth, Depth, |
|                   |              |           |      |      |        |           |      |         | Banks            |
+-------------------+--------------+-----------+------+------+--------+-----------+------+---------+------------------+
| + mmult_accel     |              |           | 126  | 0    |        |           |      |         |                  |
|   control_s_axi_U | interface    | s_axilite |      |      |        |           |      |         |                  |
|   gmemA_m_axi_U   | interface    | m_axi     | 2    |      |        |           |      |         |                  |
|   gmemB_m_axi_U   | interface    | m_axi     | 2    |      |        |           |      |         |                  |
|   gmemC_m_axi_U   | interface    | m_axi     | 2    |      |        |           |      |         |                  |
|   B_local_U       | ram_2p array |           | 96   |      | yes    | B_local   | bram | 1       | 8, 196608, 1     |
|   localA_U        | ram_1p array |           |      |      |        | localA    | auto | 1       | 8, 16, 1         |
|   localA_1_U      | ram_1p array |           |      |      |        | localA_1  | auto | 1       | 8, 16, 1         |
|   localA_2_U      | ram_1p array |           |      |      |        | localA_2  | auto | 1       | 8, 16, 1         |
|   localA_3_U      | ram_1p array |           |      |      |        | localA_3  | auto | 1       | 8, 16, 1         |
|   localA_4_U      | ram_1p array |           |      |      |        | localA_4  | auto | 1       | 8, 16, 1         |
|   localA_5_U      | ram_1p array |           |      |      |        | localA_5  | auto | 1       | 8, 16, 1         |
|   localA_6_U      | ram_1p array |           |      |      |        | localA_6  | auto | 1       | 8, 16, 1         |
|   localA_7_U      | ram_1p array |           |      |      |        | localA_7  | auto | 1       | 8, 16, 1         |
|   localA_8_U      | ram_1p array |           |      |      |        | localA_8  | auto | 1       | 8, 16, 1         |
|   localA_9_U      | ram_1p array |           |      |      |        | localA_9  | auto | 1       | 8, 16, 1         |
|   localA_10_U     | ram_1p array |           |      |      |        | localA_10 | auto | 1       | 8, 16, 1         |
|   localA_11_U     | ram_1p array |           |      |      |        | localA_11 | auto | 1       | 8, 16, 1         |
|   localA_12_U     | ram_1p array |           |      |      |        | localA_12 | auto | 1       | 8, 16, 1         |
|   localA_13_U     | ram_1p array |           |      |      |        | localA_13 | auto | 1       | 8, 16, 1         |
|   localA_14_U     | ram_1p array |           |      |      |        | localA_14 | auto | 1       | 8, 16, 1         |
|   localA_15_U     | ram_1p array |           |      |      |        | localA_15 | auto | 1       | 8, 16, 1         |
|   localB_U        | ram_1p array |           |      |      |        | localB    | auto | 1       | 8, 16, 1         |
|   localB_1_U      | ram_1p array |           |      |      |        | localB_1  | auto | 1       | 8, 16, 1         |
|   localB_2_U      | ram_1p array |           |      |      |        | localB_2  | auto | 1       | 8, 16, 1         |
|   localB_3_U      | ram_1p array |           |      |      |        | localB_3  | auto | 1       | 8, 16, 1         |
|   localB_4_U      | ram_1p array |           |      |      |        | localB_4  | auto | 1       | 8, 16, 1         |
|   localB_5_U      | ram_1p array |           |      |      |        | localB_5  | auto | 1       | 8, 16, 1         |
|   localB_6_U      | ram_1p array |           |      |      |        | localB_6  | auto | 1       | 8, 16, 1         |
|   localB_7_U      | ram_1p array |           |      |      |        | localB_7  | auto | 1       | 8, 16, 1         |
|   localB_8_U      | ram_1p array |           |      |      |        | localB_8  | auto | 1       | 8, 16, 1         |
|   localB_9_U      | ram_1p array |           |      |      |        | localB_9  | auto | 1       | 8, 16, 1         |
|   localB_10_U     | ram_1p array |           |      |      |        | localB_10 | auto | 1       | 8, 16, 1         |
|   localB_11_U     | ram_1p array |           |      |      |        | localB_11 | auto | 1       | 8, 16, 1         |
|   localB_12_U     | ram_1p array |           |      |      |        | localB_12 | auto | 1       | 8, 16, 1         |
|   localB_13_U     | ram_1p array |           |      |      |        | localB_13 | auto | 1       | 8, 16, 1         |
|   localB_14_U     | ram_1p array |           |      |      |        | localB_14 | auto | 1       | 8, 16, 1         |
|   localB_15_U     | ram_1p array |           |      |      |        | localB_15 | auto | 1       | 8, 16, 1         |
|   A_bram_U        | ram_2p       |           | 24   |      | pragma | A_bram    | bram | 1       | 8, 49152, 1      |
+-------------------+--------------+-----------+------+------+--------+-----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------------------------------+-----------------------------------------------+
| Type            | Options                                                        | Location                                      |
+-----------------+----------------------------------------------------------------+-----------------------------------------------+
| interface       | m_axi port = A offset = slave bundle = gmemA depth = 64 * 768  | ../mmult_accel.cpp:27 in mmult_accel          |
| interface       | m_axi port = B offset = slave bundle = gmemB depth = 768 * 768 | ../mmult_accel.cpp:28 in mmult_accel          |
| interface       | m_axi port = C offset = slave bundle = gmemC depth = 64 * 768  | ../mmult_accel.cpp:29 in mmult_accel          |
| interface       | s_axilite port = A bundle = control                            | ../mmult_accel.cpp:36 in mmult_accel          |
| interface       | s_axilite port = B bundle = control                            | ../mmult_accel.cpp:37 in mmult_accel          |
| interface       | s_axilite port = C bundle = control                            | ../mmult_accel.cpp:38 in mmult_accel          |
| interface       | s_axilite port = N bundle = control                            | ../mmult_accel.cpp:39 in mmult_accel          |
| interface       | s_axilite port = K bundle = control                            | ../mmult_accel.cpp:40 in mmult_accel          |
| interface       | s_axilite port = M bundle = control                            | ../mmult_accel.cpp:41 in mmult_accel          |
| interface       | s_axilite port = update_A bundle = control                     | ../mmult_accel.cpp:42 in mmult_accel          |
| interface       | s_axilite port = return bundle = control                       | ../mmult_accel.cpp:43 in mmult_accel          |
| bind_storage    | variable=A_bram type=ram_2p impl=bram                          | ../mmult_accel.cpp:51 in mmult_accel, A_bram  |
| pipeline        | II=1                                                           | ../mmult_accel.cpp:60 in mmult_accel          |
| bind_storage    | variable=B_local type=ram_2p impl=bram                         | ../mmult_accel.cpp:76 in mmult_accel, B_local |
| pipeline        | II=1                                                           | ../mmult_accel.cpp:82 in mmult_accel          |
| array_partition | variable=localC dim=0 complete                                 | ../mmult_accel.cpp:99 in mmult_accel, localC  |
| unroll          |                                                                | ../mmult_accel.cpp:104 in mmult_accel         |
| unroll          |                                                                | ../mmult_accel.cpp:106 in mmult_accel         |
| array_partition | variable=localA dim=1 complete                                 | ../mmult_accel.cpp:116 in mmult_accel, localA |
| array_partition | variable=localB dim=2 complete                                 | ../mmult_accel.cpp:117 in mmult_accel, localB |
| pipeline        | II=1                                                           | ../mmult_accel.cpp:131 in mmult_accel         |
| pipeline        | II=1                                                           | ../mmult_accel.cpp:145 in mmult_accel         |
| pipeline        | II=1                                                           | ../mmult_accel.cpp:159 in mmult_accel         |
| unroll          |                                                                | ../mmult_accel.cpp:161 in mmult_accel         |
| unroll          |                                                                | ../mmult_accel.cpp:167 in mmult_accel         |
| pipeline        | II=1                                                           | ../mmult_accel.cpp:182 in mmult_accel         |
+-----------------+----------------------------------------------------------------+-----------------------------------------------+


