// Seed: 1897602322
module module_0 (
    output tri1 id_0,
    input  wire id_1,
    input  tri1 id_2,
    output tri  id_3,
    input  tri0 id_4,
    input  wor  id_5,
    input  tri  id_6,
    input  tri  id_7
);
  wor  id_9;
  wire id_10;
  wor  id_11 = 1'h0;
  assign id_9 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input supply1 id_2,
    input wire id_3,
    output uwire id_4
    , id_7,
    output wor id_5
);
  assign id_7 = !1'h0;
  module_0(
      id_4, id_1, id_0, id_4, id_3, id_0, id_1, id_1
  );
  wire id_8;
endmodule
