m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dG:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/simulation/modelsim
T_opt
!s110 1655281470
Vz_Ha6G@jgiJI]TKGL^1<z1
04 17 4 work tb_get_3x3_matrix fast 0
=1-002b67689534-62a9973e-10a-8198
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2019.2;69
vCLK_GEN
Z2 !s110 1655281468
!i10b 1
!s100 k2:8_5Rz1gSnQIPGC:]=<3
!s11b QfQVgWPAnXj[zaBKUe2ij0
I3cTG_[ZIW_?<Y:7>_1SVz2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1649929469
8G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_GEN.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_GEN.v
Z4 L0 40
Z5 OL;L;2019.2;69
r1
!s85 0
31
Z6 !s108 1655281468.000000
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_GEN.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen|G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_GEN.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@c@l@k_@g@e@n
vCLK_GEN_altpll
Z9 !s110 1655281469
!i10b 1
!s100 cK>YV[fmY?3O@=0mg[iPI2
!s11b kLEFnPQ`8T0Xi=WiI7d6o2
I_OdfSlm2UFhC;2Q>YgT[H0
R3
R0
w1651047671
8G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/clk_gen_altpll.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/clk_gen_altpll.v
Z10 L0 31
R5
r1
!s85 0
31
Z11 !s108 1655281469.000000
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/clk_gen_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db|G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/clk_gen_altpll.v|
!i113 0
R7
Z12 !s92 -vlog01compat -work work +incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@c@l@k_@g@e@n_altpll
vCLK_VGA
R2
!i10b 1
!s100 NzcY:EcK`XWT>BKDYYa_d3
!s11b J5gKn06O=;YZLJ4F99@1G2
IW[g^Xn34e2;CEGLTDPdW23
R3
R0
w1655087905
8G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_VGA.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_VGA.v
R4
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_VGA.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen|G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_VGA.v|
!i113 0
R7
R8
R1
n@c@l@k_@v@g@a
vCLK_VGA_altpll
R9
!i10b 1
!s100 BJ[2[`FD;HoM=HFl3J^Pd0
!s11b Delkc_=E2`aYDiGT6Ez2Z1
IJ:Zd8MC[e^8bOmzdL1hkY3
R3
R0
w1655088198
8G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/clk_vga_altpll.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/clk_vga_altpll.v
R10
R5
r1
!s85 0
31
R11
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/clk_vga_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db|G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/clk_vga_altpll.v|
!i113 0
R7
R12
R1
n@c@l@k_@v@g@a_altpll
vDIP_rgb2ycrcb
Z13 !s110 1655281467
!i10b 1
!s100 J^nRijPgHUEBW;SGLof>40
!s11b ZPBnBo3VY3bbl_4T9oiHE3
I><eZTf9^7m`Km;i4d6=;l1
R3
R0
w1655201917
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v
L0 1
R5
r1
!s85 0
31
Z14 !s108 1655281467.000000
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v|
!i113 0
R7
Z15 !s92 -vlog01compat -work work +incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@d@i@p_rgb2ycrcb
vDIP_sobel
R13
!i10b 1
!s100 g15`:nB[]N4]3HGdQaLGa1
!s11b =M1DzSZI69zEl<hjz_@EM2
IB2^O:ETmPTjMD_m3mM^S<1
R3
R0
w1655279516
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_sobel.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_sobel.v
L0 1
R5
r1
!s85 0
31
R14
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_sobel.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_sobel.v|
!i113 0
R7
R15
R1
n@d@i@p_sobel
vfifo
R9
!i10b 1
!s100 <3fRO7CY3KRH<hVUe]kQO1
!s11b M:CdX@djeNR4[l`;DmnSa2
II<0WdHhEl04Z3c=LjE6kf1
R3
R0
w1655201834
8G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/fifo/fifo.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/fifo/fifo.v
R4
R5
r1
!s85 0
31
R11
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/fifo/fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/fifo|G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/fifo/fifo.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/fifo -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vget_3x3_matrix
R9
!i10b 1
!s100 J241Tghco>@JB]dUfLZU02
!s11b dc=c5BhCEIXCC6C4oa]LZ1
IYlZ;cLjY2GjEDcaie[Zzb3
R3
R0
w1655279604
8G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../RTL/SOBEL/get_3x3_matrix.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../RTL/SOBEL/get_3x3_matrix.v
L0 1
R5
r1
!s85 0
31
R11
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../RTL/SOBEL/get_3x3_matrix.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../RTL/SOBEL|G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../RTL/SOBEL/get_3x3_matrix.v|
!i113 0
R7
Z16 !s92 -vlog01compat -work work +incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../RTL/SOBEL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vIIC_CTRL
R9
!i10b 1
!s100 DX9F9N0_S:EMJXJSGV05k1
!s11b manoJoM8L`G`K18=l?K0;1
IgMhA=Ufah@6f?EDYlLl[H1
R3
R0
w1651064300
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/IIC_CTRL.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/IIC_CTRL.v
Z17 L0 11
R5
r1
!s85 0
31
R11
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/IIC_CTRL.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/IIC_CTRL.v|
!i113 0
R7
Z18 !s92 -vlog01compat -work work +incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@i@i@c_@c@t@r@l
vOV5640_CFG
R9
!i10b 1
!s100 lQSlHizc4K5?zdT`cTW[W1
!s11b KhOjlP<Bf9>PBNMLm?>7M3
IVUD4TK?7`]_Z1W?4GCZE63
R3
R0
w1651063771
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CFG.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CFG.v
R17
R5
r1
!s85 0
31
R11
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CFG.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CFG.v|
!i113 0
R7
R18
R1
n@o@v5640_@c@f@g
vOV5640_CTRL
R9
!i10b 1
!s100 QDWU?2WhC<=f;5N7GNiee2
!s11b BFFZA0NW5f_ZE;zOh3VlE0
IH8?XcR[jM8Z4d52k=GnUe0
R3
R0
w1655176633
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CTRL.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CTRL.v
L0 15
R5
r1
!s85 0
31
R11
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CTRL.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CTRL.v|
!i113 0
R7
R18
R1
n@o@v5640_@c@t@r@l
vOV5640_DATA
R9
!i10b 1
!s100 F:]U>gRzFUV3^c1TKShaL1
!s11b le>amDL4QT:nmZl?Zf^]I1
IQN=<`ILcQd8BTVV[k0C<H3
R3
R0
w1651051481
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_DATA.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_DATA.v
L0 1
R5
r1
!s85 0
31
R11
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_DATA.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_DATA.v|
!i113 0
R7
R18
R1
n@o@v5640_@d@a@t@a
vOV5640_REG_CFG
R9
!i10b 1
!s100 GGP4aX;`dIYnecW9oDgDl0
!s11b HDGdcl:_:=@6]]51Q]T=j2
IWF[W[VD<==UV68WNP`ik60
R3
R0
w1655087939
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_REG_CFG.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_REG_CFG.v
Z19 L0 14
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_REG_CFG.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_REG_CFG.v|
!i113 0
R7
R18
R1
n@o@v5640_@r@e@g_@c@f@g
vOV5640_VGA
R2
!i10b 1
!s100 dWcT:H`i9a7XPUfm@VSIJ2
!s11b f2nIma8C9W]hi<?Wd`C6@3
ISDQB?Z6Mogch15=9JIi5]0
R3
R0
w1655279864
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v
R19
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v|
!i113 0
R7
R18
R1
n@o@v5640_@v@g@a
vSDRAM
R2
!i10b 1
!s100 6G?][K6EUBb[^_9cU>:QT2
!s11b UVU8Ig:GFVGMDaY:67Y2Y2
IT9b]:dQfIT1a7Z=zH^Y5b2
R3
R0
w1651046502
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM.v
L0 1
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM.v|
!i113 0
R7
R18
R1
n@s@d@r@a@m
vSDRAM_ARBIT
R2
!i10b 1
!s100 YE=OCZ26MnYCah8@bH<fG1
!s11b ^K0AH6DUL?03QQF5f:4WR3
I@:2^Z=:4S[@i<`U1MOEC^0
R3
R0
w1651064296
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_ARBIT.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_ARBIT.v
R17
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_ARBIT.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_ARBIT.v|
!i113 0
R7
R18
R1
n@s@d@r@a@m_@a@r@b@i@t
vSDRAM_AREF
R2
!i10b 1
!s100 zo7E[R7Q<RN_zamOSE_?k0
!s11b <c@RcaTl@<hgiTz4BWGKe0
Ia@_5EahJW_QLlXR@I_e]l1
R3
R0
w1651064271
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_AREF.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_AREF.v
R17
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_AREF.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_AREF.v|
!i113 0
R7
R18
R1
n@s@d@r@a@m_@a@r@e@f
vSDRAM_CTRL
R2
!i10b 1
!s100 @e@46KYP9cFliLaFBO`Ig0
!s11b 2Hm5z5U>c_7[_MTfc0[012
IO0S]=aObOzdT_^=LhnF`_3
R3
R0
w1651064319
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_CTRL.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_CTRL.v
R17
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_CTRL.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_CTRL.v|
!i113 0
R7
R18
R1
n@s@d@r@a@m_@c@t@r@l
vSDRAM_FIFO
R2
!i10b 1
!s100 6>Y[IBIdzD2CT1F@Hg5Ud0
!s11b Qn^EKNi7fh8Sz[^5O0IiS2
I1jB3Nz>_=H7AX>cG;:2o82
R3
R0
w1649923591
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_FIFO.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_FIFO.v
L0 2
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_FIFO.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_FIFO.v|
!i113 0
R7
R18
R1
n@s@d@r@a@m_@f@i@f@o
vsdram_fifo
R2
!i10b 1
!s100 hhE1cVn7nG2EBOjfB55;h3
!s11b D[C@Z8a6in>A?[TzdF`KV2
IiBefKNnNTKgho=k2P3UGF3
R3
R0
w1649918707
8G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/sdram_fifo/sdram_fifo.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/sdram_fifo/sdram_fifo.v
R4
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/sdram_fifo/sdram_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/sdram_fifo|G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/sdram_fifo/sdram_fifo.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/sdram_fifo -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vSDRAM_INIT
R2
!i10b 1
!s100 MEf@48TR]eX:09^R4S_SZ2
!s11b [gYa74_^g]6FjFVozYLiE1
I34elEb]]TMW0`T2ALBBA<1
R3
R0
w1649335895
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_INIT.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_INIT.v
L0 1
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_INIT.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_INIT.v|
!i113 0
R7
R18
R1
n@s@d@r@a@m_@i@n@i@t
vSDRAM_RD
R2
!i10b 1
!s100 SeBTZzo1[@nR44anPXP5h3
!s11b TiOiNdUmUfD`zc59nniYB1
I?M[JCNGU[W;zUgb_5=SAJ3
R3
R0
w1649931065
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_RD.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_RD.v
L0 1
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_RD.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_RD.v|
!i113 0
R7
R18
R1
n@s@d@r@a@m_@r@d
vSDRAM_WR
R2
!i10b 1
!s100 ;@GHAARR;J;^e_Sll8<AL3
!s11b BZ3Y8l>hOHL28QL]F][Rb2
In<:zzW`7>PJZm6^Xhkk040
R3
R0
w1651064441
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_WR.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_WR.v
R17
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_WR.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_WR.v|
!i113 0
R7
R18
R1
n@s@d@r@a@m_@w@r
vsobel_detect
R9
!i10b 1
!s100 8;ch13JOlGY2GJJ7URl]71
!s11b `1z8NDU3`AMAcjoB6;HIg1
IM9fkmTVQdmAR^0NAQVV9G3
R3
R0
w1655281386
8G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../RTL/SOBEL/sobel_detect.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../RTL/SOBEL/sobel_detect.v
L0 1
R5
r1
!s85 0
31
R11
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../RTL/SOBEL/sobel_detect.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../RTL/SOBEL|G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../RTL/SOBEL/sobel_detect.v|
!i113 0
R7
R16
R1
vtb_get_3x3_matrix
R9
!i10b 1
!s100 8_z4OjoD@I<A4E6[m<Q2]1
!s11b ?3hN=U6UfDDJY8bTmX_jW0
IA]<YZ8DShC`7j>gjOQaNn2
R3
R0
w1655279403
8G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../SIM/sobel/tb_get_3x3_matrix.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../SIM/sobel/tb_get_3x3_matrix.v
L0 2
R5
r1
!s85 0
31
R11
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../SIM/sobel/tb_get_3x3_matrix.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../SIM/sobel|G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../SIM/sobel/tb_get_3x3_matrix.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/../SIM/sobel -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vVGA_CTRL
R2
!i10b 1
!s100 =f9jMdFOP4Ogf^HZf;d<F1
!s11b 5WK`SmVHa>=E`gM_ioW`P0
IDAMDMV;_6`0nbWE6lS30k3
R3
R0
w1655208416
8G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/VGA_CTRL.v
FG:/FPGA_DIP/OV5640/OV5640_VGA/RTL/VGA_CTRL.v
R17
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/VGA_CTRL.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/OV5640/OV5640_VGA/RTL|G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/VGA_CTRL.v|
!i113 0
R7
R18
R1
n@v@g@a_@c@t@r@l
