Analysis & Synthesis report for risc_v
Wed Mar 27 15:00:20 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |led|top:u_top|uart:u_uart|state
 12. State Machine - |led|top:u_top|cpu:u_cpu|clint:u_clint|csr_state
 13. State Machine - |led|top:u_top|uart_debug:u_uart_debug|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for top:u_top
 20. Source assignments for top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated
 21. Source assignments for top:u_top|altera_ram1:u_ram|altsyncram:altsyncram_component|altsyncram_do32:auto_generated
 22. Source assignments for sld_signaltap:auto_signaltap_0
 23. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_hold_flag_1r
 24. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_hold_flag_1r|dff_rst_def:_dff
 25. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_jump_flag_1r
 26. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_jump_flag_1r|dff_rst_def:_dff
 27. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_inst_data_1r
 28. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_set
 29. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_func
 30. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg1_rdata
 31. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg2_rdata
 32. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg_waddr
 33. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg_waddr_vld
 34. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_uimm_data
 35. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_csr_addr
 36. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_dividend
 37. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_dividend|dff_rst_def:_dff
 38. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_divisor
 39. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_divisor|dff_rst_def:_dff
 40. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_q_sign
 41. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_q_sign|dff_rst_def:_dff
 42. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_r_sign
 43. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_r_sign|dff_rst_def:_dff
 44. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_op
 45. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_op|dff_rst_def:_dff
 46. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_reg_waddr
 47. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_reg_waddr|dff_rst_def:_dff
 48. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|clint:u_clint|dff_rst_0:dff_irq_1r
 49. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|clint:u_clint|dff_rst_0:dff_irq_1r|dff_rst_def:_dff
 50. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|clint:u_clint|dff_en_2:dff_break_cause
 51. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_en_flag_1r
 52. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_en_flag_1r|dff_rst_def:_dff
 53. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_addr_1r
 54. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_addr_1r|dff_rst_def:_dff
 55. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_sign_1r
 56. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_sign_1r|dff_rst_def:_dff
 57. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_size_1r
 58. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_size_1r|dff_rst_def:_dff
 59. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_op_load_1r
 60. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_op_load_1r|dff_rst_def:_dff
 61. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr
 62. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr|dff_rst_def:_dff
 63. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr_vld
 64. Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr_vld|dff_rst_def:_dff
 65. Parameter Settings for User Entity Instance: top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: top:u_top|altera_ram1:u_ram|altsyncram:altsyncram_component
 67. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 68. Parameter Settings for Inferred Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|lpm_mult:Mult1
 69. Parameter Settings for Inferred Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|lpm_mult:Mult0
 70. altsyncram Parameter Settings by Entity Instance
 71. lpm_mult Parameter Settings by Entity Instance
 72. Port Connectivity Checks: "top:u_top|uart:u_uart"
 73. Port Connectivity Checks: "top:u_top|altera_ram1:u_ram"
 74. Port Connectivity Checks: "top:u_top|altera_ram1:u_rom"
 75. Port Connectivity Checks: "top:u_top|rbm:u_rbm"
 76. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr_vld"
 77. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr"
 78. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_op_load_1r"
 79. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_size_1r"
 80. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_sign_1r"
 81. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_addr_1r|dff_rst_def:_dff"
 82. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_addr_1r"
 83. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_en_flag_1r"
 84. Port Connectivity Checks: "top:u_top|cpu:u_cpu|clint:u_clint|dff_en_2:dff_break_cause"
 85. Port Connectivity Checks: "top:u_top|cpu:u_cpu|clint:u_clint|dff_rst_0:dff_irq_1r|dff_rst_def:_dff"
 86. Port Connectivity Checks: "top:u_top|cpu:u_cpu|clint:u_clint|dff_rst_0:dff_irq_1r"
 87. Port Connectivity Checks: "top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_reg_waddr|dff_rst_def:_dff"
 88. Port Connectivity Checks: "top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_dividend|dff_rst_def:_dff"
 89. Port Connectivity Checks: "top:u_top|cpu:u_cpu|exu:u_exu"
 90. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_csr_addr"
 91. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_uimm_data"
 92. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg_waddr_vld"
 93. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg_waddr"
 94. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg2_rdata"
 95. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg1_rdata"
 96. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_func"
 97. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_set"
 98. Port Connectivity Checks: "top:u_top|cpu:u_cpu|idu:u_idu"
 99. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_inst_data_1r"
100. Port Connectivity Checks: "top:u_top|cpu:u_cpu|ifu:u_ifu"
101. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_jump_flag_1r"
102. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_hold_flag_1r|dff_rst_def:_dff"
103. Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_hold_flag_1r"
104. Port Connectivity Checks: "top:u_top|cpu:u_cpu"
105. Signal Tap Logic Analyzer Settings
106. Post-Synthesis Netlist Statistics for Top Partition
107. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
108. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
109. Elapsed Time Per Partition
110. Connections to In-System Debugging Instance "auto_signaltap_0"
111. Analysis & Synthesis Messages
112. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 27 15:00:20 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; risc_v                                         ;
; Top-level Entity Name              ; led                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 11,535                                         ;
;     Total combinational functions  ; 8,316                                          ;
;     Dedicated logic registers      ; 4,537                                          ;
; Total registers                    ; 4537                                           ;
; Total pins                         ; 6                                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 534,144                                        ;
; Embedded Multiplier 9-bit elements ; 8                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; led                ; risc_v             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; led.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v                                                              ;             ;
; ../rtl/top.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v                                                                   ;             ;
; ../rtl/param.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/param.v                                                                 ;             ;
; ../rtl/utils/dff.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v                                                             ;             ;
; ../rtl/perips/uart_debug.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v                                                     ;             ;
; ../rtl/perips/uart.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart.v                                                           ;             ;
; ../rtl/perips/rbm.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v                                                            ;             ;
; ../rtl/core/xreg.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/xreg.v                                                             ;             ;
; ../rtl/core/rtu.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/rtu.v                                                              ;             ;
; ../rtl/core/mul.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v                                                              ;             ;
; ../rtl/core/lsu.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/lsu.v                                                              ;             ;
; ../rtl/core/ifu.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/ifu.v                                                              ;             ;
; ../rtl/core/idu.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v                                                              ;             ;
; ../rtl/core/exu.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v                                                              ;             ;
; ../rtl/core/div.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/div.v                                                              ;             ;
; ../rtl/core/csr.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/csr.v                                                              ;             ;
; ../rtl/core/cpu.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v                                                              ;             ;
; ../rtl/core/clint.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v                                                            ;             ;
; altera_ram1.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v                                                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altrom.inc                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altram.inc                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                    ;             ;
; db/altsyncram_do32.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/dffeea.inc                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                          ;             ;
; db/altsyncram_i524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altdpram.tdf                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.inc                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/muxlut.inc                                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/bypassff.inc                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altshift.inc                                                    ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/declut.inc                                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/cmpconst.inc                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                         ;             ;
; db/cntr_pgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_pgi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                     ; altera_sld  ;
; db/ip/slde8f7f207/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                                    ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/multcore.inc                                                    ;             ;
; db/mult_bdt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/mult_bdt.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 11,535 ;
;                                             ;        ;
; Total combinational functions               ; 8316   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 6025   ;
;     -- 3 input functions                    ; 1391   ;
;     -- <=2 input functions                  ; 900    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 7137   ;
;     -- arithmetic mode                      ; 1179   ;
;                                             ;        ;
; Total registers                             ; 4537   ;
;     -- Dedicated logic registers            ; 4537   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 6      ;
; Total memory bits                           ; 534144 ;
;                                             ;        ;
; Embedded Multiplier 9-bit elements          ; 8      ;
;                                             ;        ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 3281   ;
; Total fan-out                               ; 47181  ;
; Average fan-out                             ; 3.62   ;
+---------------------------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |led                                                                                                                                    ; 8316 (100)          ; 4537 (67)                 ; 534144      ; 8            ; 0       ; 4         ; 6    ; 0            ; |led                                                                                                                                                                                                                                                                                                                                            ;                                   ;              ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 551 (2)             ; 1198 (154)                ; 9856        ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 549 (0)             ; 1044 (0)                  ; 9856        ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 549 (88)            ; 1044 (382)                ; 9856        ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 9856        ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_i524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 9856        ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i524:auto_generated                                                                                                                                                 ; altsyncram_i524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 182 (1)             ; 401 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 154 (0)             ; 385 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 231 (231)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 154 (0)             ; 154 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 27 (27)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 142 (10)            ; 126 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_pgi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pgi:auto_generated                                                             ; cntr_pgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 77 (77)             ; 77 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |top:u_top|                                                                                                                          ; 7540 (170)          ; 3182 (0)                  ; 524288      ; 8            ; 0       ; 4         ; 0    ; 0            ; |led|top:u_top                                                                                                                                                                                                                                                                                                                                  ; top                               ; work         ;
;       |altera_ram1:u_ram|                                                                                                               ; 1 (0)               ; 1 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|altera_ram1:u_ram                                                                                                                                                                                                                                                                                                                ; altera_ram1                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 1 (0)               ; 1 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|altera_ram1:u_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_do32:auto_generated|                                                                                            ; 1 (1)               ; 1 (1)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|altera_ram1:u_ram|altsyncram:altsyncram_component|altsyncram_do32:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_do32                   ; work         ;
;       |altera_ram1:u_rom|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|altera_ram1:u_rom                                                                                                                                                                                                                                                                                                                ; altera_ram1                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_do32:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_do32                   ; work         ;
;       |cpu:u_cpu|                                                                                                                       ; 4803 (178)          ; 1759 (0)                  ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu                                                                                                                                                                                                                                                                                                                        ; cpu                               ; work         ;
;          |clint:u_clint|                                                                                                                ; 125 (121)           ; 42 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|clint:u_clint                                                                                                                                                                                                                                                                                                          ; clint                             ; work         ;
;             |dff_en_2:dff_break_cause|                                                                                                  ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|clint:u_clint|dff_en_2:dff_break_cause                                                                                                                                                                                                                                                                                 ; dff_en_2                          ; work         ;
;          |dff_en_2:dff_exu_csr_addr|                                                                                                    ; 13 (13)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_csr_addr                                                                                                                                                                                                                                                                                              ; dff_en_2                          ; work         ;
;          |dff_en_2:dff_exu_inst_func|                                                                                                   ; 51 (51)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_func                                                                                                                                                                                                                                                                                             ; dff_en_2                          ; work         ;
;          |dff_en_2:dff_exu_inst_set|                                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_set                                                                                                                                                                                                                                                                                              ; dff_en_2                          ; work         ;
;          |dff_en_2:dff_exu_reg1_rdata|                                                                                                  ; 731 (731)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg1_rdata                                                                                                                                                                                                                                                                                            ; dff_en_2                          ; work         ;
;          |dff_en_2:dff_exu_reg2_rdata|                                                                                                  ; 706 (706)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg2_rdata                                                                                                                                                                                                                                                                                            ; dff_en_2                          ; work         ;
;          |dff_en_2:dff_exu_reg_waddr_vld|                                                                                               ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg_waddr_vld                                                                                                                                                                                                                                                                                         ; dff_en_2                          ; work         ;
;          |dff_en_2:dff_exu_reg_waddr|                                                                                                   ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg_waddr                                                                                                                                                                                                                                                                                             ; dff_en_2                          ; work         ;
;          |dff_en_2:dff_exu_uimm_data|                                                                                                   ; 46 (46)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_uimm_data                                                                                                                                                                                                                                                                                             ; dff_en_2                          ; work         ;
;          |dff_en_2:dff_inst_data_1r|                                                                                                    ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_inst_data_1r                                                                                                                                                                                                                                                                                              ; dff_en_2                          ; work         ;
;          |dff_rst_0:dff_hold_flag_1r|                                                                                                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_hold_flag_1r                                                                                                                                                                                                                                                                                             ; dff_rst_0                         ; work         ;
;             |dff_rst_def:_dff|                                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_hold_flag_1r|dff_rst_def:_dff                                                                                                                                                                                                                                                                            ; dff_rst_def                       ; work         ;
;          |dff_rst_0:dff_jump_flag_1r|                                                                                                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_jump_flag_1r                                                                                                                                                                                                                                                                                             ; dff_rst_0                         ; work         ;
;             |dff_rst_def:_dff|                                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_jump_flag_1r|dff_rst_def:_dff                                                                                                                                                                                                                                                                            ; dff_rst_def                       ; work         ;
;          |dff_rst_0:dff_mau_reg_addr_vld|                                                                                               ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr_vld                                                                                                                                                                                                                                                                                         ; dff_rst_0                         ; work         ;
;             |dff_rst_def:_dff|                                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr_vld|dff_rst_def:_dff                                                                                                                                                                                                                                                                        ; dff_rst_def                       ; work         ;
;          |dff_rst_0:dff_mau_reg_addr|                                                                                                   ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr                                                                                                                                                                                                                                                                                             ; dff_rst_0                         ; work         ;
;             |dff_rst_def:_dff|                                                                                                          ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr|dff_rst_def:_dff                                                                                                                                                                                                                                                                            ; dff_rst_def                       ; work         ;
;          |dff_rst_0:dff_mem_addr_1r|                                                                                                    ; 0 (0)               ; 19 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_addr_1r                                                                                                                                                                                                                                                                                              ; dff_rst_0                         ; work         ;
;             |dff_rst_def:_dff|                                                                                                          ; 0 (0)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_addr_1r|dff_rst_def:_dff                                                                                                                                                                                                                                                                             ; dff_rst_def                       ; work         ;
;          |dff_rst_0:dff_mem_en_flag_1r|                                                                                                 ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_en_flag_1r                                                                                                                                                                                                                                                                                           ; dff_rst_0                         ; work         ;
;             |dff_rst_def:_dff|                                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_en_flag_1r|dff_rst_def:_dff                                                                                                                                                                                                                                                                          ; dff_rst_def                       ; work         ;
;          |dff_rst_0:dff_op_load_1r|                                                                                                     ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_op_load_1r                                                                                                                                                                                                                                                                                               ; dff_rst_0                         ; work         ;
;             |dff_rst_def:_dff|                                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_op_load_1r|dff_rst_def:_dff                                                                                                                                                                                                                                                                              ; dff_rst_def                       ; work         ;
;          |dff_rst_0:dff_subop_sign_1r|                                                                                                  ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_sign_1r                                                                                                                                                                                                                                                                                            ; dff_rst_0                         ; work         ;
;             |dff_rst_def:_dff|                                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_sign_1r|dff_rst_def:_dff                                                                                                                                                                                                                                                                           ; dff_rst_def                       ; work         ;
;          |dff_rst_0:dff_subop_size_1r|                                                                                                  ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_size_1r                                                                                                                                                                                                                                                                                            ; dff_rst_0                         ; work         ;
;             |dff_rst_def:_dff|                                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_size_1r|dff_rst_def:_dff                                                                                                                                                                                                                                                                           ; dff_rst_def                       ; work         ;
;          |exu:u_exu|                                                                                                                    ; 2004 (1363)         ; 142 (0)                   ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu                                                                                                                                                                                                                                                                                                              ; exu                               ; work         ;
;             |div:u_div|                                                                                                                 ; 469 (469)           ; 142 (70)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div                                                                                                                                                                                                                                                                                                    ; div                               ; work         ;
;                |dff_rst_0:dff_data_dividend|                                                                                            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_dividend                                                                                                                                                                                                                                                                        ; dff_rst_0                         ; work         ;
;                   |dff_rst_def:_dff|                                                                                                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_dividend|dff_rst_def:_dff                                                                                                                                                                                                                                                       ; dff_rst_def                       ; work         ;
;                |dff_rst_0:dff_data_divisor|                                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_divisor                                                                                                                                                                                                                                                                         ; dff_rst_0                         ; work         ;
;                   |dff_rst_def:_dff|                                                                                                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_divisor|dff_rst_def:_dff                                                                                                                                                                                                                                                        ; dff_rst_def                       ; work         ;
;                |dff_rst_0:dff_op|                                                                                                       ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_op                                                                                                                                                                                                                                                                                   ; dff_rst_0                         ; work         ;
;                   |dff_rst_def:_dff|                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_op|dff_rst_def:_dff                                                                                                                                                                                                                                                                  ; dff_rst_def                       ; work         ;
;                |dff_rst_0:dff_q_sign|                                                                                                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_q_sign                                                                                                                                                                                                                                                                               ; dff_rst_0                         ; work         ;
;                   |dff_rst_def:_dff|                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_q_sign|dff_rst_def:_dff                                                                                                                                                                                                                                                              ; dff_rst_def                       ; work         ;
;                |dff_rst_0:dff_r_sign|                                                                                                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_r_sign                                                                                                                                                                                                                                                                               ; dff_rst_0                         ; work         ;
;                   |dff_rst_def:_dff|                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_r_sign|dff_rst_def:_dff                                                                                                                                                                                                                                                              ; dff_rst_def                       ; work         ;
;                |dff_rst_0:dff_reg_waddr|                                                                                                ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_reg_waddr                                                                                                                                                                                                                                                                            ; dff_rst_0                         ; work         ;
;                   |dff_rst_def:_dff|                                                                                                    ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_reg_waddr|dff_rst_def:_dff                                                                                                                                                                                                                                                           ; dff_rst_def                       ; work         ;
;             |mul:u_mul|                                                                                                                 ; 172 (112)           ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul                                                                                                                                                                                                                                                                                                    ; mul                               ; work         ;
;                |lpm_mult:Mult0|                                                                                                         ; 30 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|lpm_mult:Mult0                                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;                   |mult_bdt:auto_generated|                                                                                             ; 30 (30)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                                                                                                                                                                                             ; mult_bdt                          ; work         ;
;                |lpm_mult:Mult1|                                                                                                         ; 30 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|lpm_mult:Mult1                                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;                   |mult_bdt:auto_generated|                                                                                             ; 30 (30)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|lpm_mult:Mult1|mult_bdt:auto_generated                                                                                                                                                                                                                                                             ; mult_bdt                          ; work         ;
;          |idu:u_idu|                                                                                                                    ; 132 (132)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|idu:u_idu                                                                                                                                                                                                                                                                                                              ; idu                               ; work         ;
;          |ifu:u_ifu|                                                                                                                    ; 128 (128)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|ifu:u_ifu                                                                                                                                                                                                                                                                                                              ; ifu                               ; work         ;
;          |lsu:u_lsu|                                                                                                                    ; 275 (275)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|lsu:u_lsu                                                                                                                                                                                                                                                                                                              ; lsu                               ; work         ;
;          |regfile:u_regfile|                                                                                                            ; 371 (0)             ; 1344 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|regfile:u_regfile                                                                                                                                                                                                                                                                                                      ; regfile                           ; work         ;
;             |csr:u_csr|                                                                                                                 ; 326 (326)           ; 352 (352)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|regfile:u_regfile|csr:u_csr                                                                                                                                                                                                                                                                                            ; csr                               ; work         ;
;             |xreg:u_xreg|                                                                                                               ; 45 (45)             ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|cpu:u_cpu|regfile:u_regfile|xreg:u_xreg                                                                                                                                                                                                                                                                                          ; xreg                              ; work         ;
;       |rbm:u_rbm|                                                                                                                       ; 94 (94)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|rbm:u_rbm                                                                                                                                                                                                                                                                                                                        ; rbm                               ; work         ;
;       |uart:u_uart|                                                                                                                     ; 187 (187)           ; 158 (158)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|uart:u_uart                                                                                                                                                                                                                                                                                                                      ; uart                              ; work         ;
;       |uart_debug:u_uart_debug|                                                                                                         ; 2285 (2285)         ; 1264 (1264)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led|top:u_top|uart_debug:u_uart_debug                                                                                                                                                                                                                                                                                                          ; uart_debug                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 77           ; 128          ; 77           ; 9856   ; None ;
; top:u_top|altera_ram1:u_ram|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; None ;
; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |led|top:u_top|altera_ram1:u_ram                                                                                                                                                                                                                                         ; altera_ram1.v   ;
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |led|top:u_top|altera_ram1:u_rom                                                                                                                                                                                                                                         ; altera_ram1.v   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |led|top:u_top|uart:u_uart|state                                    ;
+-------------------+--------------+-------------------+---------------+--------------+
; Name              ; state.S_STOP ; state.S_SEND_BYTE ; state.S_START ; state.S_IDLE ;
+-------------------+--------------+-------------------+---------------+--------------+
; state.S_IDLE      ; 0            ; 0                 ; 0             ; 0            ;
; state.S_START     ; 0            ; 0                 ; 1             ; 1            ;
; state.S_SEND_BYTE ; 0            ; 1                 ; 0             ; 1            ;
; state.S_STOP      ; 1            ; 0                 ; 0             ; 1            ;
+-------------------+--------------+-------------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |led|top:u_top|cpu:u_cpu|clint:u_clint|csr_state                                                                                                                                   ;
+-----------------------------+--------------------------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+
; Name                        ; csr_state.CSR_STATE_MRET ; csr_state.CSR_STATE_MCAUSE ; csr_state.CSR_STATE_MSTATUS ; csr_state.CSR_STATE_MEPC ; csr_state.CSR_STATE_WAIT ; csr_state.CSR_STATE_IDLE ;
+-----------------------------+--------------------------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+
; csr_state.CSR_STATE_IDLE    ; 0                        ; 0                          ; 0                           ; 0                        ; 0                        ; 0                        ;
; csr_state.CSR_STATE_WAIT    ; 0                        ; 0                          ; 0                           ; 0                        ; 1                        ; 1                        ;
; csr_state.CSR_STATE_MEPC    ; 0                        ; 0                          ; 0                           ; 1                        ; 0                        ; 1                        ;
; csr_state.CSR_STATE_MSTATUS ; 0                        ; 0                          ; 1                           ; 0                        ; 0                        ; 1                        ;
; csr_state.CSR_STATE_MCAUSE  ; 0                        ; 1                          ; 0                           ; 0                        ; 0                        ; 1                        ;
; csr_state.CSR_STATE_MRET    ; 1                        ; 0                          ; 0                           ; 0                        ; 0                        ; 1                        ;
+-----------------------------+--------------------------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |led|top:u_top|uart_debug:u_uart_debug|state                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------+-----------------+------------------+-------------------+------------------+------------------+---------------------------+--------------------------+------------------+--------------------+-------------------+---------------------------------+------------------------+--------------+
; Name                            ; state.S_WRITE_MEM ; state.S_CRC_END ; state.S_CRC_CALC ; state.S_CRC_START ; state.S_SEND_NAK ; state.S_SEND_ACK ; state.S_REC_REMAIN_PACKET ; state.S_REC_FIRST_PACKET ; state.S_GET_BYTE ; state.S_WAIT_BYTE2 ; state.S_WAIT_BYTE ; state.S_CLEAR_UART_RX_OVER_FLAG ; state.S_INIT_UART_BAUD ; state.S_IDLE ;
+---------------------------------+-------------------+-----------------+------------------+-------------------+------------------+------------------+---------------------------+--------------------------+------------------+--------------------+-------------------+---------------------------------+------------------------+--------------+
; state.S_IDLE                    ; 0                 ; 0               ; 0                ; 0                 ; 0                ; 0                ; 0                         ; 0                        ; 0                ; 0                  ; 0                 ; 0                               ; 0                      ; 0            ;
; state.S_INIT_UART_BAUD          ; 0                 ; 0               ; 0                ; 0                 ; 0                ; 0                ; 0                         ; 0                        ; 0                ; 0                  ; 0                 ; 0                               ; 1                      ; 1            ;
; state.S_CLEAR_UART_RX_OVER_FLAG ; 0                 ; 0               ; 0                ; 0                 ; 0                ; 0                ; 0                         ; 0                        ; 0                ; 0                  ; 0                 ; 1                               ; 0                      ; 1            ;
; state.S_WAIT_BYTE               ; 0                 ; 0               ; 0                ; 0                 ; 0                ; 0                ; 0                         ; 0                        ; 0                ; 0                  ; 1                 ; 0                               ; 0                      ; 1            ;
; state.S_WAIT_BYTE2              ; 0                 ; 0               ; 0                ; 0                 ; 0                ; 0                ; 0                         ; 0                        ; 0                ; 1                  ; 0                 ; 0                               ; 0                      ; 1            ;
; state.S_GET_BYTE                ; 0                 ; 0               ; 0                ; 0                 ; 0                ; 0                ; 0                         ; 0                        ; 1                ; 0                  ; 0                 ; 0                               ; 0                      ; 1            ;
; state.S_REC_FIRST_PACKET        ; 0                 ; 0               ; 0                ; 0                 ; 0                ; 0                ; 0                         ; 1                        ; 0                ; 0                  ; 0                 ; 0                               ; 0                      ; 1            ;
; state.S_REC_REMAIN_PACKET       ; 0                 ; 0               ; 0                ; 0                 ; 0                ; 0                ; 1                         ; 0                        ; 0                ; 0                  ; 0                 ; 0                               ; 0                      ; 1            ;
; state.S_SEND_ACK                ; 0                 ; 0               ; 0                ; 0                 ; 0                ; 1                ; 0                         ; 0                        ; 0                ; 0                  ; 0                 ; 0                               ; 0                      ; 1            ;
; state.S_SEND_NAK                ; 0                 ; 0               ; 0                ; 0                 ; 1                ; 0                ; 0                         ; 0                        ; 0                ; 0                  ; 0                 ; 0                               ; 0                      ; 1            ;
; state.S_CRC_START               ; 0                 ; 0               ; 0                ; 1                 ; 0                ; 0                ; 0                         ; 0                        ; 0                ; 0                  ; 0                 ; 0                               ; 0                      ; 1            ;
; state.S_CRC_CALC                ; 0                 ; 0               ; 1                ; 0                 ; 0                ; 0                ; 0                         ; 0                        ; 0                ; 0                  ; 0                 ; 0                               ; 0                      ; 1            ;
; state.S_CRC_END                 ; 0                 ; 1               ; 0                ; 0                 ; 0                ; 0                ; 0                         ; 0                        ; 0                ; 0                  ; 0                 ; 0                               ; 0                      ; 1            ;
; state.S_WRITE_MEM               ; 1                 ; 0               ; 0                ; 0                 ; 0                ; 0                ; 0                         ; 0                        ; 0                ; 0                  ; 0                 ; 0                               ; 0                      ; 1            ;
+---------------------------------+-------------------+-----------------+------------------+-------------------+------------------+------------------+---------------------------+--------------------------+------------------+--------------------+-------------------+---------------------------------+------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; top:u_top|uart:u_uart|uart_status[2..31]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|rden_b_store                                                                                ; Lost fanout                                                                                                                                                                                        ;
; top:u_top|cpu:u_cpu|clint:u_clint|dff_en_2:dff_break_cause|qout_r[4..30]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; top:u_top|cpu:u_cpu|clint:u_clint|dff_rst_0:dff_irq_1r|dff_rst_def:_dff|qout_r[0,1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_func|qout_r[12]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; top:u_top|cpu:u_cpu|regfile:u_regfile|xreg:u_xreg|_x0[0..31]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; top:u_top|cpu:u_cpu|clint:u_clint|irq_vld_t                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|fw_file_size[23..31]                                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; top:u_top|uart_debug:u_uart_debug|need_to_rec_bytes[1,7]                                                                                                                               ; Merged with top:u_top|uart_debug:u_uart_debug|need_to_rec_bytes[0]                                                                                                                                 ;
; top:u_top|uart_debug:u_uart_debug|need_to_rec_bytes[3..6]                                                                                                                              ; Merged with top:u_top|uart_debug:u_uart_debug|need_to_rec_bytes[2]                                                                                                                                 ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[0]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index0[1]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index3[0,1]                                                                                                                           ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index0[1]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[1]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index0[0]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index2[0,1]                                                                                                                           ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index0[0]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|mem_addr_o[1]                                                                                                                                        ; Merged with top:u_top|uart_debug:u_uart_debug|mem_addr_o[0]                                                                                                                                        ;
; top:u_top|cpu:u_cpu|clint:u_clint|dff_en_2:dff_break_cause|qout_r[1]                                                                                                                   ; Merged with top:u_top|cpu:u_cpu|clint:u_clint|dff_en_2:dff_break_cause|qout_r[0]                                                                                                                   ;
; top:u_top|uart:u_uart|uart_rx[8,9,11..31]                                                                                                                                              ; Merged with top:u_top|uart:u_uart|uart_rx[10]                                                                                                                                                      ;
; top:u_top|uart_debug:u_uart_debug|write_mem_addr[1]                                                                                                                                    ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_addr[0]                                                                                                                                    ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index2[7]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[7]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index2[6]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[6]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index2[5]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[5]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index2[4]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[4]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index2[3]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[3]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index2[2]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[2]                                                                                                                             ;
; top:u_top|uart:u_uart|uart_rx[10]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index0[1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_addr[0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|need_to_rec_bytes[2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|mem_addr_o[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; top:u_top|cpu:u_cpu|clint:u_clint|csr_state~5                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; top:u_top|cpu:u_cpu|clint:u_clint|csr_state~6                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; top:u_top|cpu:u_cpu|clint:u_clint|csr_state~7                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; top:u_top|cpu:u_cpu|clint:u_clint|dff_en_2:dff_break_cause|qout_r[31]                                                                                                                  ; Merged with top:u_top|cpu:u_cpu|clint:u_clint|dff_en_2:dff_break_cause|qout_r[2]                                                                                                                   ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[6]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index0[6]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[5]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index0[5]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[4]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index0[4]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[3]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index0[3]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[7]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index0[7]                                                                                                                             ;
; top:u_top|uart_debug:u_uart_debug|write_mem_byte_index1[2]                                                                                                                             ; Merged with top:u_top|uart_debug:u_uart_debug|write_mem_byte_index0[2]                                                                                                                             ;
; Total Number of Removed Registers = 162                                                                                                                                                ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; top:u_top|cpu:u_cpu|clint:u_clint|dff_rst_0:dff_irq_1r|dff_rst_def:_dff|qout_r[0]                                                                            ; Stuck at GND              ; top:u_top|cpu:u_cpu|clint:u_clint|irq_vld_t                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; top:u_top|uart_debug:u_uart_debug|write_mem_addr[0]                                                                                                          ; Stuck at GND              ; top:u_top|uart_debug:u_uart_debug|mem_addr_o[0]                                                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4537  ;
; Number of registers using Synchronous Clear  ; 216   ;
; Number of registers using Synchronous Load   ; 144   ;
; Number of registers using Asynchronous Clear ; 1237  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3245  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[28]                                                                                                                                                                                                                                                                                           ; 3       ;
; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[31]                                                                                                                                                                                                                                                                                           ; 3       ;
; top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|div_cnt[5]                                                                                                                                                                                                                                                                              ; 11      ;
; top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|div_cnt[0]                                                                                                                                                                                                                                                                              ; 9       ;
; top:u_top|cpu:u_cpu|regfile:u_regfile|csr:u_csr|_mstatus[5]                                                                                                                                                                                                                                                                     ; 2       ;
; top:u_top|cpu:u_cpu|regfile:u_regfile|csr:u_csr|_mstatus[6]                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |led|top:u_top|uart_debug:u_uart_debug|fw_file_size[7]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |led|top:u_top|uart:u_uart|uart_baud[15]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_func|qout_r[1]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_func|qout_r[25]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |led|top:u_top|uart:u_uart|uart_ctrl[0]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |led|top:u_top|uart:u_uart|uart_rx[1]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |led|top:u_top|uart:u_uart|rx_data[0]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |led|top:u_top|uart:u_uart|rx_div_cnt[1]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|div_cnt[3]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |led|top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[11]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_func|qout_r[4]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |led|top:u_top|uart:u_uart|rx_clk_cnt[2]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|next_remainder[43]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|next_remainder[30]                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |led|top:u_top|uart:u_uart|cycle_cnt[12]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |led|top:u_top|uart:u_uart|rx_clk_edge_cnt[0]                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |led|top:u_top|uart:u_uart|bit_cnt[1]                                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |led|top:u_top|uart_debug:u_uart_debug|crc_result[10]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |led|top:u_top|uart_debug:u_uart_debug|write_mem_byte_index0[2]                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |led|top:u_top|uart_debug:u_uart_debug|write_mem_addr[5]                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |led|top:u_top|uart_debug:u_uart_debug|crc_result[5]                                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 40 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |led|top:u_top|uart_debug:u_uart_debug|mem_wdata_o[16]                                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |led|top:u_top|uart_debug:u_uart_debug|mem_addr_o[28]                                                                                                                                                                                                                                                                                                         ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; Yes        ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg1_rdata|qout_r[7]                                                                                                                                                                                                                                                                                                ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; Yes        ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg2_rdata|qout_r[13]                                                                                                                                                                                                                                                                                               ;
; 130:1              ; 4 bits    ; 344 LEs       ; 4 LEs                ; 340 LEs                ; Yes        ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_func|qout_r[17]                                                                                                                                                                                                                                                                                                ;
; 130:1              ; 2 bits    ; 172 LEs       ; 2 LEs                ; 170 LEs                ; Yes        ; |led|top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_func|qout_r[20]                                                                                                                                                                                                                                                                                                ;
; 37:1               ; 8 bits    ; 192 LEs       ; 176 LEs              ; 16 LEs                 ; Yes        ; |led|top:u_top|uart_debug:u_uart_debug|write_mem_data[31]                                                                                                                                                                                                                                                                                                     ;
; 70:1               ; 8 bits    ; 368 LEs       ; 352 LEs              ; 16 LEs                 ; Yes        ; |led|top:u_top|uart_debug:u_uart_debug|write_mem_data[4]                                                                                                                                                                                                                                                                                                      ;
; 39:1               ; 16 bits   ; 416 LEs       ; 384 LEs              ; 32 LEs                 ; Yes        ; |led|top:u_top|uart_debug:u_uart_debug|write_mem_data[22]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |led|top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[31]                                                                                                                                                                                                                                                                                                                    ;
; 1:1                ; 16 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |led|top:u_top|uart_debug:u_uart_debug|Mux15                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|clint:u_clint|int_type[0]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|iresult_csrw[16]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|iresult_csrw[2]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|ShiftRight0                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |led|top:u_top|uart_debug:u_uart_debug|remain_packet_count                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |led|top:u_top|cpu:u_cpu|idu:u_idu|Selector7                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|rst_rem_final_t[7]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|rst_qt_final_t[7]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|data_o                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|idu:u_idu|Selector3                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |led|top:u_top|uart:u_uart|ShiftLeft0                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |led|top:u_top|uart:u_uart|ShiftLeft0                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |led|top:u_top|uart:u_uart|state                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|ShiftRight0                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|idu:u_idu|Selector7                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|iresult_m_final[31]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|lsu:u_lsu|mem_data_h[25]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|idu:u_idu|Selector7                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|clint:u_clint|Selector36                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|ShiftRight0                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |led|top:u_top|cpu:u_cpu|idu:u_idu|Selector7                                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|idu:u_idu|Selector11                                                                                                                                                                                                                                                                                                                 ;
; 128:1              ; 2 bits    ; 170 LEs       ; 32 LEs               ; 138 LEs                ; No         ; |led|top:u_top|cpu:u_cpu|idu:u_idu|Selector33                                                                                                                                                                                                                                                                                                                 ;
; 132:1              ; 8 bits    ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |led|top:u_top|uart_debug:u_uart_debug|Mux49                                                                                                                                                                                                                                                                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |led|top:u_top|uart_debug:u_uart_debug|state                                                                                                                                                                                                                                                                                                                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|idu:u_idu|Selector18                                                                                                                                                                                                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |led|top:u_top|uart_debug:u_uart_debug|state                                                                                                                                                                                                                                                                                                                  ;
; 12:1               ; 32 bits   ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|regfile:u_regfile|csr:u_csr|Selector8                                                                                                                                                                                                                                                                                                ;
; 272:1              ; 24 bits   ; 4344 LEs      ; 72 LEs               ; 4272 LEs               ; No         ; |led|top:u_top|rbm:u_rbm|Mux14                                                                                                                                                                                                                                                                                                                                ;
; 272:1              ; 6 bits    ; 1086 LEs      ; 24 LEs               ; 1062 LEs               ; No         ; |led|top:u_top|rbm:u_rbm|Mux25                                                                                                                                                                                                                                                                                                                                ;
; 272:1              ; 2 bits    ; 362 LEs       ; 12 LEs               ; 350 LEs                ; No         ; |led|top:u_top|rbm:u_rbm|Mux30                                                                                                                                                                                                                                                                                                                                ;
; 16:1               ; 10 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|Selector25                                                                                                                                                                                                                                                                                                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|Selector16                                                                                                                                                                                                                                                                                                                 ;
; 17:1               ; 8 bits    ; 88 LEs        ; 80 LEs               ; 8 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|Selector10                                                                                                                                                                                                                                                                                                                 ;
; 18:1               ; 4 bits    ; 48 LEs        ; 44 LEs               ; 4 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|Selector6                                                                                                                                                                                                                                                                                                                  ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|Selector2                                                                                                                                                                                                                                                                                                                  ;
; 20:1               ; 2 bits    ; 26 LEs        ; 24 LEs               ; 2 LEs                  ; No         ; |led|top:u_top|cpu:u_cpu|exu:u_exu|Selector0                                                                                                                                                                                                                                                                                                                  ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |led|top:u_top|uart_debug:u_uart_debug|Mux33                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |led|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |led|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for top:u_top                           ;
+------------------------------+-------+------+--------------+
; Assignment                   ; Value ; From ; To           ;
+------------------------------+-------+------+--------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[16]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[16]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[15]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[15]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[14]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[14]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[13]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[13]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[12]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[12]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[11]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[11]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[10]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[10]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[9]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[9]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[8]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[8]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_addr[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_addr[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rd        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rd        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_we        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_we        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_size[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_size[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_size[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_size[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_wdata[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_wdata[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_rdata[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_rdata[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_addr[14]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_addr[14]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_addr[13]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_addr[13]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_addr[12]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_addr[12]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_addr[11]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_addr[11]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_addr[10]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_addr[10]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_addr[9]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_addr[9]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_addr[8]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_addr[8]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_addr[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_addr[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_addr[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_addr[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_addr[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_addr[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_addr[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_addr[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_addr[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_addr[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m0_addr[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m0_addr[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; m1_rdata[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; m1_rdata[0]  ;
+------------------------------+-------+------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u_top|altera_ram1:u_ram|altsyncram:altsyncram_component|altsyncram_do32:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_hold_flag_1r ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_hold_flag_1r|dff_rst_def:_dff ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_jump_flag_1r ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_jump_flag_1r|dff_rst_def:_dff ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_inst_data_1r ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; DW             ; 00100000 ; Unsigned Binary                                                ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_set ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; DW             ; 00001000 ; Unsigned Binary                                                ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_func ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; DW             ; 00100000 ; Unsigned Binary                                                 ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg1_rdata ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; DW             ; 00100000 ; Unsigned Binary                                                  ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg2_rdata ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; DW             ; 00100000 ; Unsigned Binary                                                  ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg_waddr ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; DW             ; 00000101 ; Unsigned Binary                                                 ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg_waddr_vld ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_uimm_data ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; DW             ; 00100000 ; Unsigned Binary                                                 ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_en_2:dff_exu_csr_addr ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; DW             ; 00001100 ; Unsigned Binary                                                ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_dividend ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; DW             ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_dividend|dff_rst_def:_dff ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; DW             ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_divisor ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; DW             ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_divisor|dff_rst_def:_dff ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; DW             ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_q_sign ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_q_sign|dff_rst_def:_dff ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_r_sign ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_r_sign|dff_rst_def:_dff ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_op ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_op|dff_rst_def:_dff ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_reg_waddr ;
+----------------+----------+----------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                             ;
+----------------+----------+----------------------------------------------------------------------------------+
; DW             ; 00000101 ; Unsigned Binary                                                                  ;
+----------------+----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_reg_waddr|dff_rst_def:_dff ;
+----------------+----------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                              ;
+----------------+----------+---------------------------------------------------------------------------------------------------+
; DW             ; 00000101 ; Unsigned Binary                                                                                   ;
+----------------+----------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|clint:u_clint|dff_rst_0:dff_irq_1r ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DW             ; 2     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|clint:u_clint|dff_rst_0:dff_irq_1r|dff_rst_def:_dff ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DW             ; 2     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|clint:u_clint|dff_en_2:dff_break_cause ;
+----------------+----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                        ;
+----------------+----------+-----------------------------------------------------------------------------+
; DW             ; 00100000 ; Unsigned Binary                                                             ;
+----------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_en_flag_1r ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_en_flag_1r|dff_rst_def:_dff ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_addr_1r ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; DW             ; 00100000 ; Unsigned Binary                                                ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_addr_1r|dff_rst_def:_dff ;
+----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                            ;
+----------------+----------+---------------------------------------------------------------------------------+
; DW             ; 00100000 ; Unsigned Binary                                                                 ;
+----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_sign_1r ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_sign_1r|dff_rst_def:_dff ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_size_1r ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DW             ; 2     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_size_1r|dff_rst_def:_dff ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; DW             ; 2     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_op_load_1r ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_op_load_1r|dff_rst_def:_dff ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; DW             ; 00000101 ; Unsigned Binary                                                 ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr|dff_rst_def:_dff ;
+----------------+----------+----------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                             ;
+----------------+----------+----------------------------------------------------------------------------------+
; DW             ; 00000101 ; Unsigned Binary                                                                  ;
+----------------+----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr_vld ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr_vld|dff_rst_def:_dff ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+---------------------------+
; Parameter Name                     ; Value                                   ; Type                      ;
+------------------------------------+-----------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped                   ;
; WIDTH_A                            ; 32                                      ; Signed Integer            ;
; WIDTHAD_A                          ; 13                                      ; Signed Integer            ;
; NUMWORDS_A                         ; 8192                                    ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                   ;
; WIDTH_B                            ; 32                                      ; Signed Integer            ;
; WIDTHAD_B                          ; 13                                      ; Signed Integer            ;
; NUMWORDS_B                         ; 8192                                    ; Signed Integer            ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK0                                  ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped                   ;
; OUTDATA_REG_B                      ; CLOCK0                                  ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 4                                       ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                   ;
; BYTE_SIZE                          ; 8                                       ; Signed Integer            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                   ;
; INIT_FILE                          ; ../../example_c/inst_data/calculate.hex ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_B                                  ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                  ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                  ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_do32                         ; Untyped                   ;
+------------------------------------+-----------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top|altera_ram1:u_ram|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+---------------------------+
; Parameter Name                     ; Value                                   ; Type                      ;
+------------------------------------+-----------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped                   ;
; WIDTH_A                            ; 32                                      ; Signed Integer            ;
; WIDTHAD_A                          ; 13                                      ; Signed Integer            ;
; NUMWORDS_A                         ; 8192                                    ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                   ;
; WIDTH_B                            ; 32                                      ; Signed Integer            ;
; WIDTHAD_B                          ; 13                                      ; Signed Integer            ;
; NUMWORDS_B                         ; 8192                                    ; Signed Integer            ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK0                                  ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped                   ;
; OUTDATA_REG_B                      ; CLOCK0                                  ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 4                                       ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                   ;
; BYTE_SIZE                          ; 8                                       ; Signed Integer            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                   ;
; INIT_FILE                          ; ../../example_c/inst_data/calculate.hex ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_B                                  ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                  ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                  ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_do32                         ; Untyped                   ;
+------------------------------------+-----------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 77                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 77                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 252                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 77                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 2                                                           ;
; Entity Instance                           ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                          ;
;     -- NUMWORDS_A                         ; 8192                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 32                                                          ;
;     -- NUMWORDS_B                         ; 8192                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; top:u_top|altera_ram1:u_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                          ;
;     -- NUMWORDS_A                         ; 8192                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 32                                                          ;
;     -- NUMWORDS_B                         ; 8192                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                 ;
+---------------------------------------+--------------------------------------------------------+
; Name                                  ; Value                                                  ;
+---------------------------------------+--------------------------------------------------------+
; Number of entity instances            ; 2                                                      ;
; Entity Instance                       ; top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                     ;
;     -- LPM_WIDTHB                     ; 16                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                     ;
;     -- USE_EAB                        ; OFF                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                     ;
; Entity Instance                       ; top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                     ;
;     -- LPM_WIDTHB                     ; 16                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                     ;
;     -- USE_EAB                        ; OFF                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                     ;
+---------------------------------------+--------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "top:u_top|uart:u_uart" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; addr_i[31..8] ; Input ; Info     ; Stuck at GND   ;
+---------------+-------+----------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|altera_ram1:u_ram"                                                                                                                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; byteena_a ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|altera_ram1:u_rom"                                                                                                                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; byteena_a ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rden      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|rbm:u_rbm"        ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; s3_data_i ; Input  ; Info     ; Stuck at GND           ;
; s3_we_o   ; Output ; Info     ; Explicitly unconnected ;
; s3_rd_o   ; Output ; Info     ; Explicitly unconnected ;
; s4_data_i ; Input  ; Info     ; Stuck at GND           ;
; s4_we_o   ; Output ; Info     ; Explicitly unconnected ;
; s4_rd_o   ; Output ; Info     ; Explicitly unconnected ;
; s5_data_i ; Input  ; Info     ; Stuck at GND           ;
; s5_we_o   ; Output ; Info     ; Explicitly unconnected ;
; s5_rd_o   ; Output ; Info     ; Explicitly unconnected ;
; s6_data_i ; Input  ; Info     ; Stuck at GND           ;
; s6_we_o   ; Output ; Info     ; Explicitly unconnected ;
; s6_rd_o   ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr_vld" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_mau_reg_addr" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_op_load_1r" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_size_1r" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_subop_sign_1r" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                      ;
+------+-------+----------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_addr_1r|dff_rst_def:_dff" ;
+---------+-------+----------+---------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                       ;
+---------+-------+----------+---------------------------------------------------------------+
; def_val ; Input ; Info     ; Stuck at GND                                                  ;
+---------+-------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_addr_1r" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                    ;
+------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_en_flag_1r" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|clint:u_clint|dff_en_2:dff_break_cause" ;
+-------------+-------+----------+-------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                               ;
+-------------+-------+----------+-------------------------------------------------------+
; din1[30..4] ; Input ; Info     ; Stuck at GND                                          ;
; din2        ; Input ; Info     ; Stuck at GND                                          ;
+-------------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|clint:u_clint|dff_rst_0:dff_irq_1r|dff_rst_def:_dff" ;
+---------+-------+----------+------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                ;
+---------+-------+----------+------------------------------------------------------------------------+
; def_val ; Input ; Info     ; Stuck at GND                                                           ;
+---------+-------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|clint:u_clint|dff_rst_0:dff_irq_1r" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_reg_waddr|dff_rst_def:_dff" ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; def_val ; Input ; Info     ; Stuck at GND                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_dividend|dff_rst_def:_dff" ;
+---------+-------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------+
; def_val ; Input ; Info     ; Stuck at GND                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|exu:u_exu"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; iresult_vld_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_csr_addr" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; din1 ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_uimm_data"                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; din1         ; Input  ; Info     ; Stuck at GND                                                                        ;
; qout[31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg_waddr_vld" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; din1 ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg_waddr" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; din1 ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg2_rdata" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; din1 ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg1_rdata" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; din1 ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_func" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; din1 ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_set"                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; din1       ; Input  ; Info     ; Stuck at GND                                                                        ;
; qout[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|idu:u_idu"                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inst_type_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_en_2:dff_inst_data_1r" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; din1 ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|ifu:u_ifu" ;
+--------------+-------+----------+-------------------------+
; Port         ; Type  ; Severity ; Details                 ;
+--------------+-------+----------+-------------------------+
; reset_flag_i ; Input ; Info     ; Stuck at GND            ;
+--------------+-------+----------+-------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_jump_flag_1r" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_hold_flag_1r|dff_rst_def:_dff" ;
+---------+-------+----------+----------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                        ;
+---------+-------+----------+----------------------------------------------------------------+
; def_val ; Input ; Info     ; Stuck at GND                                                   ;
+---------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu|dff_rst_0:dff_hold_flag_1r" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u_top|cpu:u_cpu"                                                                               ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; irq_i               ; Input  ; Info     ; Stuck at GND                                                                        ;
; ibus_addr_o[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ibus_addr_o[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dbus_size_o[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 77                  ; 77               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 64                          ;
; cycloneiii_ff         ; 3249                        ;
;     CLR               ; 343                         ;
;     CLR SCLR SLD      ; 32                          ;
;     ENA               ; 2289                        ;
;     ENA CLR           ; 396                         ;
;     ENA CLR SLD       ; 30                          ;
;     ENA SCLR          ; 17                          ;
;     ENA SCLR SLD      ; 16                          ;
;     SCLR              ; 101                         ;
;     SCLR SLD          ; 2                           ;
;     plain             ; 23                          ;
; cycloneiii_lcell_comb ; 7639                        ;
;     arith             ; 1103                        ;
;         2 data inputs ; 492                         ;
;         3 data inputs ; 611                         ;
;     normal            ; 6536                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 74                          ;
;         2 data inputs ; 197                         ;
;         3 data inputs ; 584                         ;
;         4 data inputs ; 5679                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 30.00                       ;
; Average LUT depth     ; 12.30                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 469                                                    ;
; cycloneiii_ff         ; 1198                                                   ;
;     CLR               ; 111                                                    ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 288                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 8                                                      ;
;     SLD               ; 11                                                     ;
;     plain             ; 641                                                    ;
; cycloneiii_lcell_comb ; 551                                                    ;
;     arith             ; 68                                                     ;
;         2 data inputs ; 67                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 483                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 20                                                     ;
;         3 data inputs ; 161                                                    ;
;         4 data inputs ; 291                                                    ;
; cycloneiii_ram_block  ; 77                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.30                                                   ;
; Average LUT depth     ; 1.60                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 17                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 8                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 125                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 117                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 34                                       ;
;         4 data inputs ; 55                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.87                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:20     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                  ; Details                                                                                                                                                        ;
+-------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; top:u_top|m0_addr[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[10]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[10]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[11]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[11]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[12]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[12]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[13]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[13]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[14]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[14]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[2]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[2]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top:u_top|m0_addr[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[3]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[3]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[4]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[4]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[5]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[5]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[6]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[6]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[7]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[7]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[8]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[8]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[9]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[9]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[2]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[2]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[12]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[12]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[13]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[13]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[14]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[14]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[3]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[3]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[4]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[4]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[5]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[5]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[6]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[6]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[7]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[7]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[8]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[8]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[9]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[9]                                                               ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[10]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[10]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[11]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_addr_w[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|cpu:u_cpu|ifu:u_ifu|_pc[11]                                                              ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[0]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[0]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[10] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[10] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[11] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[11] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[12] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[12] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[13] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[13] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[14] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[14] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[15] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[15] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[16] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[16] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[17] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[17] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[18] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[18] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[19] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[19] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[1]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[1]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[20] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[20] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[21] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[21] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[22] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[22] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[23] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[23] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[24] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[24] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[25] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[25] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[26] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[26] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[27] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[27] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[28] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[28] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[29] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[29] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[2]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[2]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[30] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[30] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[31] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[31] ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[3]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[3]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[4]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[4]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[5]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[5]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[6]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[6]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[7]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[7]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[8]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[8]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[9]  ; N/A                                                                                                                                                            ;
; top:u_top|m0_rdata[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated|q_b[9]  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; sys_clk                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sys_clk                                                                                            ; N/A                                                                                                                                                            ;
+-------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Wed Mar 27 14:59:24 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off risc_v -c risc_v
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file led.v
    Info (12023): Found entity 1: led File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v Line: 23
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/top.v(20) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/top.v(21) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/top.v(23) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 23
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/top.v(24) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 24
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/top.v(25) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 25
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/top.v(26) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 26
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/top.v(27) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 27
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/top.v(28) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 28
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/top.v(143) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 143
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/top.v(144) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 144
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/top.v
    Info (12023): Found entity 1: top File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/param.v
Info (12021): Found 5 design units, including 5 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/utils/dff.v
    Info (12023): Found entity 1: dff_rst_def File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v Line: 7
    Info (12023): Found entity 2: dff_rst_0 File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v Line: 42
    Info (12023): Found entity 3: dff_rst_1 File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v Line: 61
    Info (12023): Found entity 4: dff_en_l File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v Line: 79
    Info (12023): Found entity 5: dff_en_2 File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v Line: 111
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/perips/uart_debug.v(36) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 36
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/perips/uart_debug.v(37) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 37
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/perips/uart_debug.v(38) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 38
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/perips/uart_debug.v(39) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 39
Warning (10335): Unrecognized synthesis attribute "MARK_DEBUG" at ../rtl/perips/uart_debug.v(61) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v
    Info (12023): Found entity 1: uart_debug File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/uart.v
    Info (12023): Found entity 1: uart File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v
    Info (12023): Found entity 1: rbm File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/ram.v
    Info (12023): Found entity 1: ram File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/ram.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/xreg.v
    Info (12023): Found entity 1: xreg File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/xreg.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/rtu.v
    Info (12023): Found entity 1: regfile File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/rtu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/mul.v
    Info (12023): Found entity 1: mul File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/lsu.v
    Info (12023): Found entity 1: lsu File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/lsu.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/ifu.v
    Info (12023): Found entity 1: ifu File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/ifu.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/idu.v
    Info (12023): Found entity 1: idu File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/exu.v
    Info (12023): Found entity 1: exu File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/div.v
    Info (12023): Found entity 1: div File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/div.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/csr.v
    Info (12023): Found entity 1: csr File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/csr.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/cpu.v
    Info (12023): Found entity 1: cpu File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/clint.v
    Info (12023): Found entity 1: clint File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ram_altera.v
    Info (12023): Found entity 1: ram_altera File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/ram_altera.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_ram.v
    Info (12023): Found entity 1: altera_ram File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_ram1.v
    Info (12023): Found entity 1: altera_ram1 File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v Line: 40
Info (12127): Elaborating entity "led" for the top level hierarchy
Info (12128): Elaborating entity "top" for hierarchy "top:u_top" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v Line: 88
Warning (10230): Verilog HDL assignment warning at top.v(143): truncated value with size 32 to match size of target (13) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 143
Warning (10230): Verilog HDL assignment warning at top.v(144): truncated value with size 32 to match size of target (13) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 144
Info (12128): Elaborating entity "uart_debug" for hierarchy "top:u_top|uart_debug:u_uart_debug" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 78
Warning (10230): Verilog HDL assignment warning at uart_debug.v(157): truncated value with size 32 to match size of target (16) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 157
Info (10264): Verilog HDL Case Statement information at uart_debug.v(205): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 205
Info (10264): Verilog HDL Case Statement information at uart_debug.v(221): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 221
Info (10264): Verilog HDL Case Statement information at uart_debug.v(254): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 254
Info (10264): Verilog HDL Case Statement information at uart_debug.v(273): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 273
Warning (10230): Verilog HDL assignment warning at uart_debug.v(299): truncated value with size 32 to match size of target (8) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 299
Info (10264): Verilog HDL Case Statement information at uart_debug.v(291): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 291
Warning (10230): Verilog HDL assignment warning at uart_debug.v(317): truncated value with size 32 to match size of target (8) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 317
Info (10264): Verilog HDL Case Statement information at uart_debug.v(309): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 309
Warning (10230): Verilog HDL assignment warning at uart_debug.v(335): truncated value with size 32 to match size of target (8) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 335
Info (10264): Verilog HDL Case Statement information at uart_debug.v(327): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 327
Warning (10230): Verilog HDL assignment warning at uart_debug.v(353): truncated value with size 32 to match size of target (8) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 353
Info (10264): Verilog HDL Case Statement information at uart_debug.v(345): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 345
Info (10264): Verilog HDL Case Statement information at uart_debug.v(364): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 364
Info (10264): Verilog HDL Case Statement information at uart_debug.v(389): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 389
Info (10264): Verilog HDL Case Statement information at uart_debug.v(408): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v Line: 408
Info (12128): Elaborating entity "cpu" for hierarchy "top:u_top|cpu:u_cpu" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 97
Info (12128): Elaborating entity "dff_rst_0" for hierarchy "top:u_top|cpu:u_cpu|dff_rst_0:dff_hold_flag_1r" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 45
Info (12128): Elaborating entity "dff_rst_def" for hierarchy "top:u_top|cpu:u_cpu|dff_rst_0:dff_hold_flag_1r|dff_rst_def:_dff" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v Line: 54
Info (12128): Elaborating entity "ifu" for hierarchy "top:u_top|cpu:u_cpu|ifu:u_ifu" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 71
Info (12128): Elaborating entity "dff_en_2" for hierarchy "top:u_top|cpu:u_cpu|dff_en_2:dff_inst_data_1r" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 92
Info (12128): Elaborating entity "idu" for hierarchy "top:u_top|cpu:u_cpu|idu:u_idu" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 137
Warning (10036): Verilog HDL or VHDL warning at idu.v(24): object "inst_rs3" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v Line: 24
Warning (10036): Verilog HDL or VHDL warning at idu.v(28): object "inst_rm" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at idu.v(77): object "inst_rs2_all0" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v Line: 77
Info (10264): Verilog HDL Case Statement information at idu.v(170): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v Line: 170
Warning (10270): Verilog HDL Case Statement warning at idu.v(217): incomplete case statement has no default case item File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v Line: 217
Warning (10270): Verilog HDL Case Statement warning at idu.v(244): incomplete case statement has no default case item File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v Line: 244
Warning (10270): Verilog HDL Case Statement warning at idu.v(283): incomplete case statement has no default case item File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v Line: 283
Info (10264): Verilog HDL Case Statement information at idu.v(304): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v Line: 304
Warning (10270): Verilog HDL Case Statement warning at idu.v(302): incomplete case statement has no default case item File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v Line: 302
Warning (10270): Verilog HDL Case Statement warning at idu.v(215): incomplete case statement has no default case item File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v Line: 215
Info (10264): Verilog HDL Case Statement information at idu.v(338): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v Line: 338
Info (10264): Verilog HDL Case Statement information at idu.v(334): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v Line: 334
Info (12128): Elaborating entity "dff_en_2" for hierarchy "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_inst_set" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 144
Info (12128): Elaborating entity "dff_en_2" for hierarchy "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg_waddr" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 156
Info (12128): Elaborating entity "dff_en_2" for hierarchy "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_reg_waddr_vld" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 159
Info (12128): Elaborating entity "dff_en_2" for hierarchy "top:u_top|cpu:u_cpu|dff_en_2:dff_exu_csr_addr" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 165
Info (12128): Elaborating entity "exu" for hierarchy "top:u_top|cpu:u_cpu|exu:u_exu" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 224
Warning (10036): Verilog HDL or VHDL warning at exu.v(55): object "subop_regv" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 55
Warning (10036): Verilog HDL or VHDL warning at exu.v(73): object "op_add" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 73
Warning (10036): Verilog HDL or VHDL warning at exu.v(74): object "op_sub" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 74
Warning (10036): Verilog HDL or VHDL warning at exu.v(75): object "op_sll" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at exu.v(76): object "op_srl" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at exu.v(77): object "op_sra" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at exu.v(78): object "op_or" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at exu.v(79): object "op_and" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at exu.v(80): object "op_xor" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at exu.v(84): object "op_fence" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 84
Warning (10036): Verilog HDL or VHDL warning at exu.v(88): object "op_auipc" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 88
Warning (10036): Verilog HDL or VHDL warning at exu.v(89): object "op_lui" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 89
Warning (10036): Verilog HDL or VHDL warning at exu.v(90): object "op_ecall" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at exu.v(91): object "op_ebrea" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 91
Warning (10036): Verilog HDL or VHDL warning at exu.v(92): object "op_mret" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 92
Warning (10036): Verilog HDL or VHDL warning at exu.v(93): object "op_wfi" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 93
Warning (10036): Verilog HDL or VHDL warning at exu.v(98): object "op_mul" assigned a value but never read File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 98
Warning (10270): Verilog HDL Case Statement warning at exu.v(286): incomplete case statement has no default case item File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 286
Info (10264): Verilog HDL Case Statement information at exu.v(286): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 286
Warning (10270): Verilog HDL Case Statement warning at exu.v(322): incomplete case statement has no default case item File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 322
Info (10264): Verilog HDL Case Statement information at exu.v(322): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 322
Warning (10270): Verilog HDL Case Statement warning at exu.v(446): incomplete case statement has no default case item File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 446
Warning (10270): Verilog HDL Case Statement warning at exu.v(461): incomplete case statement has no default case item File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 461
Info (10264): Verilog HDL Case Statement information at exu.v(461): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 461
Info (12128): Elaborating entity "mul" for hierarchy "top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 393
Info (12128): Elaborating entity "div" for hierarchy "top:u_top|cpu:u_cpu|exu:u_exu|div:u_div" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v Line: 440
Info (12128): Elaborating entity "dff_rst_0" for hierarchy "top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_dividend" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/div.v Line: 33
Info (12128): Elaborating entity "dff_rst_def" for hierarchy "top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_data_dividend|dff_rst_def:_dff" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v Line: 54
Info (12128): Elaborating entity "dff_rst_0" for hierarchy "top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_reg_waddr" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/div.v Line: 48
Info (12128): Elaborating entity "dff_rst_def" for hierarchy "top:u_top|cpu:u_cpu|exu:u_exu|div:u_div|dff_rst_0:dff_reg_waddr|dff_rst_def:_dff" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v Line: 54
Info (12128): Elaborating entity "clint" for hierarchy "top:u_top|cpu:u_cpu|clint:u_clint" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 271
Info (10264): Verilog HDL Case Statement information at clint.v(179): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v Line: 179
Warning (10230): Verilog HDL assignment warning at clint.v(222): truncated value with size 32 to match size of target (12) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v Line: 222
Warning (10230): Verilog HDL assignment warning at clint.v(229): truncated value with size 32 to match size of target (12) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v Line: 229
Warning (10230): Verilog HDL assignment warning at clint.v(235): truncated value with size 32 to match size of target (12) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v Line: 235
Warning (10230): Verilog HDL assignment warning at clint.v(241): truncated value with size 32 to match size of target (12) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v Line: 241
Warning (10230): Verilog HDL assignment warning at clint.v(247): truncated value with size 32 to match size of target (12) File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v Line: 247
Info (10264): Verilog HDL Case Statement information at clint.v(220): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v Line: 220
Info (10264): Verilog HDL Case Statement information at clint.v(273): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v Line: 273
Info (12128): Elaborating entity "dff_rst_0" for hierarchy "top:u_top|cpu:u_cpu|clint:u_clint|dff_rst_0:dff_irq_1r" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v Line: 85
Info (12128): Elaborating entity "dff_rst_def" for hierarchy "top:u_top|cpu:u_cpu|clint:u_clint|dff_rst_0:dff_irq_1r|dff_rst_def:_dff" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v Line: 54
Info (12128): Elaborating entity "dff_rst_0" for hierarchy "top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_addr_1r" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 318
Info (12128): Elaborating entity "dff_rst_def" for hierarchy "top:u_top|cpu:u_cpu|dff_rst_0:dff_mem_addr_1r|dff_rst_def:_dff" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v Line: 54
Info (12128): Elaborating entity "lsu" for hierarchy "top:u_top|cpu:u_cpu|lsu:u_lsu" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 368
Info (12128): Elaborating entity "regfile" for hierarchy "top:u_top|cpu:u_cpu|regfile:u_regfile" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v Line: 442
Info (12128): Elaborating entity "csr" for hierarchy "top:u_top|cpu:u_cpu|regfile:u_regfile|csr:u_csr" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/rtu.v Line: 49
Warning (10270): Verilog HDL Case Statement warning at csr.v(75): incomplete case statement has no default case item File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/csr.v Line: 75
Info (12128): Elaborating entity "xreg" for hierarchy "top:u_top|cpu:u_cpu|regfile:u_regfile|xreg:u_xreg" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/rtu.v Line: 65
Info (12128): Elaborating entity "rbm" for hierarchy "top:u_top|rbm:u_rbm" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 139
Warning (10270): Verilog HDL Case Statement warning at rbm.v(65): incomplete case statement has no default case item File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v Line: 65
Warning (10270): Verilog HDL Case Statement warning at rbm.v(80): incomplete case statement has no default case item File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v Line: 80
Info (12128): Elaborating entity "altera_ram1" for hierarchy "top:u_top|altera_ram1:u_rom" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 196
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v Line: 95
Info (12130): Elaborated megafunction instantiation "top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v Line: 95
Info (12133): Instantiated megafunction "top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v Line: 95
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../example_c/inst_data/calculate.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_do32.tdf
    Info (12023): Found entity 1: altsyncram_do32 File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_do32" for hierarchy "top:u_top|altera_ram1:u_rom|altsyncram:altsyncram_component|altsyncram_do32:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127002): Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ../../example_c/inst_data/calculate.hex -- setting all initial values to 0 File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v Line: 95
Info (12128): Elaborating entity "uart" for hierarchy "top:u_top|uart:u_uart" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 245
Info (10264): Verilog HDL Case Statement information at uart.v(169): all case item expressions in this case statement are onehot File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart.v Line: 169
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i524.tdf
    Info (12023): Found entity 1: altsyncram_i524 File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf
    Info (12023): Found entity 1: cntr_pgi File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_pgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.27.14:59:44 Progress: Loading slde8f7f207/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|Mult1" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v Line: 22
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|Mult0" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v Line: 21
Info (12130): Elaborated megafunction instantiation "top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|lpm_mult:Mult1" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v Line: 22
Info (12133): Instantiated megafunction "top:u_top|cpu:u_cpu|exu:u_exu|mul:u_mul|lpm_mult:Mult1" with the following parameter: File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v Line: 22
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf
    Info (12023): Found entity 1: mult_bdt File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/mult_bdt.tdf Line: 31
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 152 buffer(s)
    Info (13019): Ignored 152 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/div.v Line: 76
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "top:u_top|m0_addr[10]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
    Info (17048): Logic cell "top:u_top|m0_addr[11]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
    Info (17048): Logic cell "top:u_top|m0_addr[12]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
    Info (17048): Logic cell "top:u_top|m0_addr[13]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
    Info (17048): Logic cell "top:u_top|m0_addr[14]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
    Info (17048): Logic cell "top:u_top|m0_addr[2]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
    Info (17048): Logic cell "top:u_top|m0_addr[3]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
    Info (17048): Logic cell "top:u_top|m0_addr[4]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
    Info (17048): Logic cell "top:u_top|m0_addr[5]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
    Info (17048): Logic cell "top:u_top|m0_addr[6]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
    Info (17048): Logic cell "top:u_top|m0_addr[7]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
    Info (17048): Logic cell "top:u_top|m0_addr[8]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
    Info (17048): Logic cell "top:u_top|m0_addr[9]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 20
    Info (17048): Logic cell "top:u_top|m0_rdata[0]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[10]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[11]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[12]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[13]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[14]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[15]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[16]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[17]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[18]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[19]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[1]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[20]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[21]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[22]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[23]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[24]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[25]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[26]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[27]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[28]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[29]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[2]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[30]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[31]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[3]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[4]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[5]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[6]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[7]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[8]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
    Info (17048): Logic cell "top:u_top|m0_rdata[9]" File: C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v Line: 21
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/output_files/risc_v.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 149 of its 187 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 38 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 11912 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 11752 logic cells
    Info (21064): Implemented 141 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4939 megabytes
    Info: Processing ended: Wed Mar 27 15:00:20 2024
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/output_files/risc_v.map.smsg.


