`timescale 1 ns / 100 ps
module contador_4bits_vlg_tst ();

    reg clk, count, enable;
    wire [3:0] salida;

    contador_4bits i1 (
        .clk(clk),
        .count(count),
        .enable(enable),
        .salida(salida)
    );

    initial begin
        $display("Corriendo Test Bench");
        clk=1'b0;
        count=1'b1;
        enable=1'b0;
        
    end
    always #5 clk=~clk;
endmodule