module mod1(
    input logic [1:0] reg1[4], 
    input logic reg2[5][6], 
    input logic [1:0] [3:0] [2:0] reg4 
);
endmodule