
NUCLEO-F446RE_audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .AI_FLASH     00000000  08000000  08000000  00012388  2**0
                  CONTENTS
  1 .AI_RAM       00000320  20000000  20000000  00013000  2**5
                  ALLOC
  2 .AI_RAM       00000000  20000320  20000320  00012388  2**0
                  CONTENTS
  3 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .text         00005090  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .rodata       0000bad8  08005258  08005258  00006258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .ARM.extab    00000000  08010d30  08010d30  00012388  2**0
                  CONTENTS, READONLY
  7 .ARM          00000008  08010d30  08010d30  00011d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .preinit_array 00000000  08010d38  08010d38  00012388  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .init_array   00000004  08010d38  08010d38  00011d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .fini_array   00000004  08010d3c  08010d3c  00011d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 .data         00000068  20000320  08010d40  00012320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          00000860  20000388  08010da8  00012388  2**3
                  ALLOC
 13 ._user_heap_stack 00002800  20000be8  08010da8  00012be8  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  00012388  2**0
                  CONTENTS, READONLY
 15 .debug_info   0000b5a8  00000000  00000000  000123b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00001d6a  00000000  00000000  0001d960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000008c0  00000000  00000000  0001f6d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000069c  00000000  00000000  0001ff90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00022b1f  00000000  00000000  0002062c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0000c4e6  00000000  00000000  0004314b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000d685f  00000000  00000000  0004f631  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000086  00000000  00000000  00125e90  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000276c  00000000  00000000  00125f18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000085  00000000  00000000  00128684  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000388 	.word	0x20000388
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08005240 	.word	0x08005240

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	2000038c 	.word	0x2000038c
 8000204:	08005240 	.word	0x08005240

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpun>:
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_dcmpun+0x10>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d10a      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x20>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0001 	mov.w	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2f>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ae8:	bf24      	itt	cs
 8000aea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000af2:	d90d      	bls.n	8000b10 <__aeabi_d2f+0x30>
 8000af4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000af8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000afc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b00:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b08:	bf08      	it	eq
 8000b0a:	f020 0001 	biceq.w	r0, r0, #1
 8000b0e:	4770      	bx	lr
 8000b10:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b14:	d121      	bne.n	8000b5a <__aeabi_d2f+0x7a>
 8000b16:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b1a:	bfbc      	itt	lt
 8000b1c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b20:	4770      	bxlt	lr
 8000b22:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b2a:	f1c2 0218 	rsb	r2, r2, #24
 8000b2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b36:	fa20 f002 	lsr.w	r0, r0, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	f040 0001 	orrne.w	r0, r0, #1
 8000b40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b4c:	ea40 000c 	orr.w	r0, r0, ip
 8000b50:	fa23 f302 	lsr.w	r3, r3, r2
 8000b54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b58:	e7cc      	b.n	8000af4 <__aeabi_d2f+0x14>
 8000b5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5e:	d107      	bne.n	8000b70 <__aeabi_d2f+0x90>
 8000b60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b64:	bf1e      	ittt	ne
 8000b66:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b6a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b6e:	4770      	bxne	lr
 8000b70:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b74:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b78:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop

08000b80 <__aeabi_uldivmod>:
 8000b80:	b953      	cbnz	r3, 8000b98 <__aeabi_uldivmod+0x18>
 8000b82:	b94a      	cbnz	r2, 8000b98 <__aeabi_uldivmod+0x18>
 8000b84:	2900      	cmp	r1, #0
 8000b86:	bf08      	it	eq
 8000b88:	2800      	cmpeq	r0, #0
 8000b8a:	bf1c      	itt	ne
 8000b8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b90:	f04f 30ff 	movne.w	r0, #4294967295
 8000b94:	f000 b988 	b.w	8000ea8 <__aeabi_idiv0>
 8000b98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba0:	f000 f806 	bl	8000bb0 <__udivmoddi4>
 8000ba4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bac:	b004      	add	sp, #16
 8000bae:	4770      	bx	lr

08000bb0 <__udivmoddi4>:
 8000bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb4:	9d08      	ldr	r5, [sp, #32]
 8000bb6:	468e      	mov	lr, r1
 8000bb8:	4604      	mov	r4, r0
 8000bba:	4688      	mov	r8, r1
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d14a      	bne.n	8000c56 <__udivmoddi4+0xa6>
 8000bc0:	428a      	cmp	r2, r1
 8000bc2:	4617      	mov	r7, r2
 8000bc4:	d962      	bls.n	8000c8c <__udivmoddi4+0xdc>
 8000bc6:	fab2 f682 	clz	r6, r2
 8000bca:	b14e      	cbz	r6, 8000be0 <__udivmoddi4+0x30>
 8000bcc:	f1c6 0320 	rsb	r3, r6, #32
 8000bd0:	fa01 f806 	lsl.w	r8, r1, r6
 8000bd4:	fa20 f303 	lsr.w	r3, r0, r3
 8000bd8:	40b7      	lsls	r7, r6
 8000bda:	ea43 0808 	orr.w	r8, r3, r8
 8000bde:	40b4      	lsls	r4, r6
 8000be0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000be4:	fa1f fc87 	uxth.w	ip, r7
 8000be8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bec:	0c23      	lsrs	r3, r4, #16
 8000bee:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bf2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bf6:	fb01 f20c 	mul.w	r2, r1, ip
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d909      	bls.n	8000c12 <__udivmoddi4+0x62>
 8000bfe:	18fb      	adds	r3, r7, r3
 8000c00:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c04:	f080 80ea 	bcs.w	8000ddc <__udivmoddi4+0x22c>
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	f240 80e7 	bls.w	8000ddc <__udivmoddi4+0x22c>
 8000c0e:	3902      	subs	r1, #2
 8000c10:	443b      	add	r3, r7
 8000c12:	1a9a      	subs	r2, r3, r2
 8000c14:	b2a3      	uxth	r3, r4
 8000c16:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c1a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c22:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c26:	459c      	cmp	ip, r3
 8000c28:	d909      	bls.n	8000c3e <__udivmoddi4+0x8e>
 8000c2a:	18fb      	adds	r3, r7, r3
 8000c2c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c30:	f080 80d6 	bcs.w	8000de0 <__udivmoddi4+0x230>
 8000c34:	459c      	cmp	ip, r3
 8000c36:	f240 80d3 	bls.w	8000de0 <__udivmoddi4+0x230>
 8000c3a:	443b      	add	r3, r7
 8000c3c:	3802      	subs	r0, #2
 8000c3e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c42:	eba3 030c 	sub.w	r3, r3, ip
 8000c46:	2100      	movs	r1, #0
 8000c48:	b11d      	cbz	r5, 8000c52 <__udivmoddi4+0xa2>
 8000c4a:	40f3      	lsrs	r3, r6
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	428b      	cmp	r3, r1
 8000c58:	d905      	bls.n	8000c66 <__udivmoddi4+0xb6>
 8000c5a:	b10d      	cbz	r5, 8000c60 <__udivmoddi4+0xb0>
 8000c5c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c60:	2100      	movs	r1, #0
 8000c62:	4608      	mov	r0, r1
 8000c64:	e7f5      	b.n	8000c52 <__udivmoddi4+0xa2>
 8000c66:	fab3 f183 	clz	r1, r3
 8000c6a:	2900      	cmp	r1, #0
 8000c6c:	d146      	bne.n	8000cfc <__udivmoddi4+0x14c>
 8000c6e:	4573      	cmp	r3, lr
 8000c70:	d302      	bcc.n	8000c78 <__udivmoddi4+0xc8>
 8000c72:	4282      	cmp	r2, r0
 8000c74:	f200 8105 	bhi.w	8000e82 <__udivmoddi4+0x2d2>
 8000c78:	1a84      	subs	r4, r0, r2
 8000c7a:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c7e:	2001      	movs	r0, #1
 8000c80:	4690      	mov	r8, r2
 8000c82:	2d00      	cmp	r5, #0
 8000c84:	d0e5      	beq.n	8000c52 <__udivmoddi4+0xa2>
 8000c86:	e9c5 4800 	strd	r4, r8, [r5]
 8000c8a:	e7e2      	b.n	8000c52 <__udivmoddi4+0xa2>
 8000c8c:	2a00      	cmp	r2, #0
 8000c8e:	f000 8090 	beq.w	8000db2 <__udivmoddi4+0x202>
 8000c92:	fab2 f682 	clz	r6, r2
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	f040 80a4 	bne.w	8000de4 <__udivmoddi4+0x234>
 8000c9c:	1a8a      	subs	r2, r1, r2
 8000c9e:	0c03      	lsrs	r3, r0, #16
 8000ca0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca4:	b280      	uxth	r0, r0
 8000ca6:	b2bc      	uxth	r4, r7
 8000ca8:	2101      	movs	r1, #1
 8000caa:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cae:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cb6:	fb04 f20c 	mul.w	r2, r4, ip
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	d907      	bls.n	8000cce <__udivmoddi4+0x11e>
 8000cbe:	18fb      	adds	r3, r7, r3
 8000cc0:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cc4:	d202      	bcs.n	8000ccc <__udivmoddi4+0x11c>
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	f200 80e0 	bhi.w	8000e8c <__udivmoddi4+0x2dc>
 8000ccc:	46c4      	mov	ip, r8
 8000cce:	1a9b      	subs	r3, r3, r2
 8000cd0:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cd4:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cd8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cdc:	fb02 f404 	mul.w	r4, r2, r4
 8000ce0:	429c      	cmp	r4, r3
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x144>
 8000ce4:	18fb      	adds	r3, r7, r3
 8000ce6:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x142>
 8000cec:	429c      	cmp	r4, r3
 8000cee:	f200 80ca 	bhi.w	8000e86 <__udivmoddi4+0x2d6>
 8000cf2:	4602      	mov	r2, r0
 8000cf4:	1b1b      	subs	r3, r3, r4
 8000cf6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cfa:	e7a5      	b.n	8000c48 <__udivmoddi4+0x98>
 8000cfc:	f1c1 0620 	rsb	r6, r1, #32
 8000d00:	408b      	lsls	r3, r1
 8000d02:	fa22 f706 	lsr.w	r7, r2, r6
 8000d06:	431f      	orrs	r7, r3
 8000d08:	fa0e f401 	lsl.w	r4, lr, r1
 8000d0c:	fa20 f306 	lsr.w	r3, r0, r6
 8000d10:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d14:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d18:	4323      	orrs	r3, r4
 8000d1a:	fa00 f801 	lsl.w	r8, r0, r1
 8000d1e:	fa1f fc87 	uxth.w	ip, r7
 8000d22:	fbbe f0f9 	udiv	r0, lr, r9
 8000d26:	0c1c      	lsrs	r4, r3, #16
 8000d28:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d2c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d30:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d34:	45a6      	cmp	lr, r4
 8000d36:	fa02 f201 	lsl.w	r2, r2, r1
 8000d3a:	d909      	bls.n	8000d50 <__udivmoddi4+0x1a0>
 8000d3c:	193c      	adds	r4, r7, r4
 8000d3e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d42:	f080 809c 	bcs.w	8000e7e <__udivmoddi4+0x2ce>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f240 8099 	bls.w	8000e7e <__udivmoddi4+0x2ce>
 8000d4c:	3802      	subs	r0, #2
 8000d4e:	443c      	add	r4, r7
 8000d50:	eba4 040e 	sub.w	r4, r4, lr
 8000d54:	fa1f fe83 	uxth.w	lr, r3
 8000d58:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d5c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d60:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d64:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d68:	45a4      	cmp	ip, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x1ce>
 8000d6c:	193c      	adds	r4, r7, r4
 8000d6e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d72:	f080 8082 	bcs.w	8000e7a <__udivmoddi4+0x2ca>
 8000d76:	45a4      	cmp	ip, r4
 8000d78:	d97f      	bls.n	8000e7a <__udivmoddi4+0x2ca>
 8000d7a:	3b02      	subs	r3, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d82:	eba4 040c 	sub.w	r4, r4, ip
 8000d86:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d8a:	4564      	cmp	r4, ip
 8000d8c:	4673      	mov	r3, lr
 8000d8e:	46e1      	mov	r9, ip
 8000d90:	d362      	bcc.n	8000e58 <__udivmoddi4+0x2a8>
 8000d92:	d05f      	beq.n	8000e54 <__udivmoddi4+0x2a4>
 8000d94:	b15d      	cbz	r5, 8000dae <__udivmoddi4+0x1fe>
 8000d96:	ebb8 0203 	subs.w	r2, r8, r3
 8000d9a:	eb64 0409 	sbc.w	r4, r4, r9
 8000d9e:	fa04 f606 	lsl.w	r6, r4, r6
 8000da2:	fa22 f301 	lsr.w	r3, r2, r1
 8000da6:	431e      	orrs	r6, r3
 8000da8:	40cc      	lsrs	r4, r1
 8000daa:	e9c5 6400 	strd	r6, r4, [r5]
 8000dae:	2100      	movs	r1, #0
 8000db0:	e74f      	b.n	8000c52 <__udivmoddi4+0xa2>
 8000db2:	fbb1 fcf2 	udiv	ip, r1, r2
 8000db6:	0c01      	lsrs	r1, r0, #16
 8000db8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dc2:	463b      	mov	r3, r7
 8000dc4:	4638      	mov	r0, r7
 8000dc6:	463c      	mov	r4, r7
 8000dc8:	46b8      	mov	r8, r7
 8000dca:	46be      	mov	lr, r7
 8000dcc:	2620      	movs	r6, #32
 8000dce:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dd2:	eba2 0208 	sub.w	r2, r2, r8
 8000dd6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dda:	e766      	b.n	8000caa <__udivmoddi4+0xfa>
 8000ddc:	4601      	mov	r1, r0
 8000dde:	e718      	b.n	8000c12 <__udivmoddi4+0x62>
 8000de0:	4610      	mov	r0, r2
 8000de2:	e72c      	b.n	8000c3e <__udivmoddi4+0x8e>
 8000de4:	f1c6 0220 	rsb	r2, r6, #32
 8000de8:	fa2e f302 	lsr.w	r3, lr, r2
 8000dec:	40b7      	lsls	r7, r6
 8000dee:	40b1      	lsls	r1, r6
 8000df0:	fa20 f202 	lsr.w	r2, r0, r2
 8000df4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dfe:	b2bc      	uxth	r4, r7
 8000e00:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e04:	0c11      	lsrs	r1, r2, #16
 8000e06:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e0a:	fb08 f904 	mul.w	r9, r8, r4
 8000e0e:	40b0      	lsls	r0, r6
 8000e10:	4589      	cmp	r9, r1
 8000e12:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e16:	b280      	uxth	r0, r0
 8000e18:	d93e      	bls.n	8000e98 <__udivmoddi4+0x2e8>
 8000e1a:	1879      	adds	r1, r7, r1
 8000e1c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e20:	d201      	bcs.n	8000e26 <__udivmoddi4+0x276>
 8000e22:	4589      	cmp	r9, r1
 8000e24:	d81f      	bhi.n	8000e66 <__udivmoddi4+0x2b6>
 8000e26:	eba1 0109 	sub.w	r1, r1, r9
 8000e2a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e2e:	fb09 f804 	mul.w	r8, r9, r4
 8000e32:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e36:	b292      	uxth	r2, r2
 8000e38:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e3c:	4542      	cmp	r2, r8
 8000e3e:	d229      	bcs.n	8000e94 <__udivmoddi4+0x2e4>
 8000e40:	18ba      	adds	r2, r7, r2
 8000e42:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e46:	d2c4      	bcs.n	8000dd2 <__udivmoddi4+0x222>
 8000e48:	4542      	cmp	r2, r8
 8000e4a:	d2c2      	bcs.n	8000dd2 <__udivmoddi4+0x222>
 8000e4c:	f1a9 0102 	sub.w	r1, r9, #2
 8000e50:	443a      	add	r2, r7
 8000e52:	e7be      	b.n	8000dd2 <__udivmoddi4+0x222>
 8000e54:	45f0      	cmp	r8, lr
 8000e56:	d29d      	bcs.n	8000d94 <__udivmoddi4+0x1e4>
 8000e58:	ebbe 0302 	subs.w	r3, lr, r2
 8000e5c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e60:	3801      	subs	r0, #1
 8000e62:	46e1      	mov	r9, ip
 8000e64:	e796      	b.n	8000d94 <__udivmoddi4+0x1e4>
 8000e66:	eba7 0909 	sub.w	r9, r7, r9
 8000e6a:	4449      	add	r1, r9
 8000e6c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e70:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e74:	fb09 f804 	mul.w	r8, r9, r4
 8000e78:	e7db      	b.n	8000e32 <__udivmoddi4+0x282>
 8000e7a:	4673      	mov	r3, lr
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1ce>
 8000e7e:	4650      	mov	r0, sl
 8000e80:	e766      	b.n	8000d50 <__udivmoddi4+0x1a0>
 8000e82:	4608      	mov	r0, r1
 8000e84:	e6fd      	b.n	8000c82 <__udivmoddi4+0xd2>
 8000e86:	443b      	add	r3, r7
 8000e88:	3a02      	subs	r2, #2
 8000e8a:	e733      	b.n	8000cf4 <__udivmoddi4+0x144>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	443b      	add	r3, r7
 8000e92:	e71c      	b.n	8000cce <__udivmoddi4+0x11e>
 8000e94:	4649      	mov	r1, r9
 8000e96:	e79c      	b.n	8000dd2 <__udivmoddi4+0x222>
 8000e98:	eba1 0109 	sub.w	r1, r1, r9
 8000e9c:	46c4      	mov	ip, r8
 8000e9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea2:	fb09 f804 	mul.w	r8, r9, r4
 8000ea6:	e7c4      	b.n	8000e32 <__udivmoddi4+0x282>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	0000      	movs	r0, r0
	...

08000eb0 <ComputeHuMoments>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void ComputeHuMoments(uint8_t *img, float *hu) {
 8000eb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000eb4:	b0c4      	sub	sp, #272	@ 0x110
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000ebc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000ec0:	6018      	str	r0, [r3, #0]
 8000ec2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000ec6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000eca:	6019      	str	r1, [r3, #0]
  double m00 = 0, m10 = 0, m01 = 0, m20 = 0, m11 = 0, m02 = 0, m30 = 0, m21 = 0,
 8000ecc:	f04f 0200 	mov.w	r2, #0
 8000ed0:	f04f 0300 	mov.w	r3, #0
 8000ed4:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
 8000ed8:	f04f 0200 	mov.w	r2, #0
 8000edc:	f04f 0300 	mov.w	r3, #0
 8000ee0:	e9c7 2340 	strd	r2, r3, [r7, #256]	@ 0x100
 8000ee4:	f04f 0200 	mov.w	r2, #0
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	e9c7 233e 	strd	r2, r3, [r7, #248]	@ 0xf8
 8000ef0:	f04f 0200 	mov.w	r2, #0
 8000ef4:	f04f 0300 	mov.w	r3, #0
 8000ef8:	e9c7 233c 	strd	r2, r3, [r7, #240]	@ 0xf0
 8000efc:	f04f 0200 	mov.w	r2, #0
 8000f00:	f04f 0300 	mov.w	r3, #0
 8000f04:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8
 8000f08:	f04f 0200 	mov.w	r2, #0
 8000f0c:	f04f 0300 	mov.w	r3, #0
 8000f10:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0
 8000f14:	f04f 0200 	mov.w	r2, #0
 8000f18:	f04f 0300 	mov.w	r3, #0
 8000f1c:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
 8000f20:	f04f 0200 	mov.w	r2, #0
 8000f24:	f04f 0300 	mov.w	r3, #0
 8000f28:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0
         m12 = 0, m03 = 0;
 8000f2c:	f04f 0200 	mov.w	r2, #0
 8000f30:	f04f 0300 	mov.w	r3, #0
 8000f34:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
 8000f38:	f04f 0200 	mov.w	r2, #0
 8000f3c:	f04f 0300 	mov.w	r3, #0
 8000f40:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
  int x, y;

  for (y = 0; y < IMG_SIZE; y++) {
 8000f44:	2300      	movs	r3, #0
 8000f46:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000f4a:	e11b      	b.n	8001184 <ComputeHuMoments+0x2d4>
    for (x = 0; x < IMG_SIZE; x++) {
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8000f52:	e10d      	b.n	8001170 <ComputeHuMoments+0x2c0>
      double p = (img[y * IMG_SIZE + x] > 0) ? 1.0 : 0.0;
 8000f54:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8000f58:	4613      	mov	r3, r2
 8000f5a:	00db      	lsls	r3, r3, #3
 8000f5c:	1a9b      	subs	r3, r3, r2
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	461a      	mov	r2, r3
 8000f62:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000f66:	4413      	add	r3, r2
 8000f68:	461a      	mov	r2, r3
 8000f6a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000f6e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4413      	add	r3, r2
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d003      	beq.n	8000f84 <ComputeHuMoments+0xd4>
 8000f7c:	f04f 0200 	mov.w	r2, #0
 8000f80:	4b97      	ldr	r3, [pc, #604]	@ (80011e0 <ComputeHuMoments+0x330>)
 8000f82:	e003      	b.n	8000f8c <ComputeHuMoments+0xdc>
 8000f84:	f04f 0200 	mov.w	r2, #0
 8000f88:	f04f 0300 	mov.w	r3, #0
 8000f8c:	f107 0110 	add.w	r1, r7, #16
 8000f90:	e941 2302 	strd	r2, r3, [r1, #-8]
      m00 += p;
 8000f94:	f107 0310 	add.w	r3, r7, #16
 8000f98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8000f9c:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 8000fa0:	f7ff f938 	bl	8000214 <__adddf3>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
      m10 += x * p;
 8000fac:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8000fb0:	f7ff fa7c 	bl	80004ac <__aeabi_i2d>
 8000fb4:	f107 0310 	add.w	r3, r7, #16
 8000fb8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8000fbc:	f7ff fae0 	bl	8000580 <__aeabi_dmul>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
 8000fc8:	f7ff f924 	bl	8000214 <__adddf3>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	e9c7 2340 	strd	r2, r3, [r7, #256]	@ 0x100
      m01 += y * p;
 8000fd4:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8000fd8:	f7ff fa68 	bl	80004ac <__aeabi_i2d>
 8000fdc:	f107 0310 	add.w	r3, r7, #16
 8000fe0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8000fe4:	f7ff facc 	bl	8000580 <__aeabi_dmul>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	460b      	mov	r3, r1
 8000fec:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 8000ff0:	f7ff f910 	bl	8000214 <__adddf3>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	e9c7 233e 	strd	r2, r3, [r7, #248]	@ 0xf8
      m20 += x * x * p;
 8000ffc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001000:	fb03 f303 	mul.w	r3, r3, r3
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff fa51 	bl	80004ac <__aeabi_i2d>
 800100a:	f107 0310 	add.w	r3, r7, #16
 800100e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001012:	f7ff fab5 	bl	8000580 <__aeabi_dmul>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
 800101e:	f7ff f8f9 	bl	8000214 <__adddf3>
 8001022:	4602      	mov	r2, r0
 8001024:	460b      	mov	r3, r1
 8001026:	e9c7 233c 	strd	r2, r3, [r7, #240]	@ 0xf0
      m11 += x * y * p;
 800102a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800102e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001032:	fb02 f303 	mul.w	r3, r2, r3
 8001036:	4618      	mov	r0, r3
 8001038:	f7ff fa38 	bl	80004ac <__aeabi_i2d>
 800103c:	f107 0310 	add.w	r3, r7, #16
 8001040:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001044:	f7ff fa9c 	bl	8000580 <__aeabi_dmul>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
 8001050:	f7ff f8e0 	bl	8000214 <__adddf3>
 8001054:	4602      	mov	r2, r0
 8001056:	460b      	mov	r3, r1
 8001058:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8
      m02 += y * y * p;
 800105c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001060:	fb03 f303 	mul.w	r3, r3, r3
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fa21 	bl	80004ac <__aeabi_i2d>
 800106a:	f107 0310 	add.w	r3, r7, #16
 800106e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001072:	f7ff fa85 	bl	8000580 <__aeabi_dmul>
 8001076:	4602      	mov	r2, r0
 8001078:	460b      	mov	r3, r1
 800107a:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800107e:	f7ff f8c9 	bl	8000214 <__adddf3>
 8001082:	4602      	mov	r2, r0
 8001084:	460b      	mov	r3, r1
 8001086:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0
      m30 += x * x * x * p;
 800108a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800108e:	fb03 f303 	mul.w	r3, r3, r3
 8001092:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001096:	fb02 f303 	mul.w	r3, r2, r3
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fa06 	bl	80004ac <__aeabi_i2d>
 80010a0:	f107 0310 	add.w	r3, r7, #16
 80010a4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80010a8:	f7ff fa6a 	bl	8000580 <__aeabi_dmul>
 80010ac:	4602      	mov	r2, r0
 80010ae:	460b      	mov	r3, r1
 80010b0:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
 80010b4:	f7ff f8ae 	bl	8000214 <__adddf3>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
      m21 += x * x * y * p;
 80010c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80010c4:	fb03 f303 	mul.w	r3, r3, r3
 80010c8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80010cc:	fb02 f303 	mul.w	r3, r2, r3
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff f9eb 	bl	80004ac <__aeabi_i2d>
 80010d6:	f107 0310 	add.w	r3, r7, #16
 80010da:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80010de:	f7ff fa4f 	bl	8000580 <__aeabi_dmul>
 80010e2:	4602      	mov	r2, r0
 80010e4:	460b      	mov	r3, r1
 80010e6:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 80010ea:	f7ff f893 	bl	8000214 <__adddf3>
 80010ee:	4602      	mov	r2, r0
 80010f0:	460b      	mov	r3, r1
 80010f2:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0
      m12 += x * y * y * p;
 80010f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80010fa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80010fe:	fb02 f303 	mul.w	r3, r2, r3
 8001102:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001106:	fb02 f303 	mul.w	r3, r2, r3
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff f9ce 	bl	80004ac <__aeabi_i2d>
 8001110:	f107 0310 	add.w	r3, r7, #16
 8001114:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001118:	f7ff fa32 	bl	8000580 <__aeabi_dmul>
 800111c:	4602      	mov	r2, r0
 800111e:	460b      	mov	r3, r1
 8001120:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001124:	f7ff f876 	bl	8000214 <__adddf3>
 8001128:	4602      	mov	r2, r0
 800112a:	460b      	mov	r3, r1
 800112c:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
      m03 += y * y * y * p;
 8001130:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001134:	fb03 f303 	mul.w	r3, r3, r3
 8001138:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800113c:	fb02 f303 	mul.w	r3, r2, r3
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff f9b3 	bl	80004ac <__aeabi_i2d>
 8001146:	f107 0310 	add.w	r3, r7, #16
 800114a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800114e:	f7ff fa17 	bl	8000580 <__aeabi_dmul>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 800115a:	f7ff f85b 	bl	8000214 <__adddf3>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
    for (x = 0; x < IMG_SIZE; x++) {
 8001166:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800116a:	3301      	adds	r3, #1
 800116c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001170:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001174:	2b1b      	cmp	r3, #27
 8001176:	f77f aeed 	ble.w	8000f54 <ComputeHuMoments+0xa4>
  for (y = 0; y < IMG_SIZE; y++) {
 800117a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800117e:	3301      	adds	r3, #1
 8001180:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001184:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001188:	2b1b      	cmp	r3, #27
 800118a:	f77f aedf 	ble.w	8000f4c <ComputeHuMoments+0x9c>
    }
  }

  if (m00 < 1e-10) {
 800118e:	a312      	add	r3, pc, #72	@ (adr r3, 80011d8 <ComputeHuMoments+0x328>)
 8001190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001194:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 8001198:	f7ff fc64 	bl	8000a64 <__aeabi_dcmplt>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d020      	beq.n	80011e4 <ComputeHuMoments+0x334>
    for (int i = 0; i < 7; i++)
 80011a2:	2300      	movs	r3, #0
 80011a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80011a8:	e010      	b.n	80011cc <ComputeHuMoments+0x31c>
      hu[i] = 0;
 80011aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80011b4:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80011b8:	6812      	ldr	r2, [r2, #0]
 80011ba:	4413      	add	r3, r2
 80011bc:	f04f 0200 	mov.w	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 7; i++)
 80011c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80011c6:	3301      	adds	r3, #1
 80011c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80011cc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80011d0:	2b06      	cmp	r3, #6
 80011d2:	ddea      	ble.n	80011aa <ComputeHuMoments+0x2fa>
    return;
 80011d4:	f000 bc44 	b.w	8001a60 <ComputeHuMoments+0xbb0>
 80011d8:	d9d7bdbb 	.word	0xd9d7bdbb
 80011dc:	3ddb7cdf 	.word	0x3ddb7cdf
 80011e0:	3ff00000 	.word	0x3ff00000
  }

  double xc = m10 / m00, yc = m01 / m00;
 80011e4:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 80011e8:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
 80011ec:	f7ff faf2 	bl	80007d4 <__aeabi_ddiv>
 80011f0:	4602      	mov	r2, r0
 80011f2:	460b      	mov	r3, r1
 80011f4:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
 80011f8:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 80011fc:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 8001200:	f7ff fae8 	bl	80007d4 <__aeabi_ddiv>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0

  double mu20 = m20 - xc * m10;
 800120c:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	@ 0x100
 8001210:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8001214:	f7ff f9b4 	bl	8000580 <__aeabi_dmul>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
 8001220:	f7fe fff6 	bl	8000210 <__aeabi_dsub>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
  double mu11 = m11 - xc * m01;
 800122c:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	@ 0xf8
 8001230:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8001234:	f7ff f9a4 	bl	8000580 <__aeabi_dmul>
 8001238:	4602      	mov	r2, r0
 800123a:	460b      	mov	r3, r1
 800123c:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
 8001240:	f7fe ffe6 	bl	8000210 <__aeabi_dsub>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
  double mu02 = m02 - yc * m01;
 800124c:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	@ 0xf8
 8001250:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001254:	f7ff f994 	bl	8000580 <__aeabi_dmul>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001260:	f7fe ffd6 	bl	8000210 <__aeabi_dsub>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
  double mu30 = m30 - 3 * xc * m20 + 2 * xc * xc * m10;
 800126c:	f04f 0200 	mov.w	r2, #0
 8001270:	4bba      	ldr	r3, [pc, #744]	@ (800155c <ComputeHuMoments+0x6ac>)
 8001272:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8001276:	f7ff f983 	bl	8000580 <__aeabi_dmul>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4610      	mov	r0, r2
 8001280:	4619      	mov	r1, r3
 8001282:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	@ 0xf0
 8001286:	f7ff f97b 	bl	8000580 <__aeabi_dmul>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
 8001292:	f7fe ffbd 	bl	8000210 <__aeabi_dsub>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4614      	mov	r4, r2
 800129c:	461d      	mov	r5, r3
 800129e:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 80012a2:	4602      	mov	r2, r0
 80012a4:	460b      	mov	r3, r1
 80012a6:	f7fe ffb5 	bl	8000214 <__adddf3>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	4610      	mov	r0, r2
 80012b0:	4619      	mov	r1, r3
 80012b2:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 80012b6:	f7ff f963 	bl	8000580 <__aeabi_dmul>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	4610      	mov	r0, r2
 80012c0:	4619      	mov	r1, r3
 80012c2:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	@ 0x100
 80012c6:	f7ff f95b 	bl	8000580 <__aeabi_dmul>
 80012ca:	4602      	mov	r2, r0
 80012cc:	460b      	mov	r3, r1
 80012ce:	4620      	mov	r0, r4
 80012d0:	4629      	mov	r1, r5
 80012d2:	f7fe ff9f 	bl	8000214 <__adddf3>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
  double mu21 = m21 - 2 * xc * m11 - yc * m20 + 2 * xc * xc * m01;
 80012de:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 80012e2:	4602      	mov	r2, r0
 80012e4:	460b      	mov	r3, r1
 80012e6:	f7fe ff95 	bl	8000214 <__adddf3>
 80012ea:	4602      	mov	r2, r0
 80012ec:	460b      	mov	r3, r1
 80012ee:	4610      	mov	r0, r2
 80012f0:	4619      	mov	r1, r3
 80012f2:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
 80012f6:	f7ff f943 	bl	8000580 <__aeabi_dmul>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8001302:	f7fe ff85 	bl	8000210 <__aeabi_dsub>
 8001306:	4602      	mov	r2, r0
 8001308:	460b      	mov	r3, r1
 800130a:	4614      	mov	r4, r2
 800130c:	461d      	mov	r5, r3
 800130e:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	@ 0xf0
 8001312:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001316:	f7ff f933 	bl	8000580 <__aeabi_dmul>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4620      	mov	r0, r4
 8001320:	4629      	mov	r1, r5
 8001322:	f7fe ff75 	bl	8000210 <__aeabi_dsub>
 8001326:	4602      	mov	r2, r0
 8001328:	460b      	mov	r3, r1
 800132a:	4614      	mov	r4, r2
 800132c:	461d      	mov	r5, r3
 800132e:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8001332:	4602      	mov	r2, r0
 8001334:	460b      	mov	r3, r1
 8001336:	f7fe ff6d 	bl	8000214 <__adddf3>
 800133a:	4602      	mov	r2, r0
 800133c:	460b      	mov	r3, r1
 800133e:	4610      	mov	r0, r2
 8001340:	4619      	mov	r1, r3
 8001342:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8001346:	f7ff f91b 	bl	8000580 <__aeabi_dmul>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4610      	mov	r0, r2
 8001350:	4619      	mov	r1, r3
 8001352:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	@ 0xf8
 8001356:	f7ff f913 	bl	8000580 <__aeabi_dmul>
 800135a:	4602      	mov	r2, r0
 800135c:	460b      	mov	r3, r1
 800135e:	4620      	mov	r0, r4
 8001360:	4629      	mov	r1, r5
 8001362:	f7fe ff57 	bl	8000214 <__adddf3>
 8001366:	4602      	mov	r2, r0
 8001368:	460b      	mov	r3, r1
 800136a:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
  double mu12 = m12 - 2 * yc * m11 - xc * m02 + 2 * yc * yc * m10;
 800136e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001372:	4602      	mov	r2, r0
 8001374:	460b      	mov	r3, r1
 8001376:	f7fe ff4d 	bl	8000214 <__adddf3>
 800137a:	4602      	mov	r2, r0
 800137c:	460b      	mov	r3, r1
 800137e:	4610      	mov	r0, r2
 8001380:	4619      	mov	r1, r3
 8001382:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
 8001386:	f7ff f8fb 	bl	8000580 <__aeabi_dmul>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001392:	f7fe ff3d 	bl	8000210 <__aeabi_dsub>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	4614      	mov	r4, r2
 800139c:	461d      	mov	r5, r3
 800139e:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	@ 0xe0
 80013a2:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 80013a6:	f7ff f8eb 	bl	8000580 <__aeabi_dmul>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	4620      	mov	r0, r4
 80013b0:	4629      	mov	r1, r5
 80013b2:	f7fe ff2d 	bl	8000210 <__aeabi_dsub>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	4614      	mov	r4, r2
 80013bc:	461d      	mov	r5, r3
 80013be:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80013c2:	4602      	mov	r2, r0
 80013c4:	460b      	mov	r3, r1
 80013c6:	f7fe ff25 	bl	8000214 <__adddf3>
 80013ca:	4602      	mov	r2, r0
 80013cc:	460b      	mov	r3, r1
 80013ce:	4610      	mov	r0, r2
 80013d0:	4619      	mov	r1, r3
 80013d2:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 80013d6:	f7ff f8d3 	bl	8000580 <__aeabi_dmul>
 80013da:	4602      	mov	r2, r0
 80013dc:	460b      	mov	r3, r1
 80013de:	4610      	mov	r0, r2
 80013e0:	4619      	mov	r1, r3
 80013e2:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	@ 0x100
 80013e6:	f7ff f8cb 	bl	8000580 <__aeabi_dmul>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	4620      	mov	r0, r4
 80013f0:	4629      	mov	r1, r5
 80013f2:	f7fe ff0f 	bl	8000214 <__adddf3>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
  double mu03 = m03 - 3 * yc * m02 + 2 * yc * yc * m01;
 80013fe:	f04f 0200 	mov.w	r2, #0
 8001402:	4b56      	ldr	r3, [pc, #344]	@ (800155c <ComputeHuMoments+0x6ac>)
 8001404:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001408:	f7ff f8ba 	bl	8000580 <__aeabi_dmul>
 800140c:	4602      	mov	r2, r0
 800140e:	460b      	mov	r3, r1
 8001410:	4610      	mov	r0, r2
 8001412:	4619      	mov	r1, r3
 8001414:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	@ 0xe0
 8001418:	f7ff f8b2 	bl	8000580 <__aeabi_dmul>
 800141c:	4602      	mov	r2, r0
 800141e:	460b      	mov	r3, r1
 8001420:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8001424:	f7fe fef4 	bl	8000210 <__aeabi_dsub>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4614      	mov	r4, r2
 800142e:	461d      	mov	r5, r3
 8001430:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001434:	4602      	mov	r2, r0
 8001436:	460b      	mov	r3, r1
 8001438:	f7fe feec 	bl	8000214 <__adddf3>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	4610      	mov	r0, r2
 8001442:	4619      	mov	r1, r3
 8001444:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001448:	f7ff f89a 	bl	8000580 <__aeabi_dmul>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4610      	mov	r0, r2
 8001452:	4619      	mov	r1, r3
 8001454:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	@ 0xf8
 8001458:	f7ff f892 	bl	8000580 <__aeabi_dmul>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	4620      	mov	r0, r4
 8001462:	4629      	mov	r1, r5
 8001464:	f7fe fed6 	bl	8000214 <__adddf3>
 8001468:	4602      	mov	r2, r0
 800146a:	460b      	mov	r3, r1
 800146c:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68

  double n2 = m00 * m00;
 8001470:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 8001474:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 8001478:	f7ff f882 	bl	8000580 <__aeabi_dmul>
 800147c:	4602      	mov	r2, r0
 800147e:	460b      	mov	r3, r1
 8001480:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
  double n3 = n2 * sqrt(m00);
 8001484:	ed97 0b42 	vldr	d0, [r7, #264]	@ 0x108
 8001488:	f003 fca4 	bl	8004dd4 <sqrt>
 800148c:	ec53 2b10 	vmov	r2, r3, d0
 8001490:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8001494:	f7ff f874 	bl	8000580 <__aeabi_dmul>
 8001498:	4602      	mov	r2, r0
 800149a:	460b      	mov	r3, r1
 800149c:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

  double nu20 = mu20 / n2, nu11 = mu11 / n2, nu02 = mu02 / n2;
 80014a0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80014a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80014a8:	f7ff f994 	bl	80007d4 <__aeabi_ddiv>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
 80014b4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80014b8:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80014bc:	f7ff f98a 	bl	80007d4 <__aeabi_ddiv>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 80014c8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80014cc:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 80014d0:	f7ff f980 	bl	80007d4 <__aeabi_ddiv>
 80014d4:	4602      	mov	r2, r0
 80014d6:	460b      	mov	r3, r1
 80014d8:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
  double nu30 = mu30 / n3, nu21 = mu21 / n3, nu12 = mu12 / n3, nu03 = mu03 / n3;
 80014dc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80014e0:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80014e4:	f7ff f976 	bl	80007d4 <__aeabi_ddiv>
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 80014f0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80014f4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80014f8:	f7ff f96c 	bl	80007d4 <__aeabi_ddiv>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8001504:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001508:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800150c:	f7ff f962 	bl	80007d4 <__aeabi_ddiv>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8001518:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800151c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001520:	f7ff f958 	bl	80007d4 <__aeabi_ddiv>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	e9c7 2308 	strd	r2, r3, [r7, #32]

  double t0 = nu30 + nu12, t1 = nu21 + nu03;
 800152c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001530:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001534:	f7fe fe6e 	bl	8000214 <__adddf3>
 8001538:	4602      	mov	r2, r0
 800153a:	460b      	mov	r3, r1
 800153c:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001540:	f107 0310 	add.w	r3, r7, #16
 8001544:	461c      	mov	r4, r3
 8001546:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800154a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800154e:	f7fe fe61 	bl	8000214 <__adddf3>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	e9c4 2300 	strd	r2, r3, [r4]
 800155a:	e001      	b.n	8001560 <ComputeHuMoments+0x6b0>
 800155c:	40080000 	.word	0x40080000

  hu[0] = (float)(nu20 + nu02);
 8001560:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001564:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001568:	f7fe fe54 	bl	8000214 <__adddf3>
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	4610      	mov	r0, r2
 8001572:	4619      	mov	r1, r3
 8001574:	f7ff fab4 	bl	8000ae0 <__aeabi_d2f>
 8001578:	4602      	mov	r2, r0
 800157a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800157e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	601a      	str	r2, [r3, #0]
  hu[1] = (float)((nu20 - nu02) * (nu20 - nu02) + 4 * nu11 * nu11);
 8001586:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800158a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800158e:	f7fe fe3f 	bl	8000210 <__aeabi_dsub>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	4614      	mov	r4, r2
 8001598:	461d      	mov	r5, r3
 800159a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800159e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80015a2:	f7fe fe35 	bl	8000210 <__aeabi_dsub>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	4620      	mov	r0, r4
 80015ac:	4629      	mov	r1, r5
 80015ae:	f7fe ffe7 	bl	8000580 <__aeabi_dmul>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	4614      	mov	r4, r2
 80015b8:	461d      	mov	r5, r3
 80015ba:	f04f 0200 	mov.w	r2, #0
 80015be:	4bcd      	ldr	r3, [pc, #820]	@ (80018f4 <ComputeHuMoments+0xa44>)
 80015c0:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80015c4:	f7fe ffdc 	bl	8000580 <__aeabi_dmul>
 80015c8:	4602      	mov	r2, r0
 80015ca:	460b      	mov	r3, r1
 80015cc:	4610      	mov	r0, r2
 80015ce:	4619      	mov	r1, r3
 80015d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80015d4:	f7fe ffd4 	bl	8000580 <__aeabi_dmul>
 80015d8:	4602      	mov	r2, r0
 80015da:	460b      	mov	r3, r1
 80015dc:	4620      	mov	r0, r4
 80015de:	4629      	mov	r1, r5
 80015e0:	f7fe fe18 	bl	8000214 <__adddf3>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4610      	mov	r0, r2
 80015ea:	4619      	mov	r1, r3
 80015ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80015f0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	1d1c      	adds	r4, r3, #4
 80015f8:	f7ff fa72 	bl	8000ae0 <__aeabi_d2f>
 80015fc:	4603      	mov	r3, r0
 80015fe:	6023      	str	r3, [r4, #0]
  hu[2] = (float)((nu30 - 3 * nu12) * (nu30 - 3 * nu12) +
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	4bbc      	ldr	r3, [pc, #752]	@ (80018f8 <ComputeHuMoments+0xa48>)
 8001606:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800160a:	f7fe ffb9 	bl	8000580 <__aeabi_dmul>
 800160e:	4602      	mov	r2, r0
 8001610:	460b      	mov	r3, r1
 8001612:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001616:	f7fe fdfb 	bl	8000210 <__aeabi_dsub>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4614      	mov	r4, r2
 8001620:	461d      	mov	r5, r3
 8001622:	f04f 0200 	mov.w	r2, #0
 8001626:	4bb4      	ldr	r3, [pc, #720]	@ (80018f8 <ComputeHuMoments+0xa48>)
 8001628:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800162c:	f7fe ffa8 	bl	8000580 <__aeabi_dmul>
 8001630:	4602      	mov	r2, r0
 8001632:	460b      	mov	r3, r1
 8001634:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001638:	f7fe fdea 	bl	8000210 <__aeabi_dsub>
 800163c:	4602      	mov	r2, r0
 800163e:	460b      	mov	r3, r1
 8001640:	4620      	mov	r0, r4
 8001642:	4629      	mov	r1, r5
 8001644:	f7fe ff9c 	bl	8000580 <__aeabi_dmul>
 8001648:	4602      	mov	r2, r0
 800164a:	460b      	mov	r3, r1
 800164c:	4614      	mov	r4, r2
 800164e:	461d      	mov	r5, r3
                  (3 * nu21 - nu03) * (3 * nu21 - nu03));
 8001650:	f04f 0200 	mov.w	r2, #0
 8001654:	4ba8      	ldr	r3, [pc, #672]	@ (80018f8 <ComputeHuMoments+0xa48>)
 8001656:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800165a:	f7fe ff91 	bl	8000580 <__aeabi_dmul>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4610      	mov	r0, r2
 8001664:	4619      	mov	r1, r3
 8001666:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800166a:	f7fe fdd1 	bl	8000210 <__aeabi_dsub>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4690      	mov	r8, r2
 8001674:	4699      	mov	r9, r3
 8001676:	f04f 0200 	mov.w	r2, #0
 800167a:	4b9f      	ldr	r3, [pc, #636]	@ (80018f8 <ComputeHuMoments+0xa48>)
 800167c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001680:	f7fe ff7e 	bl	8000580 <__aeabi_dmul>
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	4610      	mov	r0, r2
 800168a:	4619      	mov	r1, r3
 800168c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001690:	f7fe fdbe 	bl	8000210 <__aeabi_dsub>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	4640      	mov	r0, r8
 800169a:	4649      	mov	r1, r9
 800169c:	f7fe ff70 	bl	8000580 <__aeabi_dmul>
 80016a0:	4602      	mov	r2, r0
 80016a2:	460b      	mov	r3, r1
  hu[2] = (float)((nu30 - 3 * nu12) * (nu30 - 3 * nu12) +
 80016a4:	4620      	mov	r0, r4
 80016a6:	4629      	mov	r1, r5
 80016a8:	f7fe fdb4 	bl	8000214 <__adddf3>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	4610      	mov	r0, r2
 80016b2:	4619      	mov	r1, r3
 80016b4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80016b8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f103 0408 	add.w	r4, r3, #8
 80016c2:	f7ff fa0d 	bl	8000ae0 <__aeabi_d2f>
 80016c6:	4603      	mov	r3, r0
 80016c8:	6023      	str	r3, [r4, #0]
  hu[3] = (float)(t0 * t0 + t1 * t1);
 80016ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80016ce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016d2:	f7fe ff55 	bl	8000580 <__aeabi_dmul>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4614      	mov	r4, r2
 80016dc:	461d      	mov	r5, r3
 80016de:	f107 0310 	add.w	r3, r7, #16
 80016e2:	4619      	mov	r1, r3
 80016e4:	e9d1 2300 	ldrd	r2, r3, [r1]
 80016e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80016ec:	f7fe ff48 	bl	8000580 <__aeabi_dmul>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4620      	mov	r0, r4
 80016f6:	4629      	mov	r1, r5
 80016f8:	f7fe fd8c 	bl	8000214 <__adddf3>
 80016fc:	4602      	mov	r2, r0
 80016fe:	460b      	mov	r3, r1
 8001700:	4610      	mov	r0, r2
 8001702:	4619      	mov	r1, r3
 8001704:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001708:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f103 040c 	add.w	r4, r3, #12
 8001712:	f7ff f9e5 	bl	8000ae0 <__aeabi_d2f>
 8001716:	4603      	mov	r3, r0
 8001718:	6023      	str	r3, [r4, #0]
  hu[4] = (float)((nu30 - 3 * nu12) * t0 * (t0 * t0 - 3 * t1 * t1) +
 800171a:	f04f 0200 	mov.w	r2, #0
 800171e:	4b76      	ldr	r3, [pc, #472]	@ (80018f8 <ComputeHuMoments+0xa48>)
 8001720:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001724:	f7fe ff2c 	bl	8000580 <__aeabi_dmul>
 8001728:	4602      	mov	r2, r0
 800172a:	460b      	mov	r3, r1
 800172c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001730:	f7fe fd6e 	bl	8000210 <__aeabi_dsub>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	4610      	mov	r0, r2
 800173a:	4619      	mov	r1, r3
 800173c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001740:	f7fe ff1e 	bl	8000580 <__aeabi_dmul>
 8001744:	4602      	mov	r2, r0
 8001746:	460b      	mov	r3, r1
 8001748:	4614      	mov	r4, r2
 800174a:	461d      	mov	r5, r3
 800174c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001750:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001754:	f7fe ff14 	bl	8000580 <__aeabi_dmul>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4690      	mov	r8, r2
 800175e:	4699      	mov	r9, r3
 8001760:	f107 0310 	add.w	r3, r7, #16
 8001764:	4619      	mov	r1, r3
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	4b63      	ldr	r3, [pc, #396]	@ (80018f8 <ComputeHuMoments+0xa48>)
 800176c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001770:	f7fe ff06 	bl	8000580 <__aeabi_dmul>
 8001774:	4602      	mov	r2, r0
 8001776:	460b      	mov	r3, r1
 8001778:	4610      	mov	r0, r2
 800177a:	4619      	mov	r1, r3
 800177c:	f107 0310 	add.w	r3, r7, #16
 8001780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001784:	f7fe fefc 	bl	8000580 <__aeabi_dmul>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	4640      	mov	r0, r8
 800178e:	4649      	mov	r1, r9
 8001790:	f7fe fd3e 	bl	8000210 <__aeabi_dsub>
 8001794:	4602      	mov	r2, r0
 8001796:	460b      	mov	r3, r1
 8001798:	4620      	mov	r0, r4
 800179a:	4629      	mov	r1, r5
 800179c:	f7fe fef0 	bl	8000580 <__aeabi_dmul>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	4614      	mov	r4, r2
 80017a6:	461d      	mov	r5, r3
                  (3 * nu21 - nu03) * t1 * (3 * t0 * t0 - t1 * t1));
 80017a8:	f04f 0200 	mov.w	r2, #0
 80017ac:	4b52      	ldr	r3, [pc, #328]	@ (80018f8 <ComputeHuMoments+0xa48>)
 80017ae:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80017b2:	f7fe fee5 	bl	8000580 <__aeabi_dmul>
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	4610      	mov	r0, r2
 80017bc:	4619      	mov	r1, r3
 80017be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80017c2:	f7fe fd25 	bl	8000210 <__aeabi_dsub>
 80017c6:	4602      	mov	r2, r0
 80017c8:	460b      	mov	r3, r1
 80017ca:	4610      	mov	r0, r2
 80017cc:	4619      	mov	r1, r3
 80017ce:	f107 0310 	add.w	r3, r7, #16
 80017d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d6:	f7fe fed3 	bl	8000580 <__aeabi_dmul>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	4690      	mov	r8, r2
 80017e0:	4699      	mov	r9, r3
 80017e2:	f04f 0200 	mov.w	r2, #0
 80017e6:	4b44      	ldr	r3, [pc, #272]	@ (80018f8 <ComputeHuMoments+0xa48>)
 80017e8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80017ec:	f7fe fec8 	bl	8000580 <__aeabi_dmul>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	4610      	mov	r0, r2
 80017f6:	4619      	mov	r1, r3
 80017f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80017fc:	f7fe fec0 	bl	8000580 <__aeabi_dmul>
 8001800:	4602      	mov	r2, r0
 8001802:	460b      	mov	r3, r1
 8001804:	4692      	mov	sl, r2
 8001806:	469b      	mov	fp, r3
 8001808:	f107 0310 	add.w	r3, r7, #16
 800180c:	4619      	mov	r1, r3
 800180e:	e9d1 2300 	ldrd	r2, r3, [r1]
 8001812:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001816:	f7fe feb3 	bl	8000580 <__aeabi_dmul>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4650      	mov	r0, sl
 8001820:	4659      	mov	r1, fp
 8001822:	f7fe fcf5 	bl	8000210 <__aeabi_dsub>
 8001826:	4602      	mov	r2, r0
 8001828:	460b      	mov	r3, r1
 800182a:	4640      	mov	r0, r8
 800182c:	4649      	mov	r1, r9
 800182e:	f7fe fea7 	bl	8000580 <__aeabi_dmul>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
  hu[4] = (float)((nu30 - 3 * nu12) * t0 * (t0 * t0 - 3 * t1 * t1) +
 8001836:	4620      	mov	r0, r4
 8001838:	4629      	mov	r1, r5
 800183a:	f7fe fceb 	bl	8000214 <__adddf3>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4610      	mov	r0, r2
 8001844:	4619      	mov	r1, r3
 8001846:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800184a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f103 0410 	add.w	r4, r3, #16
 8001854:	f7ff f944 	bl	8000ae0 <__aeabi_d2f>
 8001858:	4603      	mov	r3, r0
 800185a:	6023      	str	r3, [r4, #0]
  hu[5] = (float)((nu20 - nu02) * (t0 * t0 - t1 * t1) + 4 * nu11 * t0 * t1);
 800185c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001860:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001864:	f7fe fcd4 	bl	8000210 <__aeabi_dsub>
 8001868:	4602      	mov	r2, r0
 800186a:	460b      	mov	r3, r1
 800186c:	4614      	mov	r4, r2
 800186e:	461d      	mov	r5, r3
 8001870:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001874:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001878:	f7fe fe82 	bl	8000580 <__aeabi_dmul>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4690      	mov	r8, r2
 8001882:	4699      	mov	r9, r3
 8001884:	f107 0310 	add.w	r3, r7, #16
 8001888:	4619      	mov	r1, r3
 800188a:	e9d1 2300 	ldrd	r2, r3, [r1]
 800188e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001892:	f7fe fe75 	bl	8000580 <__aeabi_dmul>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	4640      	mov	r0, r8
 800189c:	4649      	mov	r1, r9
 800189e:	f7fe fcb7 	bl	8000210 <__aeabi_dsub>
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	4620      	mov	r0, r4
 80018a8:	4629      	mov	r1, r5
 80018aa:	f7fe fe69 	bl	8000580 <__aeabi_dmul>
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	4614      	mov	r4, r2
 80018b4:	461d      	mov	r5, r3
 80018b6:	f04f 0200 	mov.w	r2, #0
 80018ba:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <ComputeHuMoments+0xa44>)
 80018bc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80018c0:	f7fe fe5e 	bl	8000580 <__aeabi_dmul>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	4610      	mov	r0, r2
 80018ca:	4619      	mov	r1, r3
 80018cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018d0:	f7fe fe56 	bl	8000580 <__aeabi_dmul>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	4610      	mov	r0, r2
 80018da:	4619      	mov	r1, r3
 80018dc:	f107 0310 	add.w	r3, r7, #16
 80018e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e4:	f7fe fe4c 	bl	8000580 <__aeabi_dmul>
 80018e8:	4602      	mov	r2, r0
 80018ea:	460b      	mov	r3, r1
 80018ec:	4620      	mov	r0, r4
 80018ee:	4629      	mov	r1, r5
 80018f0:	e004      	b.n	80018fc <ComputeHuMoments+0xa4c>
 80018f2:	bf00      	nop
 80018f4:	40100000 	.word	0x40100000
 80018f8:	40080000 	.word	0x40080000
 80018fc:	f7fe fc8a 	bl	8000214 <__adddf3>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4610      	mov	r0, r2
 8001906:	4619      	mov	r1, r3
 8001908:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800190c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f103 0414 	add.w	r4, r3, #20
 8001916:	f7ff f8e3 	bl	8000ae0 <__aeabi_d2f>
 800191a:	4603      	mov	r3, r0
 800191c:	6023      	str	r3, [r4, #0]
  hu[6] = (float)((3 * nu21 - nu03) * t0 * (t0 * t0 - 3 * t1 * t1) -
 800191e:	f04f 0200 	mov.w	r2, #0
 8001922:	4b52      	ldr	r3, [pc, #328]	@ (8001a6c <ComputeHuMoments+0xbbc>)
 8001924:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001928:	f7fe fe2a 	bl	8000580 <__aeabi_dmul>
 800192c:	4602      	mov	r2, r0
 800192e:	460b      	mov	r3, r1
 8001930:	4610      	mov	r0, r2
 8001932:	4619      	mov	r1, r3
 8001934:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001938:	f7fe fc6a 	bl	8000210 <__aeabi_dsub>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	4610      	mov	r0, r2
 8001942:	4619      	mov	r1, r3
 8001944:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001948:	f7fe fe1a 	bl	8000580 <__aeabi_dmul>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	4614      	mov	r4, r2
 8001952:	461d      	mov	r5, r3
 8001954:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001958:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800195c:	f7fe fe10 	bl	8000580 <__aeabi_dmul>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4690      	mov	r8, r2
 8001966:	4699      	mov	r9, r3
 8001968:	f107 0310 	add.w	r3, r7, #16
 800196c:	4619      	mov	r1, r3
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	4b3e      	ldr	r3, [pc, #248]	@ (8001a6c <ComputeHuMoments+0xbbc>)
 8001974:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001978:	f7fe fe02 	bl	8000580 <__aeabi_dmul>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	4610      	mov	r0, r2
 8001982:	4619      	mov	r1, r3
 8001984:	f107 0310 	add.w	r3, r7, #16
 8001988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198c:	f7fe fdf8 	bl	8000580 <__aeabi_dmul>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	4640      	mov	r0, r8
 8001996:	4649      	mov	r1, r9
 8001998:	f7fe fc3a 	bl	8000210 <__aeabi_dsub>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4620      	mov	r0, r4
 80019a2:	4629      	mov	r1, r5
 80019a4:	f7fe fdec 	bl	8000580 <__aeabi_dmul>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	4614      	mov	r4, r2
 80019ae:	461d      	mov	r5, r3
                  (nu30 - 3 * nu12) * t1 * (3 * t0 * t0 - t1 * t1));
 80019b0:	f04f 0200 	mov.w	r2, #0
 80019b4:	4b2d      	ldr	r3, [pc, #180]	@ (8001a6c <ComputeHuMoments+0xbbc>)
 80019b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80019ba:	f7fe fde1 	bl	8000580 <__aeabi_dmul>
 80019be:	4602      	mov	r2, r0
 80019c0:	460b      	mov	r3, r1
 80019c2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80019c6:	f7fe fc23 	bl	8000210 <__aeabi_dsub>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	4610      	mov	r0, r2
 80019d0:	4619      	mov	r1, r3
 80019d2:	f107 0310 	add.w	r3, r7, #16
 80019d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019da:	f7fe fdd1 	bl	8000580 <__aeabi_dmul>
 80019de:	4602      	mov	r2, r0
 80019e0:	460b      	mov	r3, r1
 80019e2:	4690      	mov	r8, r2
 80019e4:	4699      	mov	r9, r3
 80019e6:	f04f 0200 	mov.w	r2, #0
 80019ea:	4b20      	ldr	r3, [pc, #128]	@ (8001a6c <ComputeHuMoments+0xbbc>)
 80019ec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80019f0:	f7fe fdc6 	bl	8000580 <__aeabi_dmul>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4610      	mov	r0, r2
 80019fa:	4619      	mov	r1, r3
 80019fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a00:	f7fe fdbe 	bl	8000580 <__aeabi_dmul>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4692      	mov	sl, r2
 8001a0a:	469b      	mov	fp, r3
 8001a0c:	f107 0310 	add.w	r3, r7, #16
 8001a10:	4619      	mov	r1, r3
 8001a12:	e9d1 2300 	ldrd	r2, r3, [r1]
 8001a16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a1a:	f7fe fdb1 	bl	8000580 <__aeabi_dmul>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	460b      	mov	r3, r1
 8001a22:	4650      	mov	r0, sl
 8001a24:	4659      	mov	r1, fp
 8001a26:	f7fe fbf3 	bl	8000210 <__aeabi_dsub>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	4640      	mov	r0, r8
 8001a30:	4649      	mov	r1, r9
 8001a32:	f7fe fda5 	bl	8000580 <__aeabi_dmul>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
  hu[6] = (float)((3 * nu21 - nu03) * t0 * (t0 * t0 - 3 * t1 * t1) -
 8001a3a:	4620      	mov	r0, r4
 8001a3c:	4629      	mov	r1, r5
 8001a3e:	f7fe fbe7 	bl	8000210 <__aeabi_dsub>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	4610      	mov	r0, r2
 8001a48:	4619      	mov	r1, r3
 8001a4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a4e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f103 0418 	add.w	r4, r3, #24
 8001a58:	f7ff f842 	bl	8000ae0 <__aeabi_d2f>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	6023      	str	r3, [r4, #0]
}
 8001a60:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8001a64:	46bd      	mov	sp, r7
 8001a66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40080000 	.word	0x40080000

08001a70 <Normalize>:

static void Normalize(float *f) {
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < 7; i++) {
 8001a78:	2300      	movs	r3, #0
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	e030      	b.n	8001ae0 <Normalize+0x70>
    float s = (feat_std[i] < 1e-10f) ? 1.0f : feat_std[i];
 8001a7e:	4a1d      	ldr	r2, [pc, #116]	@ (8001af4 <Normalize+0x84>)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	4413      	add	r3, r2
 8001a86:	edd3 7a00 	vldr	s15, [r3]
 8001a8a:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001af8 <Normalize+0x88>
 8001a8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a96:	d502      	bpl.n	8001a9e <Normalize+0x2e>
 8001a98:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001a9c:	e004      	b.n	8001aa8 <Normalize+0x38>
 8001a9e:	4a15      	ldr	r2, [pc, #84]	@ (8001af4 <Normalize+0x84>)
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	4413      	add	r3, r2
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	60bb      	str	r3, [r7, #8]
    f[i] = (f[i] - feat_mean[i]) / s;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	ed93 7a00 	vldr	s14, [r3]
 8001ab6:	4a11      	ldr	r2, [pc, #68]	@ (8001afc <Normalize+0x8c>)
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4413      	add	r3, r2
 8001abe:	edd3 7a00 	vldr	s15, [r3]
 8001ac2:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	4413      	add	r3, r2
 8001ace:	ed97 7a02 	vldr	s14, [r7, #8]
 8001ad2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ad6:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < 7; i++) {
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	3301      	adds	r3, #1
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	2b06      	cmp	r3, #6
 8001ae4:	ddcb      	ble.n	8001a7e <Normalize+0xe>
  }
}
 8001ae6:	bf00      	nop
 8001ae8:	bf00      	nop
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	08005274 	.word	0x08005274
 8001af8:	2edbe6ff 	.word	0x2edbe6ff
 8001afc:	08005258 	.word	0x08005258

08001b00 <AI_Init>:

static int AI_Init(void) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  if (stai_network_init((stai_network *)net_ctx) != STAI_SUCCESS)
 8001b04:	4816      	ldr	r0, [pc, #88]	@ (8001b60 <AI_Init+0x60>)
 8001b06:	f002 f967 	bl	8003dd8 <stai_network_init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d002      	beq.n	8001b16 <AI_Init+0x16>
    return -1;
 8001b10:	f04f 33ff 	mov.w	r3, #4294967295
 8001b14:	e021      	b.n	8001b5a <AI_Init+0x5a>
  if (stai_network_set_activations((stai_network *)net_ctx, act_ptrs, 1) !=
 8001b16:	2201      	movs	r2, #1
 8001b18:	4912      	ldr	r1, [pc, #72]	@ (8001b64 <AI_Init+0x64>)
 8001b1a:	4811      	ldr	r0, [pc, #68]	@ (8001b60 <AI_Init+0x60>)
 8001b1c:	f002 fc8a 	bl	8004434 <stai_network_set_activations>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d002      	beq.n	8001b2c <AI_Init+0x2c>
      STAI_SUCCESS)
    return -1;
 8001b26:	f04f 33ff 	mov.w	r3, #4294967295
 8001b2a:	e016      	b.n	8001b5a <AI_Init+0x5a>
  if (stai_network_set_inputs((stai_network *)net_ctx, in_ptrs, 1) !=
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	490e      	ldr	r1, [pc, #56]	@ (8001b68 <AI_Init+0x68>)
 8001b30:	480b      	ldr	r0, [pc, #44]	@ (8001b60 <AI_Init+0x60>)
 8001b32:	f002 fd55 	bl	80045e0 <stai_network_set_inputs>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d002      	beq.n	8001b42 <AI_Init+0x42>
      STAI_SUCCESS)
    return -1;
 8001b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b40:	e00b      	b.n	8001b5a <AI_Init+0x5a>
  if (stai_network_set_outputs((stai_network *)net_ctx, out_ptrs, 1) !=
 8001b42:	2201      	movs	r2, #1
 8001b44:	4909      	ldr	r1, [pc, #36]	@ (8001b6c <AI_Init+0x6c>)
 8001b46:	4806      	ldr	r0, [pc, #24]	@ (8001b60 <AI_Init+0x60>)
 8001b48:	f002 fe16 	bl	8004778 <stai_network_set_outputs>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d002      	beq.n	8001b58 <AI_Init+0x58>
      STAI_SUCCESS)
    return -1;
 8001b52:	f04f 33ff 	mov.w	r3, #4294967295
 8001b56:	e000      	b.n	8001b5a <AI_Init+0x5a>
  return 0;
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200003f0 	.word	0x200003f0
 8001b64:	20000320 	.word	0x20000320
 8001b68:	20000324 	.word	0x20000324
 8001b6c:	20000328 	.word	0x20000328

08001b70 <ArgMax>:

static uint8_t ArgMax(float *d, int n) {
 8001b70:	b480      	push	{r7}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  uint8_t m = 0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	73fb      	strb	r3, [r7, #15]
  for (int i = 1; i < n; i++)
 8001b7e:	2301      	movs	r3, #1
 8001b80:	60bb      	str	r3, [r7, #8]
 8001b82:	e015      	b.n	8001bb0 <ArgMax+0x40>
    if (d[i] > d[m])
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	ed93 7a00 	vldr	s14, [r3]
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	4413      	add	r3, r2
 8001b98:	edd3 7a00 	vldr	s15, [r3]
 8001b9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba4:	dd01      	ble.n	8001baa <ArgMax+0x3a>
      m = i;
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	73fb      	strb	r3, [r7, #15]
  for (int i = 1; i < n; i++)
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	3301      	adds	r3, #1
 8001bae:	60bb      	str	r3, [r7, #8]
 8001bb0:	68ba      	ldr	r2, [r7, #8]
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	dbe5      	blt.n	8001b84 <ArgMax+0x14>
  return m;
 8001bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3714      	adds	r7, #20
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
	...

08001bc8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 8001bce:	f000 fa61 	bl	8002094 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bd2:	f000 f863 	bl	8001c9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bd6:	f000 f8fd 	bl	8001dd4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001bda:	f000 f8d1 	bl	8001d80 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  if (AI_Init() != 0) {
 8001bde:	f7ff ff8f 	bl	8001b00 <AI_Init>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d008      	beq.n	8001bfa <main+0x32>
    while (1) {
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001be8:	2120      	movs	r1, #32
 8001bea:	4826      	ldr	r0, [pc, #152]	@ (8001c84 <main+0xbc>)
 8001bec:	f000 fd7b 	bl	80026e6 <HAL_GPIO_TogglePin>
      HAL_Delay(100);
 8001bf0:	2064      	movs	r0, #100	@ 0x64
 8001bf2:	f000 fac1 	bl	8002178 <HAL_Delay>
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001bf6:	bf00      	nop
 8001bf8:	e7f6      	b.n	8001be8 <main+0x20>
    }
  }
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	2120      	movs	r1, #32
 8001bfe:	4821      	ldr	r0, [pc, #132]	@ (8001c84 <main+0xbc>)
 8001c00:	f000 fd58 	bl	80026b4 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    if (HAL_UART_Receive(&huart2, &sync, 1, HAL_MAX_DELAY) == HAL_OK &&
 8001c04:	1df9      	adds	r1, r7, #7
 8001c06:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	481e      	ldr	r0, [pc, #120]	@ (8001c88 <main+0xc0>)
 8001c0e:	f001 fc98 	bl	8003542 <HAL_UART_Receive>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1f5      	bne.n	8001c04 <main+0x3c>
        sync == SYNC_BYTE) {
 8001c18:	79fb      	ldrb	r3, [r7, #7]
    if (HAL_UART_Receive(&huart2, &sync, 1, HAL_MAX_DELAY) == HAL_OK &&
 8001c1a:	2bbb      	cmp	r3, #187	@ 0xbb
 8001c1c:	d1f2      	bne.n	8001c04 <main+0x3c>
      HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2120      	movs	r1, #32
 8001c22:	4818      	ldr	r0, [pc, #96]	@ (8001c84 <main+0xbc>)
 8001c24:	f000 fd46 	bl	80026b4 <HAL_GPIO_WritePin>

      if (HAL_UART_Receive(&huart2, img_buf, IMG_BYTES, 5000) == HAL_OK) {
 8001c28:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001c2c:	f44f 7244 	mov.w	r2, #784	@ 0x310
 8001c30:	4916      	ldr	r1, [pc, #88]	@ (8001c8c <main+0xc4>)
 8001c32:	4815      	ldr	r0, [pc, #84]	@ (8001c88 <main+0xc0>)
 8001c34:	f001 fc85 	bl	8003542 <HAL_UART_Receive>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d11c      	bne.n	8001c78 <main+0xb0>
        ComputeHuMoments(img_buf, in_buf);
 8001c3e:	4914      	ldr	r1, [pc, #80]	@ (8001c90 <main+0xc8>)
 8001c40:	4812      	ldr	r0, [pc, #72]	@ (8001c8c <main+0xc4>)
 8001c42:	f7ff f935 	bl	8000eb0 <ComputeHuMoments>
        Normalize(in_buf);
 8001c46:	4812      	ldr	r0, [pc, #72]	@ (8001c90 <main+0xc8>)
 8001c48:	f7ff ff12 	bl	8001a70 <Normalize>

        if (stai_network_run((stai_network *)net_ctx, STAI_MODE_SYNC) ==
 8001c4c:	2101      	movs	r1, #1
 8001c4e:	4811      	ldr	r0, [pc, #68]	@ (8001c94 <main+0xcc>)
 8001c50:	f002 f8ee 	bl	8003e30 <stai_network_run>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d106      	bne.n	8001c68 <main+0xa0>
            STAI_SUCCESS) {
          res = ArgMax(out_buf, 10);
 8001c5a:	210a      	movs	r1, #10
 8001c5c:	480e      	ldr	r0, [pc, #56]	@ (8001c98 <main+0xd0>)
 8001c5e:	f7ff ff87 	bl	8001b70 <ArgMax>
 8001c62:	4603      	mov	r3, r0
 8001c64:	71bb      	strb	r3, [r7, #6]
 8001c66:	e001      	b.n	8001c6c <main+0xa4>
        } else {
          res = 0xFF;
 8001c68:	23ff      	movs	r3, #255	@ 0xff
 8001c6a:	71bb      	strb	r3, [r7, #6]
        }
        HAL_UART_Transmit(&huart2, &res, 1, 100);
 8001c6c:	1db9      	adds	r1, r7, #6
 8001c6e:	2364      	movs	r3, #100	@ 0x64
 8001c70:	2201      	movs	r2, #1
 8001c72:	4805      	ldr	r0, [pc, #20]	@ (8001c88 <main+0xc0>)
 8001c74:	f001 fbda 	bl	800342c <HAL_UART_Transmit>
      }
      HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001c78:	2201      	movs	r2, #1
 8001c7a:	2120      	movs	r1, #32
 8001c7c:	4801      	ldr	r0, [pc, #4]	@ (8001c84 <main+0xbc>)
 8001c7e:	f000 fd19 	bl	80026b4 <HAL_GPIO_WritePin>
    if (HAL_UART_Receive(&huart2, &sync, 1, HAL_MAX_DELAY) == HAL_OK &&
 8001c82:	e7bf      	b.n	8001c04 <main+0x3c>
 8001c84:	40020000 	.word	0x40020000
 8001c88:	200003a4 	.word	0x200003a4
 8001c8c:	2000079c 	.word	0x2000079c
 8001c90:	20000758 	.word	0x20000758
 8001c94:	200003f0 	.word	0x200003f0
 8001c98:	20000774 	.word	0x20000774

08001c9c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b094      	sub	sp, #80	@ 0x50
 8001ca0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ca2:	f107 031c 	add.w	r3, r7, #28
 8001ca6:	2234      	movs	r2, #52	@ 0x34
 8001ca8:	2100      	movs	r1, #0
 8001caa:	4618      	mov	r0, r3
 8001cac:	f003 f852 	bl	8004d54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cb0:	f107 0308 	add.w	r3, r7, #8
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
 8001cbe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	607b      	str	r3, [r7, #4]
 8001cc4:	4b2c      	ldr	r3, [pc, #176]	@ (8001d78 <SystemClock_Config+0xdc>)
 8001cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc8:	4a2b      	ldr	r2, [pc, #172]	@ (8001d78 <SystemClock_Config+0xdc>)
 8001cca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cce:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cd0:	4b29      	ldr	r3, [pc, #164]	@ (8001d78 <SystemClock_Config+0xdc>)
 8001cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cd8:	607b      	str	r3, [r7, #4]
 8001cda:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cdc:	2300      	movs	r3, #0
 8001cde:	603b      	str	r3, [r7, #0]
 8001ce0:	4b26      	ldr	r3, [pc, #152]	@ (8001d7c <SystemClock_Config+0xe0>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a25      	ldr	r2, [pc, #148]	@ (8001d7c <SystemClock_Config+0xe0>)
 8001ce6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001cea:	6013      	str	r3, [r2, #0]
 8001cec:	4b23      	ldr	r3, [pc, #140]	@ (8001d7c <SystemClock_Config+0xe0>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001cf4:	603b      	str	r3, [r7, #0]
 8001cf6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d00:	2310      	movs	r3, #16
 8001d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d04:	2302      	movs	r3, #2
 8001d06:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001d0c:	2308      	movs	r3, #8
 8001d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001d10:	23b4      	movs	r3, #180	@ 0xb4
 8001d12:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001d14:	2302      	movs	r3, #2
 8001d16:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001d18:	2302      	movs	r3, #2
 8001d1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001d20:	f107 031c 	add.w	r3, r7, #28
 8001d24:	4618      	mov	r0, r3
 8001d26:	f001 f893 	bl	8002e50 <HAL_RCC_OscConfig>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <SystemClock_Config+0x98>
    Error_Handler();
 8001d30:	f000 f8be 	bl	8001eb0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
   */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8001d34:	f000 fcf2 	bl	800271c <HAL_PWREx_EnableOverDrive>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <SystemClock_Config+0xa6>
    Error_Handler();
 8001d3e:	f000 f8b7 	bl	8001eb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8001d42:	230f      	movs	r3, #15
 8001d44:	60bb      	str	r3, [r7, #8]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d46:	2302      	movs	r3, #2
 8001d48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d4e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d52:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d58:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001d5a:	f107 0308 	add.w	r3, r7, #8
 8001d5e:	2105      	movs	r1, #5
 8001d60:	4618      	mov	r0, r3
 8001d62:	f000 fd2b 	bl	80027bc <HAL_RCC_ClockConfig>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <SystemClock_Config+0xd4>
    Error_Handler();
 8001d6c:	f000 f8a0 	bl	8001eb0 <Error_Handler>
  }
}
 8001d70:	bf00      	nop
 8001d72:	3750      	adds	r7, #80	@ 0x50
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	40007000 	.word	0x40007000

08001d80 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
void MX_USART2_UART_Init(void) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d84:	4b11      	ldr	r3, [pc, #68]	@ (8001dcc <MX_USART2_UART_Init+0x4c>)
 8001d86:	4a12      	ldr	r2, [pc, #72]	@ (8001dd0 <MX_USART2_UART_Init+0x50>)
 8001d88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d8a:	4b10      	ldr	r3, [pc, #64]	@ (8001dcc <MX_USART2_UART_Init+0x4c>)
 8001d8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d92:	4b0e      	ldr	r3, [pc, #56]	@ (8001dcc <MX_USART2_UART_Init+0x4c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d98:	4b0c      	ldr	r3, [pc, #48]	@ (8001dcc <MX_USART2_UART_Init+0x4c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001dcc <MX_USART2_UART_Init+0x4c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001da4:	4b09      	ldr	r3, [pc, #36]	@ (8001dcc <MX_USART2_UART_Init+0x4c>)
 8001da6:	220c      	movs	r2, #12
 8001da8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001daa:	4b08      	ldr	r3, [pc, #32]	@ (8001dcc <MX_USART2_UART_Init+0x4c>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001db0:	4b06      	ldr	r3, [pc, #24]	@ (8001dcc <MX_USART2_UART_Init+0x4c>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001db6:	4805      	ldr	r0, [pc, #20]	@ (8001dcc <MX_USART2_UART_Init+0x4c>)
 8001db8:	f001 fae8 	bl	800338c <HAL_UART_Init>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <MX_USART2_UART_Init+0x46>
    Error_Handler();
 8001dc2:	f000 f875 	bl	8001eb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	200003a4 	.word	0x200003a4
 8001dd0:	40004400 	.word	0x40004400

08001dd4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08a      	sub	sp, #40	@ 0x28
 8001dd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dda:	f107 0314 	add.w	r3, r7, #20
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	60da      	str	r2, [r3, #12]
 8001de8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	613b      	str	r3, [r7, #16]
 8001dee:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea4 <MX_GPIO_Init+0xd0>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df2:	4a2c      	ldr	r2, [pc, #176]	@ (8001ea4 <MX_GPIO_Init+0xd0>)
 8001df4:	f043 0304 	orr.w	r3, r3, #4
 8001df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfa:	4b2a      	ldr	r3, [pc, #168]	@ (8001ea4 <MX_GPIO_Init+0xd0>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfe:	f003 0304 	and.w	r3, r3, #4
 8001e02:	613b      	str	r3, [r7, #16]
 8001e04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	4b26      	ldr	r3, [pc, #152]	@ (8001ea4 <MX_GPIO_Init+0xd0>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	4a25      	ldr	r2, [pc, #148]	@ (8001ea4 <MX_GPIO_Init+0xd0>)
 8001e10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e16:	4b23      	ldr	r3, [pc, #140]	@ (8001ea4 <MX_GPIO_Init+0xd0>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea4 <MX_GPIO_Init+0xd0>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2a:	4a1e      	ldr	r2, [pc, #120]	@ (8001ea4 <MX_GPIO_Init+0xd0>)
 8001e2c:	f043 0301 	orr.w	r3, r3, #1
 8001e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e32:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea4 <MX_GPIO_Init+0xd0>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	60bb      	str	r3, [r7, #8]
 8001e3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	607b      	str	r3, [r7, #4]
 8001e42:	4b18      	ldr	r3, [pc, #96]	@ (8001ea4 <MX_GPIO_Init+0xd0>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e46:	4a17      	ldr	r2, [pc, #92]	@ (8001ea4 <MX_GPIO_Init+0xd0>)
 8001e48:	f043 0302 	orr.w	r3, r3, #2
 8001e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ea4 <MX_GPIO_Init+0xd0>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	607b      	str	r3, [r7, #4]
 8001e58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	2120      	movs	r1, #32
 8001e5e:	4812      	ldr	r0, [pc, #72]	@ (8001ea8 <MX_GPIO_Init+0xd4>)
 8001e60:	f000 fc28 	bl	80026b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e64:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e6a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001e6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e74:	f107 0314 	add.w	r3, r7, #20
 8001e78:	4619      	mov	r1, r3
 8001e7a:	480c      	ldr	r0, [pc, #48]	@ (8001eac <MX_GPIO_Init+0xd8>)
 8001e7c:	f000 fa86 	bl	800238c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001e80:	2320      	movs	r3, #32
 8001e82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e84:	2301      	movs	r3, #1
 8001e86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001e90:	f107 0314 	add.w	r3, r7, #20
 8001e94:	4619      	mov	r1, r3
 8001e96:	4804      	ldr	r0, [pc, #16]	@ (8001ea8 <MX_GPIO_Init+0xd4>)
 8001e98:	f000 fa78 	bl	800238c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001e9c:	bf00      	nop
 8001e9e:	3728      	adds	r7, #40	@ 0x28
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40023800 	.word	0x40023800
 8001ea8:	40020000 	.word	0x40020000
 8001eac:	40020800 	.word	0x40020800

08001eb0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001eb4:	b672      	cpsid	i
}
 8001eb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001eb8:	bf00      	nop
 8001eba:	e7fd      	b.n	8001eb8 <Error_Handler+0x8>

08001ebc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	607b      	str	r3, [r7, #4]
 8001ec6:	4b10      	ldr	r3, [pc, #64]	@ (8001f08 <HAL_MspInit+0x4c>)
 8001ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eca:	4a0f      	ldr	r2, [pc, #60]	@ (8001f08 <HAL_MspInit+0x4c>)
 8001ecc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ed0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8001f08 <HAL_MspInit+0x4c>)
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eda:	607b      	str	r3, [r7, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	603b      	str	r3, [r7, #0]
 8001ee2:	4b09      	ldr	r3, [pc, #36]	@ (8001f08 <HAL_MspInit+0x4c>)
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee6:	4a08      	ldr	r2, [pc, #32]	@ (8001f08 <HAL_MspInit+0x4c>)
 8001ee8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eee:	4b06      	ldr	r3, [pc, #24]	@ (8001f08 <HAL_MspInit+0x4c>)
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ef6:	603b      	str	r3, [r7, #0]
 8001ef8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001efa:	bf00      	nop
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	40023800 	.word	0x40023800

08001f0c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08a      	sub	sp, #40	@ 0x28
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f14:	f107 0314 	add.w	r3, r7, #20
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a21      	ldr	r2, [pc, #132]	@ (8001fb0 <HAL_UART_MspInit+0xa4>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d13b      	bne.n	8001fa6 <HAL_UART_MspInit+0x9a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	613b      	str	r3, [r7, #16]
 8001f32:	4b20      	ldr	r3, [pc, #128]	@ (8001fb4 <HAL_UART_MspInit+0xa8>)
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	4a1f      	ldr	r2, [pc, #124]	@ (8001fb4 <HAL_UART_MspInit+0xa8>)
 8001f38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001fb4 <HAL_UART_MspInit+0xa8>)
 8001f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f46:	613b      	str	r3, [r7, #16]
 8001f48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	4b19      	ldr	r3, [pc, #100]	@ (8001fb4 <HAL_UART_MspInit+0xa8>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	4a18      	ldr	r2, [pc, #96]	@ (8001fb4 <HAL_UART_MspInit+0xa8>)
 8001f54:	f043 0301 	orr.w	r3, r3, #1
 8001f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5a:	4b16      	ldr	r3, [pc, #88]	@ (8001fb4 <HAL_UART_MspInit+0xa8>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin;
 8001f66:	2304      	movs	r3, #4
 8001f68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f72:	2303      	movs	r3, #3
 8001f74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f76:	2307      	movs	r3, #7
 8001f78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 8001f7a:	f107 0314 	add.w	r3, r7, #20
 8001f7e:	4619      	mov	r1, r3
 8001f80:	480d      	ldr	r0, [pc, #52]	@ (8001fb8 <HAL_UART_MspInit+0xac>)
 8001f82:	f000 fa03 	bl	800238c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART_RX_Pin;
 8001f86:	2308      	movs	r3, #8
 8001f88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f92:	2303      	movs	r3, #3
 8001f94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f96:	2307      	movs	r3, #7
 8001f98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8001f9a:	f107 0314 	add.w	r3, r7, #20
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	4805      	ldr	r0, [pc, #20]	@ (8001fb8 <HAL_UART_MspInit+0xac>)
 8001fa2:	f000 f9f3 	bl	800238c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001fa6:	bf00      	nop
 8001fa8:	3728      	adds	r7, #40	@ 0x28
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	40004400 	.word	0x40004400
 8001fb4:	40023800 	.word	0x40023800
 8001fb8:	40020000 	.word	0x40020000

08001fbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <NMI_Handler+0x4>

08001fc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fc8:	bf00      	nop
 8001fca:	e7fd      	b.n	8001fc8 <HardFault_Handler+0x4>

08001fcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fd0:	bf00      	nop
 8001fd2:	e7fd      	b.n	8001fd0 <MemManage_Handler+0x4>

08001fd4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fd8:	bf00      	nop
 8001fda:	e7fd      	b.n	8001fd8 <BusFault_Handler+0x4>

08001fdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fe0:	bf00      	nop
 8001fe2:	e7fd      	b.n	8001fe0 <UsageFault_Handler+0x4>

08001fe4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr

08001ff2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr

0800200e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800200e:	b580      	push	{r7, lr}
 8002010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002012:	f000 f891 	bl	8002138 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}
	...

0800201c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002020:	4b06      	ldr	r3, [pc, #24]	@ (800203c <SystemInit+0x20>)
 8002022:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002026:	4a05      	ldr	r2, [pc, #20]	@ (800203c <SystemInit+0x20>)
 8002028:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800202c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	e000ed00 	.word	0xe000ed00

08002040 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002040:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002078 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002044:	f7ff ffea 	bl	800201c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002048:	480c      	ldr	r0, [pc, #48]	@ (800207c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800204a:	490d      	ldr	r1, [pc, #52]	@ (8002080 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800204c:	4a0d      	ldr	r2, [pc, #52]	@ (8002084 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800204e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002050:	e002      	b.n	8002058 <LoopCopyDataInit>

08002052 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002052:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002054:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002056:	3304      	adds	r3, #4

08002058 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002058:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800205a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800205c:	d3f9      	bcc.n	8002052 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800205e:	4a0a      	ldr	r2, [pc, #40]	@ (8002088 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002060:	4c0a      	ldr	r4, [pc, #40]	@ (800208c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002062:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002064:	e001      	b.n	800206a <LoopFillZerobss>

08002066 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002066:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002068:	3204      	adds	r2, #4

0800206a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800206a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800206c:	d3fb      	bcc.n	8002066 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800206e:	f002 fe7f 	bl	8004d70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002072:	f7ff fda9 	bl	8001bc8 <main>
  bx  lr    
 8002076:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002078:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800207c:	20000320 	.word	0x20000320
  ldr r1, =_edata
 8002080:	20000388 	.word	0x20000388
  ldr r2, =_sidata
 8002084:	08010d40 	.word	0x08010d40
  ldr r2, =_sbss
 8002088:	20000388 	.word	0x20000388
  ldr r4, =_ebss
 800208c:	20000be8 	.word	0x20000be8

08002090 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002090:	e7fe      	b.n	8002090 <ADC_IRQHandler>
	...

08002094 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002098:	4b0e      	ldr	r3, [pc, #56]	@ (80020d4 <HAL_Init+0x40>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a0d      	ldr	r2, [pc, #52]	@ (80020d4 <HAL_Init+0x40>)
 800209e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020a4:	4b0b      	ldr	r3, [pc, #44]	@ (80020d4 <HAL_Init+0x40>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a0a      	ldr	r2, [pc, #40]	@ (80020d4 <HAL_Init+0x40>)
 80020aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020b0:	4b08      	ldr	r3, [pc, #32]	@ (80020d4 <HAL_Init+0x40>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a07      	ldr	r2, [pc, #28]	@ (80020d4 <HAL_Init+0x40>)
 80020b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020bc:	2003      	movs	r0, #3
 80020be:	f000 f931 	bl	8002324 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020c2:	200f      	movs	r0, #15
 80020c4:	f000 f808 	bl	80020d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020c8:	f7ff fef8 	bl	8001ebc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	40023c00 	.word	0x40023c00

080020d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020e0:	4b12      	ldr	r3, [pc, #72]	@ (800212c <HAL_InitTick+0x54>)
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	4b12      	ldr	r3, [pc, #72]	@ (8002130 <HAL_InitTick+0x58>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	4619      	mov	r1, r3
 80020ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80020f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f6:	4618      	mov	r0, r3
 80020f8:	f000 f93b 	bl	8002372 <HAL_SYSTICK_Config>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e00e      	b.n	8002124 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2b0f      	cmp	r3, #15
 800210a:	d80a      	bhi.n	8002122 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800210c:	2200      	movs	r2, #0
 800210e:	6879      	ldr	r1, [r7, #4]
 8002110:	f04f 30ff 	mov.w	r0, #4294967295
 8002114:	f000 f911 	bl	800233a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002118:	4a06      	ldr	r2, [pc, #24]	@ (8002134 <HAL_InitTick+0x5c>)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800211e:	2300      	movs	r3, #0
 8002120:	e000      	b.n	8002124 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
}
 8002124:	4618      	mov	r0, r3
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	2000032c 	.word	0x2000032c
 8002130:	20000334 	.word	0x20000334
 8002134:	20000330 	.word	0x20000330

08002138 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800213c:	4b06      	ldr	r3, [pc, #24]	@ (8002158 <HAL_IncTick+0x20>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	461a      	mov	r2, r3
 8002142:	4b06      	ldr	r3, [pc, #24]	@ (800215c <HAL_IncTick+0x24>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4413      	add	r3, r2
 8002148:	4a04      	ldr	r2, [pc, #16]	@ (800215c <HAL_IncTick+0x24>)
 800214a:	6013      	str	r3, [r2, #0]
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	20000334 	.word	0x20000334
 800215c:	20000aac 	.word	0x20000aac

08002160 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  return uwTick;
 8002164:	4b03      	ldr	r3, [pc, #12]	@ (8002174 <HAL_GetTick+0x14>)
 8002166:	681b      	ldr	r3, [r3, #0]
}
 8002168:	4618      	mov	r0, r3
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	20000aac 	.word	0x20000aac

08002178 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002180:	f7ff ffee 	bl	8002160 <HAL_GetTick>
 8002184:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002190:	d005      	beq.n	800219e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002192:	4b0a      	ldr	r3, [pc, #40]	@ (80021bc <HAL_Delay+0x44>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	461a      	mov	r2, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4413      	add	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800219e:	bf00      	nop
 80021a0:	f7ff ffde 	bl	8002160 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d8f7      	bhi.n	80021a0 <HAL_Delay+0x28>
  {
  }
}
 80021b0:	bf00      	nop
 80021b2:	bf00      	nop
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000334 	.word	0x20000334

080021c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f003 0307 	and.w	r3, r3, #7
 80021ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002204 <__NVIC_SetPriorityGrouping+0x44>)
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021d6:	68ba      	ldr	r2, [r7, #8]
 80021d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021dc:	4013      	ands	r3, r2
 80021de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021f2:	4a04      	ldr	r2, [pc, #16]	@ (8002204 <__NVIC_SetPriorityGrouping+0x44>)
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	60d3      	str	r3, [r2, #12]
}
 80021f8:	bf00      	nop
 80021fa:	3714      	adds	r7, #20
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr
 8002204:	e000ed00 	.word	0xe000ed00

08002208 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800220c:	4b04      	ldr	r3, [pc, #16]	@ (8002220 <__NVIC_GetPriorityGrouping+0x18>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	0a1b      	lsrs	r3, r3, #8
 8002212:	f003 0307 	and.w	r3, r3, #7
}
 8002216:	4618      	mov	r0, r3
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	e000ed00 	.word	0xe000ed00

08002224 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	6039      	str	r1, [r7, #0]
 800222e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002234:	2b00      	cmp	r3, #0
 8002236:	db0a      	blt.n	800224e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	b2da      	uxtb	r2, r3
 800223c:	490c      	ldr	r1, [pc, #48]	@ (8002270 <__NVIC_SetPriority+0x4c>)
 800223e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002242:	0112      	lsls	r2, r2, #4
 8002244:	b2d2      	uxtb	r2, r2
 8002246:	440b      	add	r3, r1
 8002248:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800224c:	e00a      	b.n	8002264 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	b2da      	uxtb	r2, r3
 8002252:	4908      	ldr	r1, [pc, #32]	@ (8002274 <__NVIC_SetPriority+0x50>)
 8002254:	79fb      	ldrb	r3, [r7, #7]
 8002256:	f003 030f 	and.w	r3, r3, #15
 800225a:	3b04      	subs	r3, #4
 800225c:	0112      	lsls	r2, r2, #4
 800225e:	b2d2      	uxtb	r2, r2
 8002260:	440b      	add	r3, r1
 8002262:	761a      	strb	r2, [r3, #24]
}
 8002264:	bf00      	nop
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	e000e100 	.word	0xe000e100
 8002274:	e000ed00 	.word	0xe000ed00

08002278 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002278:	b480      	push	{r7}
 800227a:	b089      	sub	sp, #36	@ 0x24
 800227c:	af00      	add	r7, sp, #0
 800227e:	60f8      	str	r0, [r7, #12]
 8002280:	60b9      	str	r1, [r7, #8]
 8002282:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f003 0307 	and.w	r3, r3, #7
 800228a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	f1c3 0307 	rsb	r3, r3, #7
 8002292:	2b04      	cmp	r3, #4
 8002294:	bf28      	it	cs
 8002296:	2304      	movcs	r3, #4
 8002298:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	3304      	adds	r3, #4
 800229e:	2b06      	cmp	r3, #6
 80022a0:	d902      	bls.n	80022a8 <NVIC_EncodePriority+0x30>
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	3b03      	subs	r3, #3
 80022a6:	e000      	b.n	80022aa <NVIC_EncodePriority+0x32>
 80022a8:	2300      	movs	r3, #0
 80022aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022ac:	f04f 32ff 	mov.w	r2, #4294967295
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	43da      	mvns	r2, r3
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	401a      	ands	r2, r3
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022c0:	f04f 31ff 	mov.w	r1, #4294967295
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	fa01 f303 	lsl.w	r3, r1, r3
 80022ca:	43d9      	mvns	r1, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d0:	4313      	orrs	r3, r2
         );
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3724      	adds	r7, #36	@ 0x24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
	...

080022e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	3b01      	subs	r3, #1
 80022ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022f0:	d301      	bcc.n	80022f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022f2:	2301      	movs	r3, #1
 80022f4:	e00f      	b.n	8002316 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002320 <SysTick_Config+0x40>)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	3b01      	subs	r3, #1
 80022fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022fe:	210f      	movs	r1, #15
 8002300:	f04f 30ff 	mov.w	r0, #4294967295
 8002304:	f7ff ff8e 	bl	8002224 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002308:	4b05      	ldr	r3, [pc, #20]	@ (8002320 <SysTick_Config+0x40>)
 800230a:	2200      	movs	r2, #0
 800230c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800230e:	4b04      	ldr	r3, [pc, #16]	@ (8002320 <SysTick_Config+0x40>)
 8002310:	2207      	movs	r2, #7
 8002312:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	e000e010 	.word	0xe000e010

08002324 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f7ff ff47 	bl	80021c0 <__NVIC_SetPriorityGrouping>
}
 8002332:	bf00      	nop
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800233a:	b580      	push	{r7, lr}
 800233c:	b086      	sub	sp, #24
 800233e:	af00      	add	r7, sp, #0
 8002340:	4603      	mov	r3, r0
 8002342:	60b9      	str	r1, [r7, #8]
 8002344:	607a      	str	r2, [r7, #4]
 8002346:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002348:	2300      	movs	r3, #0
 800234a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800234c:	f7ff ff5c 	bl	8002208 <__NVIC_GetPriorityGrouping>
 8002350:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	68b9      	ldr	r1, [r7, #8]
 8002356:	6978      	ldr	r0, [r7, #20]
 8002358:	f7ff ff8e 	bl	8002278 <NVIC_EncodePriority>
 800235c:	4602      	mov	r2, r0
 800235e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002362:	4611      	mov	r1, r2
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff ff5d 	bl	8002224 <__NVIC_SetPriority>
}
 800236a:	bf00      	nop
 800236c:	3718      	adds	r7, #24
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b082      	sub	sp, #8
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f7ff ffb0 	bl	80022e0 <SysTick_Config>
 8002380:	4603      	mov	r3, r0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
	...

0800238c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800238c:	b480      	push	{r7}
 800238e:	b089      	sub	sp, #36	@ 0x24
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002396:	2300      	movs	r3, #0
 8002398:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800239a:	2300      	movs	r3, #0
 800239c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800239e:	2300      	movs	r3, #0
 80023a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023a2:	2300      	movs	r3, #0
 80023a4:	61fb      	str	r3, [r7, #28]
 80023a6:	e165      	b.n	8002674 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023a8:	2201      	movs	r2, #1
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	697a      	ldr	r2, [r7, #20]
 80023b8:	4013      	ands	r3, r2
 80023ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023bc:	693a      	ldr	r2, [r7, #16]
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	f040 8154 	bne.w	800266e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f003 0303 	and.w	r3, r3, #3
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d005      	beq.n	80023de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d130      	bne.n	8002440 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	2203      	movs	r2, #3
 80023ea:	fa02 f303 	lsl.w	r3, r2, r3
 80023ee:	43db      	mvns	r3, r3
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	4013      	ands	r3, r2
 80023f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	68da      	ldr	r2, [r3, #12]
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	4313      	orrs	r3, r2
 8002406:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	69ba      	ldr	r2, [r7, #24]
 800240c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002414:	2201      	movs	r2, #1
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	43db      	mvns	r3, r3
 800241e:	69ba      	ldr	r2, [r7, #24]
 8002420:	4013      	ands	r3, r2
 8002422:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	091b      	lsrs	r3, r3, #4
 800242a:	f003 0201 	and.w	r2, r3, #1
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	69ba      	ldr	r2, [r7, #24]
 8002436:	4313      	orrs	r3, r2
 8002438:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f003 0303 	and.w	r3, r3, #3
 8002448:	2b03      	cmp	r3, #3
 800244a:	d017      	beq.n	800247c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	2203      	movs	r2, #3
 8002458:	fa02 f303 	lsl.w	r3, r2, r3
 800245c:	43db      	mvns	r3, r3
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	4013      	ands	r3, r2
 8002462:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	689a      	ldr	r2, [r3, #8]
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	4313      	orrs	r3, r2
 8002474:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f003 0303 	and.w	r3, r3, #3
 8002484:	2b02      	cmp	r3, #2
 8002486:	d123      	bne.n	80024d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	08da      	lsrs	r2, r3, #3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3208      	adds	r2, #8
 8002490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002494:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	f003 0307 	and.w	r3, r3, #7
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	220f      	movs	r2, #15
 80024a0:	fa02 f303 	lsl.w	r3, r2, r3
 80024a4:	43db      	mvns	r3, r3
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	4013      	ands	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	691a      	ldr	r2, [r3, #16]
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	f003 0307 	and.w	r3, r3, #7
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	4313      	orrs	r3, r2
 80024c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	08da      	lsrs	r2, r3, #3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	3208      	adds	r2, #8
 80024ca:	69b9      	ldr	r1, [r7, #24]
 80024cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	2203      	movs	r2, #3
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	43db      	mvns	r3, r3
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	4013      	ands	r3, r2
 80024e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f003 0203 	and.w	r2, r3, #3
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800250c:	2b00      	cmp	r3, #0
 800250e:	f000 80ae 	beq.w	800266e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002512:	2300      	movs	r3, #0
 8002514:	60fb      	str	r3, [r7, #12]
 8002516:	4b5d      	ldr	r3, [pc, #372]	@ (800268c <HAL_GPIO_Init+0x300>)
 8002518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251a:	4a5c      	ldr	r2, [pc, #368]	@ (800268c <HAL_GPIO_Init+0x300>)
 800251c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002520:	6453      	str	r3, [r2, #68]	@ 0x44
 8002522:	4b5a      	ldr	r3, [pc, #360]	@ (800268c <HAL_GPIO_Init+0x300>)
 8002524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002526:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800252a:	60fb      	str	r3, [r7, #12]
 800252c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800252e:	4a58      	ldr	r2, [pc, #352]	@ (8002690 <HAL_GPIO_Init+0x304>)
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	089b      	lsrs	r3, r3, #2
 8002534:	3302      	adds	r3, #2
 8002536:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800253a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	f003 0303 	and.w	r3, r3, #3
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	220f      	movs	r2, #15
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	43db      	mvns	r3, r3
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	4013      	ands	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a4f      	ldr	r2, [pc, #316]	@ (8002694 <HAL_GPIO_Init+0x308>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d025      	beq.n	80025a6 <HAL_GPIO_Init+0x21a>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a4e      	ldr	r2, [pc, #312]	@ (8002698 <HAL_GPIO_Init+0x30c>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d01f      	beq.n	80025a2 <HAL_GPIO_Init+0x216>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a4d      	ldr	r2, [pc, #308]	@ (800269c <HAL_GPIO_Init+0x310>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d019      	beq.n	800259e <HAL_GPIO_Init+0x212>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a4c      	ldr	r2, [pc, #304]	@ (80026a0 <HAL_GPIO_Init+0x314>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d013      	beq.n	800259a <HAL_GPIO_Init+0x20e>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a4b      	ldr	r2, [pc, #300]	@ (80026a4 <HAL_GPIO_Init+0x318>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d00d      	beq.n	8002596 <HAL_GPIO_Init+0x20a>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a4a      	ldr	r2, [pc, #296]	@ (80026a8 <HAL_GPIO_Init+0x31c>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d007      	beq.n	8002592 <HAL_GPIO_Init+0x206>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4a49      	ldr	r2, [pc, #292]	@ (80026ac <HAL_GPIO_Init+0x320>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d101      	bne.n	800258e <HAL_GPIO_Init+0x202>
 800258a:	2306      	movs	r3, #6
 800258c:	e00c      	b.n	80025a8 <HAL_GPIO_Init+0x21c>
 800258e:	2307      	movs	r3, #7
 8002590:	e00a      	b.n	80025a8 <HAL_GPIO_Init+0x21c>
 8002592:	2305      	movs	r3, #5
 8002594:	e008      	b.n	80025a8 <HAL_GPIO_Init+0x21c>
 8002596:	2304      	movs	r3, #4
 8002598:	e006      	b.n	80025a8 <HAL_GPIO_Init+0x21c>
 800259a:	2303      	movs	r3, #3
 800259c:	e004      	b.n	80025a8 <HAL_GPIO_Init+0x21c>
 800259e:	2302      	movs	r3, #2
 80025a0:	e002      	b.n	80025a8 <HAL_GPIO_Init+0x21c>
 80025a2:	2301      	movs	r3, #1
 80025a4:	e000      	b.n	80025a8 <HAL_GPIO_Init+0x21c>
 80025a6:	2300      	movs	r3, #0
 80025a8:	69fa      	ldr	r2, [r7, #28]
 80025aa:	f002 0203 	and.w	r2, r2, #3
 80025ae:	0092      	lsls	r2, r2, #2
 80025b0:	4093      	lsls	r3, r2
 80025b2:	69ba      	ldr	r2, [r7, #24]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025b8:	4935      	ldr	r1, [pc, #212]	@ (8002690 <HAL_GPIO_Init+0x304>)
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	089b      	lsrs	r3, r3, #2
 80025be:	3302      	adds	r3, #2
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025c6:	4b3a      	ldr	r3, [pc, #232]	@ (80026b0 <HAL_GPIO_Init+0x324>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	43db      	mvns	r3, r3
 80025d0:	69ba      	ldr	r2, [r7, #24]
 80025d2:	4013      	ands	r3, r2
 80025d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025ea:	4a31      	ldr	r2, [pc, #196]	@ (80026b0 <HAL_GPIO_Init+0x324>)
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025f0:	4b2f      	ldr	r3, [pc, #188]	@ (80026b0 <HAL_GPIO_Init+0x324>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	43db      	mvns	r3, r3
 80025fa:	69ba      	ldr	r2, [r7, #24]
 80025fc:	4013      	ands	r3, r2
 80025fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d003      	beq.n	8002614 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	4313      	orrs	r3, r2
 8002612:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002614:	4a26      	ldr	r2, [pc, #152]	@ (80026b0 <HAL_GPIO_Init+0x324>)
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800261a:	4b25      	ldr	r3, [pc, #148]	@ (80026b0 <HAL_GPIO_Init+0x324>)
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	43db      	mvns	r3, r3
 8002624:	69ba      	ldr	r2, [r7, #24]
 8002626:	4013      	ands	r3, r2
 8002628:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d003      	beq.n	800263e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002636:	69ba      	ldr	r2, [r7, #24]
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	4313      	orrs	r3, r2
 800263c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800263e:	4a1c      	ldr	r2, [pc, #112]	@ (80026b0 <HAL_GPIO_Init+0x324>)
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002644:	4b1a      	ldr	r3, [pc, #104]	@ (80026b0 <HAL_GPIO_Init+0x324>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	43db      	mvns	r3, r3
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4013      	ands	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d003      	beq.n	8002668 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	4313      	orrs	r3, r2
 8002666:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002668:	4a11      	ldr	r2, [pc, #68]	@ (80026b0 <HAL_GPIO_Init+0x324>)
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	3301      	adds	r3, #1
 8002672:	61fb      	str	r3, [r7, #28]
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	2b0f      	cmp	r3, #15
 8002678:	f67f ae96 	bls.w	80023a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800267c:	bf00      	nop
 800267e:	bf00      	nop
 8002680:	3724      	adds	r7, #36	@ 0x24
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	40023800 	.word	0x40023800
 8002690:	40013800 	.word	0x40013800
 8002694:	40020000 	.word	0x40020000
 8002698:	40020400 	.word	0x40020400
 800269c:	40020800 	.word	0x40020800
 80026a0:	40020c00 	.word	0x40020c00
 80026a4:	40021000 	.word	0x40021000
 80026a8:	40021400 	.word	0x40021400
 80026ac:	40021800 	.word	0x40021800
 80026b0:	40013c00 	.word	0x40013c00

080026b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	460b      	mov	r3, r1
 80026be:	807b      	strh	r3, [r7, #2]
 80026c0:	4613      	mov	r3, r2
 80026c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026c4:	787b      	ldrb	r3, [r7, #1]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026ca:	887a      	ldrh	r2, [r7, #2]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026d0:	e003      	b.n	80026da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026d2:	887b      	ldrh	r3, [r7, #2]
 80026d4:	041a      	lsls	r2, r3, #16
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	619a      	str	r2, [r3, #24]
}
 80026da:	bf00      	nop
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr

080026e6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026e6:	b480      	push	{r7}
 80026e8:	b085      	sub	sp, #20
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
 80026ee:	460b      	mov	r3, r1
 80026f0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026f8:	887a      	ldrh	r2, [r7, #2]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	4013      	ands	r3, r2
 80026fe:	041a      	lsls	r2, r3, #16
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	43d9      	mvns	r1, r3
 8002704:	887b      	ldrh	r3, [r7, #2]
 8002706:	400b      	ands	r3, r1
 8002708:	431a      	orrs	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	619a      	str	r2, [r3, #24]
}
 800270e:	bf00      	nop
 8002710:	3714      	adds	r7, #20
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
	...

0800271c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002722:	2300      	movs	r3, #0
 8002724:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	603b      	str	r3, [r7, #0]
 800272a:	4b20      	ldr	r3, [pc, #128]	@ (80027ac <HAL_PWREx_EnableOverDrive+0x90>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272e:	4a1f      	ldr	r2, [pc, #124]	@ (80027ac <HAL_PWREx_EnableOverDrive+0x90>)
 8002730:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002734:	6413      	str	r3, [r2, #64]	@ 0x40
 8002736:	4b1d      	ldr	r3, [pc, #116]	@ (80027ac <HAL_PWREx_EnableOverDrive+0x90>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800273e:	603b      	str	r3, [r7, #0]
 8002740:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002742:	4b1b      	ldr	r3, [pc, #108]	@ (80027b0 <HAL_PWREx_EnableOverDrive+0x94>)
 8002744:	2201      	movs	r2, #1
 8002746:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002748:	f7ff fd0a 	bl	8002160 <HAL_GetTick>
 800274c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800274e:	e009      	b.n	8002764 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002750:	f7ff fd06 	bl	8002160 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800275e:	d901      	bls.n	8002764 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e01f      	b.n	80027a4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002764:	4b13      	ldr	r3, [pc, #76]	@ (80027b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800276c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002770:	d1ee      	bne.n	8002750 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002772:	4b11      	ldr	r3, [pc, #68]	@ (80027b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002774:	2201      	movs	r2, #1
 8002776:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002778:	f7ff fcf2 	bl	8002160 <HAL_GetTick>
 800277c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800277e:	e009      	b.n	8002794 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002780:	f7ff fcee 	bl	8002160 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800278e:	d901      	bls.n	8002794 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e007      	b.n	80027a4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002794:	4b07      	ldr	r3, [pc, #28]	@ (80027b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027a0:	d1ee      	bne.n	8002780 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3708      	adds	r7, #8
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	40023800 	.word	0x40023800
 80027b0:	420e0040 	.word	0x420e0040
 80027b4:	40007000 	.word	0x40007000
 80027b8:	420e0044 	.word	0x420e0044

080027bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d101      	bne.n	80027d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e0cc      	b.n	800296a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027d0:	4b68      	ldr	r3, [pc, #416]	@ (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 030f 	and.w	r3, r3, #15
 80027d8:	683a      	ldr	r2, [r7, #0]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d90c      	bls.n	80027f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027de:	4b65      	ldr	r3, [pc, #404]	@ (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	b2d2      	uxtb	r2, r2
 80027e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027e6:	4b63      	ldr	r3, [pc, #396]	@ (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 030f 	and.w	r3, r3, #15
 80027ee:	683a      	ldr	r2, [r7, #0]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d001      	beq.n	80027f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e0b8      	b.n	800296a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d020      	beq.n	8002846 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0304 	and.w	r3, r3, #4
 800280c:	2b00      	cmp	r3, #0
 800280e:	d005      	beq.n	800281c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002810:	4b59      	ldr	r3, [pc, #356]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	4a58      	ldr	r2, [pc, #352]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 8002816:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800281a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0308 	and.w	r3, r3, #8
 8002824:	2b00      	cmp	r3, #0
 8002826:	d005      	beq.n	8002834 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002828:	4b53      	ldr	r3, [pc, #332]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	4a52      	ldr	r2, [pc, #328]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 800282e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002832:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002834:	4b50      	ldr	r3, [pc, #320]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	494d      	ldr	r1, [pc, #308]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 8002842:	4313      	orrs	r3, r2
 8002844:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	2b00      	cmp	r3, #0
 8002850:	d044      	beq.n	80028dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d107      	bne.n	800286a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285a:	4b47      	ldr	r3, [pc, #284]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d119      	bne.n	800289a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e07f      	b.n	800296a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	2b02      	cmp	r3, #2
 8002870:	d003      	beq.n	800287a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002876:	2b03      	cmp	r3, #3
 8002878:	d107      	bne.n	800288a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800287a:	4b3f      	ldr	r3, [pc, #252]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d109      	bne.n	800289a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e06f      	b.n	800296a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800288a:	4b3b      	ldr	r3, [pc, #236]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e067      	b.n	800296a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800289a:	4b37      	ldr	r3, [pc, #220]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	f023 0203 	bic.w	r2, r3, #3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	4934      	ldr	r1, [pc, #208]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028ac:	f7ff fc58 	bl	8002160 <HAL_GetTick>
 80028b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028b2:	e00a      	b.n	80028ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028b4:	f7ff fc54 	bl	8002160 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e04f      	b.n	800296a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	f003 020c 	and.w	r2, r3, #12
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	429a      	cmp	r2, r3
 80028da:	d1eb      	bne.n	80028b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028dc:	4b25      	ldr	r3, [pc, #148]	@ (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 030f 	and.w	r3, r3, #15
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d20c      	bcs.n	8002904 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ea:	4b22      	ldr	r3, [pc, #136]	@ (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 80028ec:	683a      	ldr	r2, [r7, #0]
 80028ee:	b2d2      	uxtb	r2, r2
 80028f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028f2:	4b20      	ldr	r3, [pc, #128]	@ (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 030f 	and.w	r3, r3, #15
 80028fa:	683a      	ldr	r2, [r7, #0]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d001      	beq.n	8002904 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e032      	b.n	800296a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0304 	and.w	r3, r3, #4
 800290c:	2b00      	cmp	r3, #0
 800290e:	d008      	beq.n	8002922 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002910:	4b19      	ldr	r3, [pc, #100]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	4916      	ldr	r1, [pc, #88]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 800291e:	4313      	orrs	r3, r2
 8002920:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0308 	and.w	r3, r3, #8
 800292a:	2b00      	cmp	r3, #0
 800292c:	d009      	beq.n	8002942 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800292e:	4b12      	ldr	r3, [pc, #72]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	00db      	lsls	r3, r3, #3
 800293c:	490e      	ldr	r1, [pc, #56]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 800293e:	4313      	orrs	r3, r2
 8002940:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002942:	f000 f855 	bl	80029f0 <HAL_RCC_GetSysClockFreq>
 8002946:	4602      	mov	r2, r0
 8002948:	4b0b      	ldr	r3, [pc, #44]	@ (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	091b      	lsrs	r3, r3, #4
 800294e:	f003 030f 	and.w	r3, r3, #15
 8002952:	490a      	ldr	r1, [pc, #40]	@ (800297c <HAL_RCC_ClockConfig+0x1c0>)
 8002954:	5ccb      	ldrb	r3, [r1, r3]
 8002956:	fa22 f303 	lsr.w	r3, r2, r3
 800295a:	4a09      	ldr	r2, [pc, #36]	@ (8002980 <HAL_RCC_ClockConfig+0x1c4>)
 800295c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800295e:	4b09      	ldr	r3, [pc, #36]	@ (8002984 <HAL_RCC_ClockConfig+0x1c8>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff fbb8 	bl	80020d8 <HAL_InitTick>

  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3710      	adds	r7, #16
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	40023c00 	.word	0x40023c00
 8002978:	40023800 	.word	0x40023800
 800297c:	08005290 	.word	0x08005290
 8002980:	2000032c 	.word	0x2000032c
 8002984:	20000330 	.word	0x20000330

08002988 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800298c:	4b03      	ldr	r3, [pc, #12]	@ (800299c <HAL_RCC_GetHCLKFreq+0x14>)
 800298e:	681b      	ldr	r3, [r3, #0]
}
 8002990:	4618      	mov	r0, r3
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	2000032c 	.word	0x2000032c

080029a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029a4:	f7ff fff0 	bl	8002988 <HAL_RCC_GetHCLKFreq>
 80029a8:	4602      	mov	r2, r0
 80029aa:	4b05      	ldr	r3, [pc, #20]	@ (80029c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	0a9b      	lsrs	r3, r3, #10
 80029b0:	f003 0307 	and.w	r3, r3, #7
 80029b4:	4903      	ldr	r1, [pc, #12]	@ (80029c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029b6:	5ccb      	ldrb	r3, [r1, r3]
 80029b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029bc:	4618      	mov	r0, r3
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40023800 	.word	0x40023800
 80029c4:	080052a0 	.word	0x080052a0

080029c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029cc:	f7ff ffdc 	bl	8002988 <HAL_RCC_GetHCLKFreq>
 80029d0:	4602      	mov	r2, r0
 80029d2:	4b05      	ldr	r3, [pc, #20]	@ (80029e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	0b5b      	lsrs	r3, r3, #13
 80029d8:	f003 0307 	and.w	r3, r3, #7
 80029dc:	4903      	ldr	r1, [pc, #12]	@ (80029ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80029de:	5ccb      	ldrb	r3, [r1, r3]
 80029e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	40023800 	.word	0x40023800
 80029ec:	080052a0 	.word	0x080052a0

080029f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029f4:	b0ae      	sub	sp, #184	@ 0xb8
 80029f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80029f8:	2300      	movs	r3, #0
 80029fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80029fe:	2300      	movs	r3, #0
 8002a00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002a04:	2300      	movs	r3, #0
 8002a06:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002a10:	2300      	movs	r3, #0
 8002a12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a16:	4bcb      	ldr	r3, [pc, #812]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	f003 030c 	and.w	r3, r3, #12
 8002a1e:	2b0c      	cmp	r3, #12
 8002a20:	f200 8206 	bhi.w	8002e30 <HAL_RCC_GetSysClockFreq+0x440>
 8002a24:	a201      	add	r2, pc, #4	@ (adr r2, 8002a2c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a2a:	bf00      	nop
 8002a2c:	08002a61 	.word	0x08002a61
 8002a30:	08002e31 	.word	0x08002e31
 8002a34:	08002e31 	.word	0x08002e31
 8002a38:	08002e31 	.word	0x08002e31
 8002a3c:	08002a69 	.word	0x08002a69
 8002a40:	08002e31 	.word	0x08002e31
 8002a44:	08002e31 	.word	0x08002e31
 8002a48:	08002e31 	.word	0x08002e31
 8002a4c:	08002a71 	.word	0x08002a71
 8002a50:	08002e31 	.word	0x08002e31
 8002a54:	08002e31 	.word	0x08002e31
 8002a58:	08002e31 	.word	0x08002e31
 8002a5c:	08002c61 	.word	0x08002c61
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a60:	4bb9      	ldr	r3, [pc, #740]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x358>)
 8002a62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a66:	e1e7      	b.n	8002e38 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a68:	4bb8      	ldr	r3, [pc, #736]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x35c>)
 8002a6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a6e:	e1e3      	b.n	8002e38 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a70:	4bb4      	ldr	r3, [pc, #720]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a7c:	4bb1      	ldr	r3, [pc, #708]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d071      	beq.n	8002b6c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a88:	4bae      	ldr	r3, [pc, #696]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	099b      	lsrs	r3, r3, #6
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002a94:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002a98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002aa0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002aaa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002aae:	4622      	mov	r2, r4
 8002ab0:	462b      	mov	r3, r5
 8002ab2:	f04f 0000 	mov.w	r0, #0
 8002ab6:	f04f 0100 	mov.w	r1, #0
 8002aba:	0159      	lsls	r1, r3, #5
 8002abc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ac0:	0150      	lsls	r0, r2, #5
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	4621      	mov	r1, r4
 8002ac8:	1a51      	subs	r1, r2, r1
 8002aca:	6439      	str	r1, [r7, #64]	@ 0x40
 8002acc:	4629      	mov	r1, r5
 8002ace:	eb63 0301 	sbc.w	r3, r3, r1
 8002ad2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ad4:	f04f 0200 	mov.w	r2, #0
 8002ad8:	f04f 0300 	mov.w	r3, #0
 8002adc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002ae0:	4649      	mov	r1, r9
 8002ae2:	018b      	lsls	r3, r1, #6
 8002ae4:	4641      	mov	r1, r8
 8002ae6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002aea:	4641      	mov	r1, r8
 8002aec:	018a      	lsls	r2, r1, #6
 8002aee:	4641      	mov	r1, r8
 8002af0:	1a51      	subs	r1, r2, r1
 8002af2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002af4:	4649      	mov	r1, r9
 8002af6:	eb63 0301 	sbc.w	r3, r3, r1
 8002afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002afc:	f04f 0200 	mov.w	r2, #0
 8002b00:	f04f 0300 	mov.w	r3, #0
 8002b04:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002b08:	4649      	mov	r1, r9
 8002b0a:	00cb      	lsls	r3, r1, #3
 8002b0c:	4641      	mov	r1, r8
 8002b0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b12:	4641      	mov	r1, r8
 8002b14:	00ca      	lsls	r2, r1, #3
 8002b16:	4610      	mov	r0, r2
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	4622      	mov	r2, r4
 8002b1e:	189b      	adds	r3, r3, r2
 8002b20:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b22:	462b      	mov	r3, r5
 8002b24:	460a      	mov	r2, r1
 8002b26:	eb42 0303 	adc.w	r3, r2, r3
 8002b2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b2c:	f04f 0200 	mov.w	r2, #0
 8002b30:	f04f 0300 	mov.w	r3, #0
 8002b34:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002b38:	4629      	mov	r1, r5
 8002b3a:	024b      	lsls	r3, r1, #9
 8002b3c:	4621      	mov	r1, r4
 8002b3e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b42:	4621      	mov	r1, r4
 8002b44:	024a      	lsls	r2, r1, #9
 8002b46:	4610      	mov	r0, r2
 8002b48:	4619      	mov	r1, r3
 8002b4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b54:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002b58:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002b5c:	f7fe f810 	bl	8000b80 <__aeabi_uldivmod>
 8002b60:	4602      	mov	r2, r0
 8002b62:	460b      	mov	r3, r1
 8002b64:	4613      	mov	r3, r2
 8002b66:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b6a:	e067      	b.n	8002c3c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b6c:	4b75      	ldr	r3, [pc, #468]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	099b      	lsrs	r3, r3, #6
 8002b72:	2200      	movs	r2, #0
 8002b74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002b78:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002b7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002b86:	2300      	movs	r3, #0
 8002b88:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002b8a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002b8e:	4622      	mov	r2, r4
 8002b90:	462b      	mov	r3, r5
 8002b92:	f04f 0000 	mov.w	r0, #0
 8002b96:	f04f 0100 	mov.w	r1, #0
 8002b9a:	0159      	lsls	r1, r3, #5
 8002b9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ba0:	0150      	lsls	r0, r2, #5
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	460b      	mov	r3, r1
 8002ba6:	4621      	mov	r1, r4
 8002ba8:	1a51      	subs	r1, r2, r1
 8002baa:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002bac:	4629      	mov	r1, r5
 8002bae:	eb63 0301 	sbc.w	r3, r3, r1
 8002bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002bb4:	f04f 0200 	mov.w	r2, #0
 8002bb8:	f04f 0300 	mov.w	r3, #0
 8002bbc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002bc0:	4649      	mov	r1, r9
 8002bc2:	018b      	lsls	r3, r1, #6
 8002bc4:	4641      	mov	r1, r8
 8002bc6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002bca:	4641      	mov	r1, r8
 8002bcc:	018a      	lsls	r2, r1, #6
 8002bce:	4641      	mov	r1, r8
 8002bd0:	ebb2 0a01 	subs.w	sl, r2, r1
 8002bd4:	4649      	mov	r1, r9
 8002bd6:	eb63 0b01 	sbc.w	fp, r3, r1
 8002bda:	f04f 0200 	mov.w	r2, #0
 8002bde:	f04f 0300 	mov.w	r3, #0
 8002be2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002be6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002bea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002bee:	4692      	mov	sl, r2
 8002bf0:	469b      	mov	fp, r3
 8002bf2:	4623      	mov	r3, r4
 8002bf4:	eb1a 0303 	adds.w	r3, sl, r3
 8002bf8:	623b      	str	r3, [r7, #32]
 8002bfa:	462b      	mov	r3, r5
 8002bfc:	eb4b 0303 	adc.w	r3, fp, r3
 8002c00:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c02:	f04f 0200 	mov.w	r2, #0
 8002c06:	f04f 0300 	mov.w	r3, #0
 8002c0a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002c0e:	4629      	mov	r1, r5
 8002c10:	028b      	lsls	r3, r1, #10
 8002c12:	4621      	mov	r1, r4
 8002c14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c18:	4621      	mov	r1, r4
 8002c1a:	028a      	lsls	r2, r1, #10
 8002c1c:	4610      	mov	r0, r2
 8002c1e:	4619      	mov	r1, r3
 8002c20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c24:	2200      	movs	r2, #0
 8002c26:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c28:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c2a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002c2e:	f7fd ffa7 	bl	8000b80 <__aeabi_uldivmod>
 8002c32:	4602      	mov	r2, r0
 8002c34:	460b      	mov	r3, r1
 8002c36:	4613      	mov	r3, r2
 8002c38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c3c:	4b41      	ldr	r3, [pc, #260]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	0c1b      	lsrs	r3, r3, #16
 8002c42:	f003 0303 	and.w	r3, r3, #3
 8002c46:	3301      	adds	r3, #1
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002c4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002c52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c5e:	e0eb      	b.n	8002e38 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c60:	4b38      	ldr	r3, [pc, #224]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c6c:	4b35      	ldr	r3, [pc, #212]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d06b      	beq.n	8002d50 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c78:	4b32      	ldr	r3, [pc, #200]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	099b      	lsrs	r3, r3, #6
 8002c7e:	2200      	movs	r2, #0
 8002c80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c82:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002c84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c8a:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002c90:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002c94:	4622      	mov	r2, r4
 8002c96:	462b      	mov	r3, r5
 8002c98:	f04f 0000 	mov.w	r0, #0
 8002c9c:	f04f 0100 	mov.w	r1, #0
 8002ca0:	0159      	lsls	r1, r3, #5
 8002ca2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ca6:	0150      	lsls	r0, r2, #5
 8002ca8:	4602      	mov	r2, r0
 8002caa:	460b      	mov	r3, r1
 8002cac:	4621      	mov	r1, r4
 8002cae:	1a51      	subs	r1, r2, r1
 8002cb0:	61b9      	str	r1, [r7, #24]
 8002cb2:	4629      	mov	r1, r5
 8002cb4:	eb63 0301 	sbc.w	r3, r3, r1
 8002cb8:	61fb      	str	r3, [r7, #28]
 8002cba:	f04f 0200 	mov.w	r2, #0
 8002cbe:	f04f 0300 	mov.w	r3, #0
 8002cc2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002cc6:	4659      	mov	r1, fp
 8002cc8:	018b      	lsls	r3, r1, #6
 8002cca:	4651      	mov	r1, sl
 8002ccc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002cd0:	4651      	mov	r1, sl
 8002cd2:	018a      	lsls	r2, r1, #6
 8002cd4:	4651      	mov	r1, sl
 8002cd6:	ebb2 0801 	subs.w	r8, r2, r1
 8002cda:	4659      	mov	r1, fp
 8002cdc:	eb63 0901 	sbc.w	r9, r3, r1
 8002ce0:	f04f 0200 	mov.w	r2, #0
 8002ce4:	f04f 0300 	mov.w	r3, #0
 8002ce8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cf0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cf4:	4690      	mov	r8, r2
 8002cf6:	4699      	mov	r9, r3
 8002cf8:	4623      	mov	r3, r4
 8002cfa:	eb18 0303 	adds.w	r3, r8, r3
 8002cfe:	613b      	str	r3, [r7, #16]
 8002d00:	462b      	mov	r3, r5
 8002d02:	eb49 0303 	adc.w	r3, r9, r3
 8002d06:	617b      	str	r3, [r7, #20]
 8002d08:	f04f 0200 	mov.w	r2, #0
 8002d0c:	f04f 0300 	mov.w	r3, #0
 8002d10:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002d14:	4629      	mov	r1, r5
 8002d16:	024b      	lsls	r3, r1, #9
 8002d18:	4621      	mov	r1, r4
 8002d1a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d1e:	4621      	mov	r1, r4
 8002d20:	024a      	lsls	r2, r1, #9
 8002d22:	4610      	mov	r0, r2
 8002d24:	4619      	mov	r1, r3
 8002d26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002d2e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002d30:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002d34:	f7fd ff24 	bl	8000b80 <__aeabi_uldivmod>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d42:	e065      	b.n	8002e10 <HAL_RCC_GetSysClockFreq+0x420>
 8002d44:	40023800 	.word	0x40023800
 8002d48:	00f42400 	.word	0x00f42400
 8002d4c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d50:	4b3d      	ldr	r3, [pc, #244]	@ (8002e48 <HAL_RCC_GetSysClockFreq+0x458>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	099b      	lsrs	r3, r3, #6
 8002d56:	2200      	movs	r2, #0
 8002d58:	4618      	mov	r0, r3
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d60:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d62:	2300      	movs	r3, #0
 8002d64:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d66:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002d6a:	4642      	mov	r2, r8
 8002d6c:	464b      	mov	r3, r9
 8002d6e:	f04f 0000 	mov.w	r0, #0
 8002d72:	f04f 0100 	mov.w	r1, #0
 8002d76:	0159      	lsls	r1, r3, #5
 8002d78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d7c:	0150      	lsls	r0, r2, #5
 8002d7e:	4602      	mov	r2, r0
 8002d80:	460b      	mov	r3, r1
 8002d82:	4641      	mov	r1, r8
 8002d84:	1a51      	subs	r1, r2, r1
 8002d86:	60b9      	str	r1, [r7, #8]
 8002d88:	4649      	mov	r1, r9
 8002d8a:	eb63 0301 	sbc.w	r3, r3, r1
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	f04f 0200 	mov.w	r2, #0
 8002d94:	f04f 0300 	mov.w	r3, #0
 8002d98:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002d9c:	4659      	mov	r1, fp
 8002d9e:	018b      	lsls	r3, r1, #6
 8002da0:	4651      	mov	r1, sl
 8002da2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002da6:	4651      	mov	r1, sl
 8002da8:	018a      	lsls	r2, r1, #6
 8002daa:	4651      	mov	r1, sl
 8002dac:	1a54      	subs	r4, r2, r1
 8002dae:	4659      	mov	r1, fp
 8002db0:	eb63 0501 	sbc.w	r5, r3, r1
 8002db4:	f04f 0200 	mov.w	r2, #0
 8002db8:	f04f 0300 	mov.w	r3, #0
 8002dbc:	00eb      	lsls	r3, r5, #3
 8002dbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dc2:	00e2      	lsls	r2, r4, #3
 8002dc4:	4614      	mov	r4, r2
 8002dc6:	461d      	mov	r5, r3
 8002dc8:	4643      	mov	r3, r8
 8002dca:	18e3      	adds	r3, r4, r3
 8002dcc:	603b      	str	r3, [r7, #0]
 8002dce:	464b      	mov	r3, r9
 8002dd0:	eb45 0303 	adc.w	r3, r5, r3
 8002dd4:	607b      	str	r3, [r7, #4]
 8002dd6:	f04f 0200 	mov.w	r2, #0
 8002dda:	f04f 0300 	mov.w	r3, #0
 8002dde:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002de2:	4629      	mov	r1, r5
 8002de4:	028b      	lsls	r3, r1, #10
 8002de6:	4621      	mov	r1, r4
 8002de8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002dec:	4621      	mov	r1, r4
 8002dee:	028a      	lsls	r2, r1, #10
 8002df0:	4610      	mov	r0, r2
 8002df2:	4619      	mov	r1, r3
 8002df4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002df8:	2200      	movs	r2, #0
 8002dfa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002dfc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002dfe:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002e02:	f7fd febd 	bl	8000b80 <__aeabi_uldivmod>
 8002e06:	4602      	mov	r2, r0
 8002e08:	460b      	mov	r3, r1
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002e10:	4b0d      	ldr	r3, [pc, #52]	@ (8002e48 <HAL_RCC_GetSysClockFreq+0x458>)
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	0f1b      	lsrs	r3, r3, #28
 8002e16:	f003 0307 	and.w	r3, r3, #7
 8002e1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002e1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e22:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e2e:	e003      	b.n	8002e38 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e30:	4b06      	ldr	r3, [pc, #24]	@ (8002e4c <HAL_RCC_GetSysClockFreq+0x45c>)
 8002e32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e36:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	37b8      	adds	r7, #184	@ 0xb8
 8002e40:	46bd      	mov	sp, r7
 8002e42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e46:	bf00      	nop
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	00f42400 	.word	0x00f42400

08002e50 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b086      	sub	sp, #24
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d101      	bne.n	8002e62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e28d      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0301 	and.w	r3, r3, #1
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f000 8083 	beq.w	8002f76 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002e70:	4b94      	ldr	r3, [pc, #592]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f003 030c 	and.w	r3, r3, #12
 8002e78:	2b04      	cmp	r3, #4
 8002e7a:	d019      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e7c:	4b91      	ldr	r3, [pc, #580]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f003 030c 	and.w	r3, r3, #12
        || \
 8002e84:	2b08      	cmp	r3, #8
 8002e86:	d106      	bne.n	8002e96 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e88:	4b8e      	ldr	r3, [pc, #568]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e94:	d00c      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e96:	4b8b      	ldr	r3, [pc, #556]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e9e:	2b0c      	cmp	r3, #12
 8002ea0:	d112      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ea2:	4b88      	ldr	r3, [pc, #544]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002eaa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002eae:	d10b      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb0:	4b84      	ldr	r3, [pc, #528]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d05b      	beq.n	8002f74 <HAL_RCC_OscConfig+0x124>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d157      	bne.n	8002f74 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e25a      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ed0:	d106      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x90>
 8002ed2:	4b7c      	ldr	r3, [pc, #496]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a7b      	ldr	r2, [pc, #492]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002ed8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002edc:	6013      	str	r3, [r2, #0]
 8002ede:	e01d      	b.n	8002f1c <HAL_RCC_OscConfig+0xcc>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ee8:	d10c      	bne.n	8002f04 <HAL_RCC_OscConfig+0xb4>
 8002eea:	4b76      	ldr	r3, [pc, #472]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a75      	ldr	r2, [pc, #468]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002ef0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ef4:	6013      	str	r3, [r2, #0]
 8002ef6:	4b73      	ldr	r3, [pc, #460]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a72      	ldr	r2, [pc, #456]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002efc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f00:	6013      	str	r3, [r2, #0]
 8002f02:	e00b      	b.n	8002f1c <HAL_RCC_OscConfig+0xcc>
 8002f04:	4b6f      	ldr	r3, [pc, #444]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a6e      	ldr	r2, [pc, #440]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002f0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f0e:	6013      	str	r3, [r2, #0]
 8002f10:	4b6c      	ldr	r3, [pc, #432]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a6b      	ldr	r2, [pc, #428]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002f16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d013      	beq.n	8002f4c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f24:	f7ff f91c 	bl	8002160 <HAL_GetTick>
 8002f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f2a:	e008      	b.n	8002f3e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f2c:	f7ff f918 	bl	8002160 <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	2b64      	cmp	r3, #100	@ 0x64
 8002f38:	d901      	bls.n	8002f3e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e21f      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f3e:	4b61      	ldr	r3, [pc, #388]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d0f0      	beq.n	8002f2c <HAL_RCC_OscConfig+0xdc>
 8002f4a:	e014      	b.n	8002f76 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f4c:	f7ff f908 	bl	8002160 <HAL_GetTick>
 8002f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f52:	e008      	b.n	8002f66 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f54:	f7ff f904 	bl	8002160 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	2b64      	cmp	r3, #100	@ 0x64
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e20b      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f66:	4b57      	ldr	r3, [pc, #348]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1f0      	bne.n	8002f54 <HAL_RCC_OscConfig+0x104>
 8002f72:	e000      	b.n	8002f76 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d06f      	beq.n	8003062 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f82:	4b50      	ldr	r3, [pc, #320]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 030c 	and.w	r3, r3, #12
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d017      	beq.n	8002fbe <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f8e:	4b4d      	ldr	r3, [pc, #308]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f96:	2b08      	cmp	r3, #8
 8002f98:	d105      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f9a:	4b4a      	ldr	r3, [pc, #296]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00b      	beq.n	8002fbe <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fa6:	4b47      	ldr	r3, [pc, #284]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002fae:	2b0c      	cmp	r3, #12
 8002fb0:	d11c      	bne.n	8002fec <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fb2:	4b44      	ldr	r3, [pc, #272]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d116      	bne.n	8002fec <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fbe:	4b41      	ldr	r3, [pc, #260]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d005      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x186>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d001      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e1d3      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fd6:	4b3b      	ldr	r3, [pc, #236]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	691b      	ldr	r3, [r3, #16]
 8002fe2:	00db      	lsls	r3, r3, #3
 8002fe4:	4937      	ldr	r1, [pc, #220]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fea:	e03a      	b.n	8003062 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d020      	beq.n	8003036 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ff4:	4b34      	ldr	r3, [pc, #208]	@ (80030c8 <HAL_RCC_OscConfig+0x278>)
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ffa:	f7ff f8b1 	bl	8002160 <HAL_GetTick>
 8002ffe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003000:	e008      	b.n	8003014 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003002:	f7ff f8ad 	bl	8002160 <HAL_GetTick>
 8003006:	4602      	mov	r2, r0
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	2b02      	cmp	r3, #2
 800300e:	d901      	bls.n	8003014 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003010:	2303      	movs	r3, #3
 8003012:	e1b4      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003014:	4b2b      	ldr	r3, [pc, #172]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d0f0      	beq.n	8003002 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003020:	4b28      	ldr	r3, [pc, #160]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	691b      	ldr	r3, [r3, #16]
 800302c:	00db      	lsls	r3, r3, #3
 800302e:	4925      	ldr	r1, [pc, #148]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8003030:	4313      	orrs	r3, r2
 8003032:	600b      	str	r3, [r1, #0]
 8003034:	e015      	b.n	8003062 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003036:	4b24      	ldr	r3, [pc, #144]	@ (80030c8 <HAL_RCC_OscConfig+0x278>)
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303c:	f7ff f890 	bl	8002160 <HAL_GetTick>
 8003040:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003042:	e008      	b.n	8003056 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003044:	f7ff f88c 	bl	8002160 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e193      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003056:	4b1b      	ldr	r3, [pc, #108]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0302 	and.w	r3, r3, #2
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1f0      	bne.n	8003044 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0308 	and.w	r3, r3, #8
 800306a:	2b00      	cmp	r3, #0
 800306c:	d036      	beq.n	80030dc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d016      	beq.n	80030a4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003076:	4b15      	ldr	r3, [pc, #84]	@ (80030cc <HAL_RCC_OscConfig+0x27c>)
 8003078:	2201      	movs	r2, #1
 800307a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800307c:	f7ff f870 	bl	8002160 <HAL_GetTick>
 8003080:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003084:	f7ff f86c 	bl	8002160 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e173      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003096:	4b0b      	ldr	r3, [pc, #44]	@ (80030c4 <HAL_RCC_OscConfig+0x274>)
 8003098:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d0f0      	beq.n	8003084 <HAL_RCC_OscConfig+0x234>
 80030a2:	e01b      	b.n	80030dc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030a4:	4b09      	ldr	r3, [pc, #36]	@ (80030cc <HAL_RCC_OscConfig+0x27c>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030aa:	f7ff f859 	bl	8002160 <HAL_GetTick>
 80030ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b0:	e00e      	b.n	80030d0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030b2:	f7ff f855 	bl	8002160 <HAL_GetTick>
 80030b6:	4602      	mov	r2, r0
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	1ad3      	subs	r3, r2, r3
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d907      	bls.n	80030d0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80030c0:	2303      	movs	r3, #3
 80030c2:	e15c      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
 80030c4:	40023800 	.word	0x40023800
 80030c8:	42470000 	.word	0x42470000
 80030cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d0:	4b8a      	ldr	r3, [pc, #552]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 80030d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030d4:	f003 0302 	and.w	r3, r3, #2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d1ea      	bne.n	80030b2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0304 	and.w	r3, r3, #4
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	f000 8097 	beq.w	8003218 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ea:	2300      	movs	r3, #0
 80030ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030ee:	4b83      	ldr	r3, [pc, #524]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 80030f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10f      	bne.n	800311a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030fa:	2300      	movs	r3, #0
 80030fc:	60bb      	str	r3, [r7, #8]
 80030fe:	4b7f      	ldr	r3, [pc, #508]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 8003100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003102:	4a7e      	ldr	r2, [pc, #504]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 8003104:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003108:	6413      	str	r3, [r2, #64]	@ 0x40
 800310a:	4b7c      	ldr	r3, [pc, #496]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 800310c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003112:	60bb      	str	r3, [r7, #8]
 8003114:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003116:	2301      	movs	r3, #1
 8003118:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800311a:	4b79      	ldr	r3, [pc, #484]	@ (8003300 <HAL_RCC_OscConfig+0x4b0>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003122:	2b00      	cmp	r3, #0
 8003124:	d118      	bne.n	8003158 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003126:	4b76      	ldr	r3, [pc, #472]	@ (8003300 <HAL_RCC_OscConfig+0x4b0>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a75      	ldr	r2, [pc, #468]	@ (8003300 <HAL_RCC_OscConfig+0x4b0>)
 800312c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003130:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003132:	f7ff f815 	bl	8002160 <HAL_GetTick>
 8003136:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003138:	e008      	b.n	800314c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800313a:	f7ff f811 	bl	8002160 <HAL_GetTick>
 800313e:	4602      	mov	r2, r0
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	2b02      	cmp	r3, #2
 8003146:	d901      	bls.n	800314c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e118      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800314c:	4b6c      	ldr	r3, [pc, #432]	@ (8003300 <HAL_RCC_OscConfig+0x4b0>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003154:	2b00      	cmp	r3, #0
 8003156:	d0f0      	beq.n	800313a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	2b01      	cmp	r3, #1
 800315e:	d106      	bne.n	800316e <HAL_RCC_OscConfig+0x31e>
 8003160:	4b66      	ldr	r3, [pc, #408]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 8003162:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003164:	4a65      	ldr	r2, [pc, #404]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 8003166:	f043 0301 	orr.w	r3, r3, #1
 800316a:	6713      	str	r3, [r2, #112]	@ 0x70
 800316c:	e01c      	b.n	80031a8 <HAL_RCC_OscConfig+0x358>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	2b05      	cmp	r3, #5
 8003174:	d10c      	bne.n	8003190 <HAL_RCC_OscConfig+0x340>
 8003176:	4b61      	ldr	r3, [pc, #388]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 8003178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800317a:	4a60      	ldr	r2, [pc, #384]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 800317c:	f043 0304 	orr.w	r3, r3, #4
 8003180:	6713      	str	r3, [r2, #112]	@ 0x70
 8003182:	4b5e      	ldr	r3, [pc, #376]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 8003184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003186:	4a5d      	ldr	r2, [pc, #372]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 8003188:	f043 0301 	orr.w	r3, r3, #1
 800318c:	6713      	str	r3, [r2, #112]	@ 0x70
 800318e:	e00b      	b.n	80031a8 <HAL_RCC_OscConfig+0x358>
 8003190:	4b5a      	ldr	r3, [pc, #360]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 8003192:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003194:	4a59      	ldr	r2, [pc, #356]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 8003196:	f023 0301 	bic.w	r3, r3, #1
 800319a:	6713      	str	r3, [r2, #112]	@ 0x70
 800319c:	4b57      	ldr	r3, [pc, #348]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 800319e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a0:	4a56      	ldr	r2, [pc, #344]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 80031a2:	f023 0304 	bic.w	r3, r3, #4
 80031a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d015      	beq.n	80031dc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b0:	f7fe ffd6 	bl	8002160 <HAL_GetTick>
 80031b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031b6:	e00a      	b.n	80031ce <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031b8:	f7fe ffd2 	bl	8002160 <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e0d7      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ce:	4b4b      	ldr	r3, [pc, #300]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 80031d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d0ee      	beq.n	80031b8 <HAL_RCC_OscConfig+0x368>
 80031da:	e014      	b.n	8003206 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031dc:	f7fe ffc0 	bl	8002160 <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031e2:	e00a      	b.n	80031fa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031e4:	f7fe ffbc 	bl	8002160 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d901      	bls.n	80031fa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	e0c1      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031fa:	4b40      	ldr	r3, [pc, #256]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 80031fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d1ee      	bne.n	80031e4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003206:	7dfb      	ldrb	r3, [r7, #23]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d105      	bne.n	8003218 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800320c:	4b3b      	ldr	r3, [pc, #236]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 800320e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003210:	4a3a      	ldr	r2, [pc, #232]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 8003212:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003216:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	2b00      	cmp	r3, #0
 800321e:	f000 80ad 	beq.w	800337c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003222:	4b36      	ldr	r3, [pc, #216]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f003 030c 	and.w	r3, r3, #12
 800322a:	2b08      	cmp	r3, #8
 800322c:	d060      	beq.n	80032f0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	2b02      	cmp	r3, #2
 8003234:	d145      	bne.n	80032c2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003236:	4b33      	ldr	r3, [pc, #204]	@ (8003304 <HAL_RCC_OscConfig+0x4b4>)
 8003238:	2200      	movs	r2, #0
 800323a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323c:	f7fe ff90 	bl	8002160 <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003244:	f7fe ff8c 	bl	8002160 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e093      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003256:	4b29      	ldr	r3, [pc, #164]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1f0      	bne.n	8003244 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	69da      	ldr	r2, [r3, #28]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	431a      	orrs	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003270:	019b      	lsls	r3, r3, #6
 8003272:	431a      	orrs	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003278:	085b      	lsrs	r3, r3, #1
 800327a:	3b01      	subs	r3, #1
 800327c:	041b      	lsls	r3, r3, #16
 800327e:	431a      	orrs	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003284:	061b      	lsls	r3, r3, #24
 8003286:	431a      	orrs	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800328c:	071b      	lsls	r3, r3, #28
 800328e:	491b      	ldr	r1, [pc, #108]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 8003290:	4313      	orrs	r3, r2
 8003292:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003294:	4b1b      	ldr	r3, [pc, #108]	@ (8003304 <HAL_RCC_OscConfig+0x4b4>)
 8003296:	2201      	movs	r2, #1
 8003298:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329a:	f7fe ff61 	bl	8002160 <HAL_GetTick>
 800329e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a0:	e008      	b.n	80032b4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a2:	f7fe ff5d 	bl	8002160 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d901      	bls.n	80032b4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e064      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032b4:	4b11      	ldr	r3, [pc, #68]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d0f0      	beq.n	80032a2 <HAL_RCC_OscConfig+0x452>
 80032c0:	e05c      	b.n	800337c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c2:	4b10      	ldr	r3, [pc, #64]	@ (8003304 <HAL_RCC_OscConfig+0x4b4>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c8:	f7fe ff4a 	bl	8002160 <HAL_GetTick>
 80032cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032d0:	f7fe ff46 	bl	8002160 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e04d      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032e2:	4b06      	ldr	r3, [pc, #24]	@ (80032fc <HAL_RCC_OscConfig+0x4ac>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1f0      	bne.n	80032d0 <HAL_RCC_OscConfig+0x480>
 80032ee:	e045      	b.n	800337c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d107      	bne.n	8003308 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e040      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
 80032fc:	40023800 	.word	0x40023800
 8003300:	40007000 	.word	0x40007000
 8003304:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003308:	4b1f      	ldr	r3, [pc, #124]	@ (8003388 <HAL_RCC_OscConfig+0x538>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d030      	beq.n	8003378 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003320:	429a      	cmp	r2, r3
 8003322:	d129      	bne.n	8003378 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800332e:	429a      	cmp	r2, r3
 8003330:	d122      	bne.n	8003378 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003338:	4013      	ands	r3, r2
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800333e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003340:	4293      	cmp	r3, r2
 8003342:	d119      	bne.n	8003378 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800334e:	085b      	lsrs	r3, r3, #1
 8003350:	3b01      	subs	r3, #1
 8003352:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003354:	429a      	cmp	r2, r3
 8003356:	d10f      	bne.n	8003378 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003362:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003364:	429a      	cmp	r2, r3
 8003366:	d107      	bne.n	8003378 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003372:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003374:	429a      	cmp	r2, r3
 8003376:	d001      	beq.n	800337c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e000      	b.n	800337e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3718      	adds	r7, #24
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	40023800 	.word	0x40023800

0800338c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e042      	b.n	8003424 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d106      	bne.n	80033b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f7fe fdaa 	bl	8001f0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2224      	movs	r2, #36	@ 0x24
 80033bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68da      	ldr	r2, [r3, #12]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f000 fa09 	bl	80037e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	691a      	ldr	r2, [r3, #16]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80033e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	695a      	ldr	r2, [r3, #20]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80033f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68da      	ldr	r2, [r3, #12]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003404:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2220      	movs	r2, #32
 8003410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2220      	movs	r2, #32
 8003418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3708      	adds	r7, #8
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}

0800342c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b08a      	sub	sp, #40	@ 0x28
 8003430:	af02      	add	r7, sp, #8
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	603b      	str	r3, [r7, #0]
 8003438:	4613      	mov	r3, r2
 800343a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800343c:	2300      	movs	r3, #0
 800343e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b20      	cmp	r3, #32
 800344a:	d175      	bne.n	8003538 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d002      	beq.n	8003458 <HAL_UART_Transmit+0x2c>
 8003452:	88fb      	ldrh	r3, [r7, #6]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d101      	bne.n	800345c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e06e      	b.n	800353a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2200      	movs	r2, #0
 8003460:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2221      	movs	r2, #33	@ 0x21
 8003466:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800346a:	f7fe fe79 	bl	8002160 <HAL_GetTick>
 800346e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	88fa      	ldrh	r2, [r7, #6]
 8003474:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	88fa      	ldrh	r2, [r7, #6]
 800347a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003484:	d108      	bne.n	8003498 <HAL_UART_Transmit+0x6c>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d104      	bne.n	8003498 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800348e:	2300      	movs	r3, #0
 8003490:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	61bb      	str	r3, [r7, #24]
 8003496:	e003      	b.n	80034a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800349c:	2300      	movs	r3, #0
 800349e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80034a0:	e02e      	b.n	8003500 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	2200      	movs	r2, #0
 80034aa:	2180      	movs	r1, #128	@ 0x80
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 f8df 	bl	8003670 <UART_WaitOnFlagUntilTimeout>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d005      	beq.n	80034c4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2220      	movs	r2, #32
 80034bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	e03a      	b.n	800353a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10b      	bne.n	80034e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	881b      	ldrh	r3, [r3, #0]
 80034ce:	461a      	mov	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	3302      	adds	r3, #2
 80034de:	61bb      	str	r3, [r7, #24]
 80034e0:	e007      	b.n	80034f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	781a      	ldrb	r2, [r3, #0]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	3301      	adds	r3, #1
 80034f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	3b01      	subs	r3, #1
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003504:	b29b      	uxth	r3, r3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1cb      	bne.n	80034a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	9300      	str	r3, [sp, #0]
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	2200      	movs	r2, #0
 8003512:	2140      	movs	r1, #64	@ 0x40
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 f8ab 	bl	8003670 <UART_WaitOnFlagUntilTimeout>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d005      	beq.n	800352c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2220      	movs	r2, #32
 8003524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003528:	2303      	movs	r3, #3
 800352a:	e006      	b.n	800353a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2220      	movs	r2, #32
 8003530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003534:	2300      	movs	r3, #0
 8003536:	e000      	b.n	800353a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003538:	2302      	movs	r3, #2
  }
}
 800353a:	4618      	mov	r0, r3
 800353c:	3720      	adds	r7, #32
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}

08003542 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003542:	b580      	push	{r7, lr}
 8003544:	b08a      	sub	sp, #40	@ 0x28
 8003546:	af02      	add	r7, sp, #8
 8003548:	60f8      	str	r0, [r7, #12]
 800354a:	60b9      	str	r1, [r7, #8]
 800354c:	603b      	str	r3, [r7, #0]
 800354e:	4613      	mov	r3, r2
 8003550:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003552:	2300      	movs	r3, #0
 8003554:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b20      	cmp	r3, #32
 8003560:	f040 8081 	bne.w	8003666 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d002      	beq.n	8003570 <HAL_UART_Receive+0x2e>
 800356a:	88fb      	ldrh	r3, [r7, #6]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e079      	b.n	8003668 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2222      	movs	r2, #34	@ 0x22
 800357e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003588:	f7fe fdea 	bl	8002160 <HAL_GetTick>
 800358c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	88fa      	ldrh	r2, [r7, #6]
 8003592:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	88fa      	ldrh	r2, [r7, #6]
 8003598:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035a2:	d108      	bne.n	80035b6 <HAL_UART_Receive+0x74>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	691b      	ldr	r3, [r3, #16]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d104      	bne.n	80035b6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80035ac:	2300      	movs	r3, #0
 80035ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	61bb      	str	r3, [r7, #24]
 80035b4:	e003      	b.n	80035be <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035ba:	2300      	movs	r3, #0
 80035bc:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80035be:	e047      	b.n	8003650 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	9300      	str	r3, [sp, #0]
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	2200      	movs	r2, #0
 80035c8:	2120      	movs	r1, #32
 80035ca:	68f8      	ldr	r0, [r7, #12]
 80035cc:	f000 f850 	bl	8003670 <UART_WaitOnFlagUntilTimeout>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d005      	beq.n	80035e2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2220      	movs	r2, #32
 80035da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e042      	b.n	8003668 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d10c      	bne.n	8003602 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035f4:	b29a      	uxth	r2, r3
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	3302      	adds	r3, #2
 80035fe:	61bb      	str	r3, [r7, #24]
 8003600:	e01f      	b.n	8003642 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800360a:	d007      	beq.n	800361c <HAL_UART_Receive+0xda>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10a      	bne.n	800362a <HAL_UART_Receive+0xe8>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d106      	bne.n	800362a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	b2da      	uxtb	r2, r3
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	701a      	strb	r2, [r3, #0]
 8003628:	e008      	b.n	800363c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	b2db      	uxtb	r3, r3
 8003632:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003636:	b2da      	uxtb	r2, r3
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	3301      	adds	r3, #1
 8003640:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003646:	b29b      	uxth	r3, r3
 8003648:	3b01      	subs	r3, #1
 800364a:	b29a      	uxth	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003654:	b29b      	uxth	r3, r3
 8003656:	2b00      	cmp	r3, #0
 8003658:	d1b2      	bne.n	80035c0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2220      	movs	r2, #32
 800365e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8003662:	2300      	movs	r3, #0
 8003664:	e000      	b.n	8003668 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003666:	2302      	movs	r3, #2
  }
}
 8003668:	4618      	mov	r0, r3
 800366a:	3720      	adds	r7, #32
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	603b      	str	r3, [r7, #0]
 800367c:	4613      	mov	r3, r2
 800367e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003680:	e03b      	b.n	80036fa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003682:	6a3b      	ldr	r3, [r7, #32]
 8003684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003688:	d037      	beq.n	80036fa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800368a:	f7fe fd69 	bl	8002160 <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	6a3a      	ldr	r2, [r7, #32]
 8003696:	429a      	cmp	r2, r3
 8003698:	d302      	bcc.n	80036a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800369a:	6a3b      	ldr	r3, [r7, #32]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d101      	bne.n	80036a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e03a      	b.n	800371a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	f003 0304 	and.w	r3, r3, #4
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d023      	beq.n	80036fa <UART_WaitOnFlagUntilTimeout+0x8a>
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	2b80      	cmp	r3, #128	@ 0x80
 80036b6:	d020      	beq.n	80036fa <UART_WaitOnFlagUntilTimeout+0x8a>
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	2b40      	cmp	r3, #64	@ 0x40
 80036bc:	d01d      	beq.n	80036fa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0308 	and.w	r3, r3, #8
 80036c8:	2b08      	cmp	r3, #8
 80036ca:	d116      	bne.n	80036fa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80036cc:	2300      	movs	r3, #0
 80036ce:	617b      	str	r3, [r7, #20]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	617b      	str	r3, [r7, #20]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	617b      	str	r3, [r7, #20]
 80036e0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036e2:	68f8      	ldr	r0, [r7, #12]
 80036e4:	f000 f81d 	bl	8003722 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2208      	movs	r2, #8
 80036ec:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e00f      	b.n	800371a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	4013      	ands	r3, r2
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	429a      	cmp	r2, r3
 8003708:	bf0c      	ite	eq
 800370a:	2301      	moveq	r3, #1
 800370c:	2300      	movne	r3, #0
 800370e:	b2db      	uxtb	r3, r3
 8003710:	461a      	mov	r2, r3
 8003712:	79fb      	ldrb	r3, [r7, #7]
 8003714:	429a      	cmp	r2, r3
 8003716:	d0b4      	beq.n	8003682 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3718      	adds	r7, #24
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003722:	b480      	push	{r7}
 8003724:	b095      	sub	sp, #84	@ 0x54
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	330c      	adds	r3, #12
 8003730:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003734:	e853 3f00 	ldrex	r3, [r3]
 8003738:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800373a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800373c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003740:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	330c      	adds	r3, #12
 8003748:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800374a:	643a      	str	r2, [r7, #64]	@ 0x40
 800374c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800374e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003750:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003752:	e841 2300 	strex	r3, r2, [r1]
 8003756:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1e5      	bne.n	800372a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	3314      	adds	r3, #20
 8003764:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003766:	6a3b      	ldr	r3, [r7, #32]
 8003768:	e853 3f00 	ldrex	r3, [r3]
 800376c:	61fb      	str	r3, [r7, #28]
   return(result);
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	f023 0301 	bic.w	r3, r3, #1
 8003774:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	3314      	adds	r3, #20
 800377c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800377e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003780:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003782:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003784:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003786:	e841 2300 	strex	r3, r2, [r1]
 800378a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800378c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800378e:	2b00      	cmp	r3, #0
 8003790:	d1e5      	bne.n	800375e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003796:	2b01      	cmp	r3, #1
 8003798:	d119      	bne.n	80037ce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	330c      	adds	r3, #12
 80037a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	e853 3f00 	ldrex	r3, [r3]
 80037a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	f023 0310 	bic.w	r3, r3, #16
 80037b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	330c      	adds	r3, #12
 80037b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037ba:	61ba      	str	r2, [r7, #24]
 80037bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037be:	6979      	ldr	r1, [r7, #20]
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	e841 2300 	strex	r3, r2, [r1]
 80037c6:	613b      	str	r3, [r7, #16]
   return(result);
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1e5      	bne.n	800379a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2220      	movs	r2, #32
 80037d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80037dc:	bf00      	nop
 80037de:	3754      	adds	r7, #84	@ 0x54
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037ec:	b0c0      	sub	sp, #256	@ 0x100
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003804:	68d9      	ldr	r1, [r3, #12]
 8003806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	ea40 0301 	orr.w	r3, r0, r1
 8003810:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003816:	689a      	ldr	r2, [r3, #8]
 8003818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	431a      	orrs	r2, r3
 8003820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	431a      	orrs	r2, r3
 8003828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	4313      	orrs	r3, r2
 8003830:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003840:	f021 010c 	bic.w	r1, r1, #12
 8003844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800384e:	430b      	orrs	r3, r1
 8003850:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800385e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003862:	6999      	ldr	r1, [r3, #24]
 8003864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	ea40 0301 	orr.w	r3, r0, r1
 800386e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	4b8f      	ldr	r3, [pc, #572]	@ (8003ab4 <UART_SetConfig+0x2cc>)
 8003878:	429a      	cmp	r2, r3
 800387a:	d005      	beq.n	8003888 <UART_SetConfig+0xa0>
 800387c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	4b8d      	ldr	r3, [pc, #564]	@ (8003ab8 <UART_SetConfig+0x2d0>)
 8003884:	429a      	cmp	r2, r3
 8003886:	d104      	bne.n	8003892 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003888:	f7ff f89e 	bl	80029c8 <HAL_RCC_GetPCLK2Freq>
 800388c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003890:	e003      	b.n	800389a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003892:	f7ff f885 	bl	80029a0 <HAL_RCC_GetPCLK1Freq>
 8003896:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800389a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800389e:	69db      	ldr	r3, [r3, #28]
 80038a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038a4:	f040 810c 	bne.w	8003ac0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80038a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038ac:	2200      	movs	r2, #0
 80038ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80038b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80038b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80038ba:	4622      	mov	r2, r4
 80038bc:	462b      	mov	r3, r5
 80038be:	1891      	adds	r1, r2, r2
 80038c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80038c2:	415b      	adcs	r3, r3
 80038c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80038ca:	4621      	mov	r1, r4
 80038cc:	eb12 0801 	adds.w	r8, r2, r1
 80038d0:	4629      	mov	r1, r5
 80038d2:	eb43 0901 	adc.w	r9, r3, r1
 80038d6:	f04f 0200 	mov.w	r2, #0
 80038da:	f04f 0300 	mov.w	r3, #0
 80038de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038ea:	4690      	mov	r8, r2
 80038ec:	4699      	mov	r9, r3
 80038ee:	4623      	mov	r3, r4
 80038f0:	eb18 0303 	adds.w	r3, r8, r3
 80038f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80038f8:	462b      	mov	r3, r5
 80038fa:	eb49 0303 	adc.w	r3, r9, r3
 80038fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800390e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003912:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003916:	460b      	mov	r3, r1
 8003918:	18db      	adds	r3, r3, r3
 800391a:	653b      	str	r3, [r7, #80]	@ 0x50
 800391c:	4613      	mov	r3, r2
 800391e:	eb42 0303 	adc.w	r3, r2, r3
 8003922:	657b      	str	r3, [r7, #84]	@ 0x54
 8003924:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003928:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800392c:	f7fd f928 	bl	8000b80 <__aeabi_uldivmod>
 8003930:	4602      	mov	r2, r0
 8003932:	460b      	mov	r3, r1
 8003934:	4b61      	ldr	r3, [pc, #388]	@ (8003abc <UART_SetConfig+0x2d4>)
 8003936:	fba3 2302 	umull	r2, r3, r3, r2
 800393a:	095b      	lsrs	r3, r3, #5
 800393c:	011c      	lsls	r4, r3, #4
 800393e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003942:	2200      	movs	r2, #0
 8003944:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003948:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800394c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003950:	4642      	mov	r2, r8
 8003952:	464b      	mov	r3, r9
 8003954:	1891      	adds	r1, r2, r2
 8003956:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003958:	415b      	adcs	r3, r3
 800395a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800395c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003960:	4641      	mov	r1, r8
 8003962:	eb12 0a01 	adds.w	sl, r2, r1
 8003966:	4649      	mov	r1, r9
 8003968:	eb43 0b01 	adc.w	fp, r3, r1
 800396c:	f04f 0200 	mov.w	r2, #0
 8003970:	f04f 0300 	mov.w	r3, #0
 8003974:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003978:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800397c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003980:	4692      	mov	sl, r2
 8003982:	469b      	mov	fp, r3
 8003984:	4643      	mov	r3, r8
 8003986:	eb1a 0303 	adds.w	r3, sl, r3
 800398a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800398e:	464b      	mov	r3, r9
 8003990:	eb4b 0303 	adc.w	r3, fp, r3
 8003994:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80039a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80039ac:	460b      	mov	r3, r1
 80039ae:	18db      	adds	r3, r3, r3
 80039b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80039b2:	4613      	mov	r3, r2
 80039b4:	eb42 0303 	adc.w	r3, r2, r3
 80039b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80039ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80039be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80039c2:	f7fd f8dd 	bl	8000b80 <__aeabi_uldivmod>
 80039c6:	4602      	mov	r2, r0
 80039c8:	460b      	mov	r3, r1
 80039ca:	4611      	mov	r1, r2
 80039cc:	4b3b      	ldr	r3, [pc, #236]	@ (8003abc <UART_SetConfig+0x2d4>)
 80039ce:	fba3 2301 	umull	r2, r3, r3, r1
 80039d2:	095b      	lsrs	r3, r3, #5
 80039d4:	2264      	movs	r2, #100	@ 0x64
 80039d6:	fb02 f303 	mul.w	r3, r2, r3
 80039da:	1acb      	subs	r3, r1, r3
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80039e2:	4b36      	ldr	r3, [pc, #216]	@ (8003abc <UART_SetConfig+0x2d4>)
 80039e4:	fba3 2302 	umull	r2, r3, r3, r2
 80039e8:	095b      	lsrs	r3, r3, #5
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80039f0:	441c      	add	r4, r3
 80039f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039f6:	2200      	movs	r2, #0
 80039f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003a00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003a04:	4642      	mov	r2, r8
 8003a06:	464b      	mov	r3, r9
 8003a08:	1891      	adds	r1, r2, r2
 8003a0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003a0c:	415b      	adcs	r3, r3
 8003a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003a14:	4641      	mov	r1, r8
 8003a16:	1851      	adds	r1, r2, r1
 8003a18:	6339      	str	r1, [r7, #48]	@ 0x30
 8003a1a:	4649      	mov	r1, r9
 8003a1c:	414b      	adcs	r3, r1
 8003a1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a20:	f04f 0200 	mov.w	r2, #0
 8003a24:	f04f 0300 	mov.w	r3, #0
 8003a28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003a2c:	4659      	mov	r1, fp
 8003a2e:	00cb      	lsls	r3, r1, #3
 8003a30:	4651      	mov	r1, sl
 8003a32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a36:	4651      	mov	r1, sl
 8003a38:	00ca      	lsls	r2, r1, #3
 8003a3a:	4610      	mov	r0, r2
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	4603      	mov	r3, r0
 8003a40:	4642      	mov	r2, r8
 8003a42:	189b      	adds	r3, r3, r2
 8003a44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a48:	464b      	mov	r3, r9
 8003a4a:	460a      	mov	r2, r1
 8003a4c:	eb42 0303 	adc.w	r3, r2, r3
 8003a50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003a60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003a64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003a68:	460b      	mov	r3, r1
 8003a6a:	18db      	adds	r3, r3, r3
 8003a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a6e:	4613      	mov	r3, r2
 8003a70:	eb42 0303 	adc.w	r3, r2, r3
 8003a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003a7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003a7e:	f7fd f87f 	bl	8000b80 <__aeabi_uldivmod>
 8003a82:	4602      	mov	r2, r0
 8003a84:	460b      	mov	r3, r1
 8003a86:	4b0d      	ldr	r3, [pc, #52]	@ (8003abc <UART_SetConfig+0x2d4>)
 8003a88:	fba3 1302 	umull	r1, r3, r3, r2
 8003a8c:	095b      	lsrs	r3, r3, #5
 8003a8e:	2164      	movs	r1, #100	@ 0x64
 8003a90:	fb01 f303 	mul.w	r3, r1, r3
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	00db      	lsls	r3, r3, #3
 8003a98:	3332      	adds	r3, #50	@ 0x32
 8003a9a:	4a08      	ldr	r2, [pc, #32]	@ (8003abc <UART_SetConfig+0x2d4>)
 8003a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa0:	095b      	lsrs	r3, r3, #5
 8003aa2:	f003 0207 	and.w	r2, r3, #7
 8003aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4422      	add	r2, r4
 8003aae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ab0:	e106      	b.n	8003cc0 <UART_SetConfig+0x4d8>
 8003ab2:	bf00      	nop
 8003ab4:	40011000 	.word	0x40011000
 8003ab8:	40011400 	.word	0x40011400
 8003abc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ac0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003aca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003ace:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003ad2:	4642      	mov	r2, r8
 8003ad4:	464b      	mov	r3, r9
 8003ad6:	1891      	adds	r1, r2, r2
 8003ad8:	6239      	str	r1, [r7, #32]
 8003ada:	415b      	adcs	r3, r3
 8003adc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ade:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ae2:	4641      	mov	r1, r8
 8003ae4:	1854      	adds	r4, r2, r1
 8003ae6:	4649      	mov	r1, r9
 8003ae8:	eb43 0501 	adc.w	r5, r3, r1
 8003aec:	f04f 0200 	mov.w	r2, #0
 8003af0:	f04f 0300 	mov.w	r3, #0
 8003af4:	00eb      	lsls	r3, r5, #3
 8003af6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003afa:	00e2      	lsls	r2, r4, #3
 8003afc:	4614      	mov	r4, r2
 8003afe:	461d      	mov	r5, r3
 8003b00:	4643      	mov	r3, r8
 8003b02:	18e3      	adds	r3, r4, r3
 8003b04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003b08:	464b      	mov	r3, r9
 8003b0a:	eb45 0303 	adc.w	r3, r5, r3
 8003b0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003b1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003b22:	f04f 0200 	mov.w	r2, #0
 8003b26:	f04f 0300 	mov.w	r3, #0
 8003b2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003b2e:	4629      	mov	r1, r5
 8003b30:	008b      	lsls	r3, r1, #2
 8003b32:	4621      	mov	r1, r4
 8003b34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b38:	4621      	mov	r1, r4
 8003b3a:	008a      	lsls	r2, r1, #2
 8003b3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003b40:	f7fd f81e 	bl	8000b80 <__aeabi_uldivmod>
 8003b44:	4602      	mov	r2, r0
 8003b46:	460b      	mov	r3, r1
 8003b48:	4b60      	ldr	r3, [pc, #384]	@ (8003ccc <UART_SetConfig+0x4e4>)
 8003b4a:	fba3 2302 	umull	r2, r3, r3, r2
 8003b4e:	095b      	lsrs	r3, r3, #5
 8003b50:	011c      	lsls	r4, r3, #4
 8003b52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b56:	2200      	movs	r2, #0
 8003b58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003b60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003b64:	4642      	mov	r2, r8
 8003b66:	464b      	mov	r3, r9
 8003b68:	1891      	adds	r1, r2, r2
 8003b6a:	61b9      	str	r1, [r7, #24]
 8003b6c:	415b      	adcs	r3, r3
 8003b6e:	61fb      	str	r3, [r7, #28]
 8003b70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b74:	4641      	mov	r1, r8
 8003b76:	1851      	adds	r1, r2, r1
 8003b78:	6139      	str	r1, [r7, #16]
 8003b7a:	4649      	mov	r1, r9
 8003b7c:	414b      	adcs	r3, r1
 8003b7e:	617b      	str	r3, [r7, #20]
 8003b80:	f04f 0200 	mov.w	r2, #0
 8003b84:	f04f 0300 	mov.w	r3, #0
 8003b88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b8c:	4659      	mov	r1, fp
 8003b8e:	00cb      	lsls	r3, r1, #3
 8003b90:	4651      	mov	r1, sl
 8003b92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b96:	4651      	mov	r1, sl
 8003b98:	00ca      	lsls	r2, r1, #3
 8003b9a:	4610      	mov	r0, r2
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	4642      	mov	r2, r8
 8003ba2:	189b      	adds	r3, r3, r2
 8003ba4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ba8:	464b      	mov	r3, r9
 8003baa:	460a      	mov	r2, r1
 8003bac:	eb42 0303 	adc.w	r3, r2, r3
 8003bb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003bbe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003bc0:	f04f 0200 	mov.w	r2, #0
 8003bc4:	f04f 0300 	mov.w	r3, #0
 8003bc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003bcc:	4649      	mov	r1, r9
 8003bce:	008b      	lsls	r3, r1, #2
 8003bd0:	4641      	mov	r1, r8
 8003bd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bd6:	4641      	mov	r1, r8
 8003bd8:	008a      	lsls	r2, r1, #2
 8003bda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003bde:	f7fc ffcf 	bl	8000b80 <__aeabi_uldivmod>
 8003be2:	4602      	mov	r2, r0
 8003be4:	460b      	mov	r3, r1
 8003be6:	4611      	mov	r1, r2
 8003be8:	4b38      	ldr	r3, [pc, #224]	@ (8003ccc <UART_SetConfig+0x4e4>)
 8003bea:	fba3 2301 	umull	r2, r3, r3, r1
 8003bee:	095b      	lsrs	r3, r3, #5
 8003bf0:	2264      	movs	r2, #100	@ 0x64
 8003bf2:	fb02 f303 	mul.w	r3, r2, r3
 8003bf6:	1acb      	subs	r3, r1, r3
 8003bf8:	011b      	lsls	r3, r3, #4
 8003bfa:	3332      	adds	r3, #50	@ 0x32
 8003bfc:	4a33      	ldr	r2, [pc, #204]	@ (8003ccc <UART_SetConfig+0x4e4>)
 8003bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003c02:	095b      	lsrs	r3, r3, #5
 8003c04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c08:	441c      	add	r4, r3
 8003c0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c0e:	2200      	movs	r2, #0
 8003c10:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c12:	677a      	str	r2, [r7, #116]	@ 0x74
 8003c14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003c18:	4642      	mov	r2, r8
 8003c1a:	464b      	mov	r3, r9
 8003c1c:	1891      	adds	r1, r2, r2
 8003c1e:	60b9      	str	r1, [r7, #8]
 8003c20:	415b      	adcs	r3, r3
 8003c22:	60fb      	str	r3, [r7, #12]
 8003c24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c28:	4641      	mov	r1, r8
 8003c2a:	1851      	adds	r1, r2, r1
 8003c2c:	6039      	str	r1, [r7, #0]
 8003c2e:	4649      	mov	r1, r9
 8003c30:	414b      	adcs	r3, r1
 8003c32:	607b      	str	r3, [r7, #4]
 8003c34:	f04f 0200 	mov.w	r2, #0
 8003c38:	f04f 0300 	mov.w	r3, #0
 8003c3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003c40:	4659      	mov	r1, fp
 8003c42:	00cb      	lsls	r3, r1, #3
 8003c44:	4651      	mov	r1, sl
 8003c46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c4a:	4651      	mov	r1, sl
 8003c4c:	00ca      	lsls	r2, r1, #3
 8003c4e:	4610      	mov	r0, r2
 8003c50:	4619      	mov	r1, r3
 8003c52:	4603      	mov	r3, r0
 8003c54:	4642      	mov	r2, r8
 8003c56:	189b      	adds	r3, r3, r2
 8003c58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c5a:	464b      	mov	r3, r9
 8003c5c:	460a      	mov	r2, r1
 8003c5e:	eb42 0303 	adc.w	r3, r2, r3
 8003c62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c6e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003c70:	f04f 0200 	mov.w	r2, #0
 8003c74:	f04f 0300 	mov.w	r3, #0
 8003c78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003c7c:	4649      	mov	r1, r9
 8003c7e:	008b      	lsls	r3, r1, #2
 8003c80:	4641      	mov	r1, r8
 8003c82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c86:	4641      	mov	r1, r8
 8003c88:	008a      	lsls	r2, r1, #2
 8003c8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003c8e:	f7fc ff77 	bl	8000b80 <__aeabi_uldivmod>
 8003c92:	4602      	mov	r2, r0
 8003c94:	460b      	mov	r3, r1
 8003c96:	4b0d      	ldr	r3, [pc, #52]	@ (8003ccc <UART_SetConfig+0x4e4>)
 8003c98:	fba3 1302 	umull	r1, r3, r3, r2
 8003c9c:	095b      	lsrs	r3, r3, #5
 8003c9e:	2164      	movs	r1, #100	@ 0x64
 8003ca0:	fb01 f303 	mul.w	r3, r1, r3
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	011b      	lsls	r3, r3, #4
 8003ca8:	3332      	adds	r3, #50	@ 0x32
 8003caa:	4a08      	ldr	r2, [pc, #32]	@ (8003ccc <UART_SetConfig+0x4e4>)
 8003cac:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb0:	095b      	lsrs	r3, r3, #5
 8003cb2:	f003 020f 	and.w	r2, r3, #15
 8003cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4422      	add	r2, r4
 8003cbe:	609a      	str	r2, [r3, #8]
}
 8003cc0:	bf00      	nop
 8003cc2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ccc:	51eb851f 	.word	0x51eb851f

08003cd0 <_stai_network_check>:


/*****************************************************************************/
static
void _stai_network_check(_stai_network_context* net_ctx)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  stai_size idx;

// Check activations status
  for (idx=0; idx<STAI_NETWORK_ACTIVATIONS_NUM; idx++) {
 8003cd8:	2300      	movs	r3, #0
 8003cda:	60fb      	str	r3, [r7, #12]
 8003cdc:	e009      	b.n	8003cf2 <_stai_network_check+0x22>
    if (net_ctx->_activations[idx] == NULL) break;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	68fa      	ldr	r2, [r7, #12]
 8003ce2:	3208      	adds	r2, #8
 8003ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d006      	beq.n	8003cfa <_stai_network_check+0x2a>
  for (idx=0; idx<STAI_NETWORK_ACTIVATIONS_NUM; idx++) {
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	3301      	adds	r3, #1
 8003cf0:	60fb      	str	r3, [r7, #12]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d0f2      	beq.n	8003cde <_stai_network_check+0xe>
 8003cf8:	e000      	b.n	8003cfc <_stai_network_check+0x2c>
    if (net_ctx->_activations[idx] == NULL) break;
 8003cfa:	bf00      	nop
  }
  net_ctx->_flags |= (idx == STAI_NETWORK_ACTIVATIONS_NUM) ? STAI_FLAG_ACTIVATIONS : STAI_FLAG_NONE;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	68fa      	ldr	r2, [r7, #12]
 8003d02:	2a01      	cmp	r2, #1
 8003d04:	d102      	bne.n	8003d0c <_stai_network_check+0x3c>
 8003d06:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003d0a:	e000      	b.n	8003d0e <_stai_network_check+0x3e>
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	431a      	orrs	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	611a      	str	r2, [r3, #16]
// Check inputs status
  for (idx=0; idx<STAI_NETWORK_IN_NUM; idx++) {
 8003d14:	2300      	movs	r3, #0
 8003d16:	60fb      	str	r3, [r7, #12]
 8003d18:	e00a      	b.n	8003d30 <_stai_network_check+0x60>
    if (net_ctx->_inputs[idx] == NULL) break;
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	330e      	adds	r3, #14
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	4413      	add	r3, r2
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d006      	beq.n	8003d38 <_stai_network_check+0x68>
  for (idx=0; idx<STAI_NETWORK_IN_NUM; idx++) {
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	60fb      	str	r3, [r7, #12]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d0f1      	beq.n	8003d1a <_stai_network_check+0x4a>
 8003d36:	e000      	b.n	8003d3a <_stai_network_check+0x6a>
    if (net_ctx->_inputs[idx] == NULL) break;
 8003d38:	bf00      	nop
  }
  net_ctx->_flags |= (idx == STAI_NETWORK_IN_NUM) ? STAI_FLAG_INPUTS : STAI_FLAG_NONE;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	68fa      	ldr	r2, [r7, #12]
 8003d40:	2a01      	cmp	r2, #1
 8003d42:	d102      	bne.n	8003d4a <_stai_network_check+0x7a>
 8003d44:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003d48:	e000      	b.n	8003d4c <_stai_network_check+0x7c>
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	431a      	orrs	r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	611a      	str	r2, [r3, #16]

  // Check outputs status
  for (idx=0; idx<STAI_NETWORK_OUT_NUM; idx++) {
 8003d52:	2300      	movs	r3, #0
 8003d54:	60fb      	str	r3, [r7, #12]
 8003d56:	e009      	b.n	8003d6c <_stai_network_check+0x9c>
    if (net_ctx->_outputs[idx] == NULL) break;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	3210      	adds	r2, #16
 8003d5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d006      	beq.n	8003d74 <_stai_network_check+0xa4>
  for (idx=0; idx<STAI_NETWORK_OUT_NUM; idx++) {
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	3301      	adds	r3, #1
 8003d6a:	60fb      	str	r3, [r7, #12]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d0f2      	beq.n	8003d58 <_stai_network_check+0x88>
 8003d72:	e000      	b.n	8003d76 <_stai_network_check+0xa6>
    if (net_ctx->_outputs[idx] == NULL) break;
 8003d74:	bf00      	nop
  }
  net_ctx->_flags |= (idx == STAI_NETWORK_OUT_NUM) ? STAI_FLAG_OUTPUTS : STAI_FLAG_NONE;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	2a01      	cmp	r2, #1
 8003d7e:	d102      	bne.n	8003d86 <_stai_network_check+0xb6>
 8003d80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d84:	e000      	b.n	8003d88 <_stai_network_check+0xb8>
 8003d86:	2200      	movs	r2, #0
 8003d88:	431a      	orrs	r2, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	611a      	str	r2, [r3, #16]

// Check weights status
  for (idx=0; idx<STAI_NETWORK_WEIGHTS_NUM; idx++) {
 8003d8e:	2300      	movs	r3, #0
 8003d90:	60fb      	str	r3, [r7, #12]
 8003d92:	e00a      	b.n	8003daa <_stai_network_check+0xda>
    if (net_ctx->_weights[idx] == NULL) break;
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	3308      	adds	r3, #8
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	4413      	add	r3, r2
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d006      	beq.n	8003db2 <_stai_network_check+0xe2>
  for (idx=0; idx<STAI_NETWORK_WEIGHTS_NUM; idx++) {
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	3301      	adds	r3, #1
 8003da8:	60fb      	str	r3, [r7, #12]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2b05      	cmp	r3, #5
 8003dae:	d9f1      	bls.n	8003d94 <_stai_network_check+0xc4>
 8003db0:	e000      	b.n	8003db4 <_stai_network_check+0xe4>
    if (net_ctx->_weights[idx] == NULL) break;
 8003db2:	bf00      	nop
  }
  net_ctx->_flags |= (idx == STAI_NETWORK_WEIGHTS_NUM) ? STAI_FLAG_WEIGHTS : STAI_FLAG_NONE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	691b      	ldr	r3, [r3, #16]
 8003db8:	68fa      	ldr	r2, [r7, #12]
 8003dba:	2a06      	cmp	r2, #6
 8003dbc:	d102      	bne.n	8003dc4 <_stai_network_check+0xf4>
 8003dbe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003dc2:	e000      	b.n	8003dc6 <_stai_network_check+0xf6>
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	611a      	str	r2, [r3, #16]
STAI_PRINT("  [_stai_network_check] flags: 0x%08x\n", net_ctx->_flags)
}
 8003dcc:	bf00      	nop
 8003dce:	3714      	adds	r7, #20
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <stai_network_init>:

/*****************************************************************************/
STAI_API_ENTRY
stai_return_code stai_network_init(
  stai_network* network)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  /* Memory where to store internal context is provided by applications as a raw byte buffer */
  _stai_network_context* net_ctx = (_stai_network_context*)(network);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	60fb      	str	r3, [r7, #12]
  net_ctx->_return_code = STAI_SUCCESS;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	615a      	str	r2, [r3, #20]
  STAI_PRINT("[Entering Network Init] network(%p) context_size(%d)\n", net_ctx, (int32_t)sizeof(_stai_network_context))

  _STAI_SET_ERROR(net_ctx, STAI_NETWORK_CONTEXT_SIZE != sizeof(_stai_network_context),
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d102      	bne.n	8003df6 <stai_network_init+0x1e>
 8003df0:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003df4:	e013      	b.n	8003e1e <stai_network_init+0x46>
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f003 0307 	and.w	r3, r3, #7
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d001      	beq.n	8003e04 <stai_network_init+0x2c>
 8003e00:	4b09      	ldr	r3, [pc, #36]	@ (8003e28 <stai_network_init+0x50>)
 8003e02:	e00c      	b.n	8003e1e <stai_network_init+0x46>
      ._outputs = {
    NULL},
    };

    // Deep copy of internal context to opaque buffer provided by app
    *net_ctx = _network_context;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	4a09      	ldr	r2, [pc, #36]	@ (8003e2c <stai_network_init+0x54>)
 8003e08:	4618      	mov	r0, r3
 8003e0a:	4611      	mov	r1, r2
 8003e0c:	2348      	movs	r3, #72	@ 0x48
 8003e0e:	461a      	mov	r2, r3
 8003e10:	f000 ffd2 	bl	8004db8 <memcpy>

    _stai_network_check(net_ctx);
 8003e14:	68f8      	ldr	r0, [r7, #12]
 8003e16:	f7ff ff5b 	bl	8003cd0 <_stai_network_check>
  }

  return net_ctx->_return_code;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	695b      	ldr	r3, [r3, #20]
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	00030002 	.word	0x00030002
 8003e2c:	080052a8 	.word	0x080052a8

08003e30 <stai_network_run>:
static const ai_i32 nl_3_t_in_0_shape_ch_prod_const_s32 = 10;
STAI_API_ENTRY
stai_return_code stai_network_run(
  stai_network* network,
  const stai_run_mode mode)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b0d0      	sub	sp, #320	@ 0x140
 8003e34:	af02      	add	r7, sp, #8
 8003e36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003e3a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003e3e:	6018      	str	r0, [r3, #0]
 8003e40:	460a      	mov	r2, r1
 8003e42:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003e46:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 8003e4a:	701a      	strb	r2, [r3, #0]
   STAI_UNUSED(mode)
  _STAI_CONTEXT_ACQUIRE(net_ctx, network)
 8003e4c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003e50:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8003e5a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d102      	bne.n	8003e68 <stai_network_run+0x38>
 8003e62:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003e66:	e2df      	b.n	8004428 <stai_network_run+0x5f8>
 8003e68:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d001      	beq.n	8003e78 <stai_network_run+0x48>
 8003e74:	4b51      	ldr	r3, [pc, #324]	@ (8003fbc <stai_network_run+0x18c>)
 8003e76:	e2d7      	b.n	8004428 <stai_network_run+0x5f8>
 8003e78:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a50      	ldr	r2, [pc, #320]	@ (8003fc0 <stai_network_run+0x190>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d00d      	beq.n	8003ea0 <stai_network_run+0x70>
 8003e84:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d104      	bne.n	8003e98 <stai_network_run+0x68>
 8003e8e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003e92:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003e96:	615a      	str	r2, [r3, #20]
 8003e98:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	e2c3      	b.n	8004428 <stai_network_run+0x5f8>

  _STAI_SET_ERROR(net_ctx, (net_ctx->_flags & STAI_FLAG_ACTIVATIONS) != STAI_FLAG_ACTIVATIONS,
 8003ea0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d102      	bne.n	8003eae <stai_network_run+0x7e>
 8003ea8:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003eac:	e2bc      	b.n	8004428 <stai_network_run+0x5f8>
 8003eae:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003eb2:	f003 0307 	and.w	r3, r3, #7
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d001      	beq.n	8003ebe <stai_network_run+0x8e>
 8003eba:	4b40      	ldr	r3, [pc, #256]	@ (8003fbc <stai_network_run+0x18c>)
 8003ebc:	e2b4      	b.n	8004428 <stai_network_run+0x5f8>
 8003ebe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d10d      	bne.n	8003ee8 <stai_network_run+0xb8>
 8003ecc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d104      	bne.n	8003ee0 <stai_network_run+0xb0>
 8003ed6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003eda:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003ede:	615a      	str	r2, [r3, #20]
 8003ee0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	e29f      	b.n	8004428 <stai_network_run+0x5f8>
        STAI_ERROR_NETWORK_INVALID_ACTIVATIONS_PTR, net_ctx->_return_code)

  _STAI_SET_ERROR(net_ctx, (net_ctx->_flags & STAI_FLAG_INPUTS) != STAI_FLAG_INPUTS,
 8003ee8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d102      	bne.n	8003ef6 <stai_network_run+0xc6>
 8003ef0:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003ef4:	e298      	b.n	8004428 <stai_network_run+0x5f8>
 8003ef6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003efa:	f003 0307 	and.w	r3, r3, #7
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d001      	beq.n	8003f06 <stai_network_run+0xd6>
 8003f02:	4b2e      	ldr	r3, [pc, #184]	@ (8003fbc <stai_network_run+0x18c>)
 8003f04:	e290      	b.n	8004428 <stai_network_run+0x5f8>
 8003f06:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d10c      	bne.n	8003f2e <stai_network_run+0xfe>
 8003f14:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d103      	bne.n	8003f26 <stai_network_run+0xf6>
 8003f1e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f22:	4a28      	ldr	r2, [pc, #160]	@ (8003fc4 <stai_network_run+0x194>)
 8003f24:	615a      	str	r2, [r3, #20]
 8003f26:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f2a:	695b      	ldr	r3, [r3, #20]
 8003f2c:	e27c      	b.n	8004428 <stai_network_run+0x5f8>
                  STAI_ERROR_NETWORK_INVALID_IN_PTR, net_ctx->_return_code)
  _STAI_SET_ERROR(net_ctx, (net_ctx->_flags & STAI_FLAG_OUTPUTS) != STAI_FLAG_OUTPUTS,
 8003f2e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d102      	bne.n	8003f3c <stai_network_run+0x10c>
 8003f36:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003f3a:	e275      	b.n	8004428 <stai_network_run+0x5f8>
 8003f3c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f40:	f003 0307 	and.w	r3, r3, #7
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d001      	beq.n	8003f4c <stai_network_run+0x11c>
 8003f48:	4b1c      	ldr	r3, [pc, #112]	@ (8003fbc <stai_network_run+0x18c>)
 8003f4a:	e26d      	b.n	8004428 <stai_network_run+0x5f8>
 8003f4c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f50:	691b      	ldr	r3, [r3, #16]
 8003f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10c      	bne.n	8003f74 <stai_network_run+0x144>
 8003f5a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d103      	bne.n	8003f6c <stai_network_run+0x13c>
 8003f64:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f68:	4a17      	ldr	r2, [pc, #92]	@ (8003fc8 <stai_network_run+0x198>)
 8003f6a:	615a      	str	r2, [r3, #20]
 8003f6c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f70:	695b      	ldr	r3, [r3, #20]
 8003f72:	e259      	b.n	8004428 <stai_network_run+0x5f8>
                  STAI_ERROR_NETWORK_INVALID_OUT_PTR, net_ctx->_return_code)

  _STAI_SET_ERROR(net_ctx, (net_ctx->_flags & STAI_FLAG_WEIGHTS) != STAI_FLAG_WEIGHTS,
 8003f74:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d102      	bne.n	8003f82 <stai_network_run+0x152>
 8003f7c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003f80:	e252      	b.n	8004428 <stai_network_run+0x5f8>
 8003f82:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f86:	f003 0307 	and.w	r3, r3, #7
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d001      	beq.n	8003f92 <stai_network_run+0x162>
 8003f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8003fbc <stai_network_run+0x18c>)
 8003f90:	e24a      	b.n	8004428 <stai_network_run+0x5f8>
 8003f92:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f96:	691b      	ldr	r3, [r3, #16]
 8003f98:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d117      	bne.n	8003fd0 <stai_network_run+0x1a0>
 8003fa0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003fa4:	695b      	ldr	r3, [r3, #20]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d103      	bne.n	8003fb2 <stai_network_run+0x182>
 8003faa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003fae:	4a07      	ldr	r2, [pc, #28]	@ (8003fcc <stai_network_run+0x19c>)
 8003fb0:	615a      	str	r2, [r3, #20]
 8003fb2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003fb6:	695b      	ldr	r3, [r3, #20]
 8003fb8:	e236      	b.n	8004428 <stai_network_run+0x5f8>
 8003fba:	bf00      	nop
 8003fbc:	00030002 	.word	0x00030002
 8003fc0:	b1c00100 	.word	0xb1c00100
 8003fc4:	00040010 	.word	0x00040010
 8003fc8:	00040020 	.word	0x00040020
 8003fcc:	00040040 	.word	0x00040040


  /* LITE_KERNEL_SECTION BEGIN gemm_0 */
  {
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
      .output = (float*)(net_ctx->_activations[0] + 400),
 8003fd0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003fd4:	6a1b      	ldr	r3, [r3, #32]
 8003fd6:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8003fda:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
      .input = (float*)(net_ctx->_inputs[0] + 0),
 8003fde:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8003fe4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
      .weights = (float*)(net_ctx->_weights[0] + 0),
 8003fe8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8003fee:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
      .bias = (float*)(net_ctx->_weights[1] + 0),
 8003ff2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8003ff8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003ffc:	2307      	movs	r3, #7
 8003ffe:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8004002:	2364      	movs	r3, #100	@ 0x64
 8004004:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8004008:	2301      	movs	r3, #1
 800400a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
      .n_channel_in = 7,
      .n_channel_out = 100,
      .n_elements = 1,
    };
  
  _STAI_NETWORK_EVENT_NODE_START_CB(0, 1, {(stai_ptr) (float*)(net_ctx->_inputs[0] + 0)});
 800400e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d018      	beq.n	800404a <stai_network_run+0x21a>
 8004018:	2300      	movs	r3, #0
 800401a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800401e:	2301      	movs	r3, #1
 8004020:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004024:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800402a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800402e:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8004032:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004036:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800403a:	699b      	ldr	r3, [r3, #24]
 800403c:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8004040:	69d0      	ldr	r0, [r2, #28]
 8004042:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 8004046:	2101      	movs	r1, #1
 8004048:	4798      	blx	r3
    
  forward_lite_dense_if32of32wf32((forward_lite_dense_if32of32wf32_args*)&arg_30f51e);
 800404a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800404e:	4618      	mov	r0, r3
 8004050:	f000 fc5e 	bl	8004910 <forward_lite_dense_if32of32wf32>
    
  _STAI_NETWORK_EVENT_NODE_STOP_CB(0, 1, {(stai_ptr) (float*)(net_ctx->_activations[0] + 400)});
 8004054:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004058:	699b      	ldr	r3, [r3, #24]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d01a      	beq.n	8004094 <stai_network_run+0x264>
 800405e:	2300      	movs	r3, #0
 8004060:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004064:	2301      	movs	r3, #1
 8004066:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800406a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800406e:	6a1b      	ldr	r3, [r3, #32]
 8004070:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8004074:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004078:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800407c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004080:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800408a:	69d0      	ldr	r0, [r2, #28]
 800408c:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 8004090:	2102      	movs	r1, #2
 8004092:	4798      	blx	r3
  }
  /* LITE_KERNEL_SECTION END gemm_0 */
  /* LITE_KERNEL_SECTION BEGIN nl_0_nl */
  {
      ai_handle nl_0_nl_t_out_0_ptr_handle = (ai_handle)(net_ctx->_activations[0] + 400);
 8004094:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004098:	6a1b      	ldr	r3, [r3, #32]
 800409a:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800409e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    const ai_handle nl_0_nl_t_in_0_ptr_const_handle = (ai_handle)(net_ctx->_activations[0] + 400);
 80040a2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 80040ac:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  
  _STAI_NETWORK_EVENT_NODE_START_CB(0, 1, {(stai_ptr) nl_0_nl_t_in_0_ptr_const_handle});
 80040b0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d017      	beq.n	80040ea <stai_network_run+0x2ba>
 80040ba:	2300      	movs	r3, #0
 80040bc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80040c0:	2301      	movs	r3, #1
 80040c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80040c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80040ca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80040ce:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80040d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80040d6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80040e0:	69d0      	ldr	r0, [r2, #28]
 80040e2:	f107 02d4 	add.w	r2, r7, #212	@ 0xd4
 80040e6:	2101      	movs	r1, #1
 80040e8:	4798      	blx	r3
    
  forward_lite_nl_relu_if32of32(nl_0_nl_t_out_0_ptr_handle, nl_0_nl_t_in_0_ptr_const_handle, nl_0_nl_t_in_0_shape_ch_prod_const_s32, NULL);
 80040ea:	2264      	movs	r2, #100	@ 0x64
 80040ec:	2300      	movs	r3, #0
 80040ee:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 80040f2:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 80040f6:	f000 fd61 	bl	8004bbc <forward_lite_nl_relu_if32of32>
    
  _STAI_NETWORK_EVENT_NODE_STOP_CB(0, 1, {(stai_ptr) nl_0_nl_t_out_0_ptr_handle});
 80040fa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d017      	beq.n	8004134 <stai_network_run+0x304>
 8004104:	2300      	movs	r3, #0
 8004106:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800410a:	2301      	movs	r3, #1
 800410c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004110:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004114:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004118:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800411c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004120:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800412a:	69d0      	ldr	r0, [r2, #28]
 800412c:	f107 02c4 	add.w	r2, r7, #196	@ 0xc4
 8004130:	2102      	movs	r1, #2
 8004132:	4798      	blx	r3
  }
  /* LITE_KERNEL_SECTION END nl_0_nl */
  /* LITE_KERNEL_SECTION BEGIN gemm_1 */
  {
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
      .output = (float*)(net_ctx->_activations[0] + 0),
 8004134:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004138:	6a1b      	ldr	r3, [r3, #32]
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 800413a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      .input = (float*)(net_ctx->_activations[0] + 400),
 800413e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004142:	6a1b      	ldr	r3, [r3, #32]
 8004144:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8004148:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
      .weights = (float*)(net_ctx->_weights[2] + 0),
 800414c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8004152:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      .bias = (float*)(net_ctx->_weights[3] + 0),
 8004156:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800415a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 800415c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004160:	2364      	movs	r3, #100	@ 0x64
 8004162:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004166:	2364      	movs	r3, #100	@ 0x64
 8004168:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800416c:	2301      	movs	r3, #1
 800416e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
      .n_channel_in = 100,
      .n_channel_out = 100,
      .n_elements = 1,
    };
  
  _STAI_NETWORK_EVENT_NODE_START_CB(1, 1, {(stai_ptr) (float*)(net_ctx->_activations[0] + 400)});
 8004172:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d01a      	beq.n	80041b2 <stai_network_run+0x382>
 800417c:	2301      	movs	r3, #1
 800417e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004182:	2301      	movs	r3, #1
 8004184:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004188:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800418c:	6a1b      	ldr	r3, [r3, #32]
 800418e:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8004192:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004196:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800419a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800419e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80041a2:	699b      	ldr	r3, [r3, #24]
 80041a4:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80041a8:	69d0      	ldr	r0, [r2, #28]
 80041aa:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 80041ae:	2101      	movs	r1, #1
 80041b0:	4798      	blx	r3
    
  forward_lite_dense_if32of32wf32((forward_lite_dense_if32of32wf32_args*)&arg_30f51e);
 80041b2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80041b6:	4618      	mov	r0, r3
 80041b8:	f000 fbaa 	bl	8004910 <forward_lite_dense_if32of32wf32>
    
  _STAI_NETWORK_EVENT_NODE_STOP_CB(1, 1, {(stai_ptr) (float*)(net_ctx->_activations[0] + 0)});
 80041bc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d018      	beq.n	80041f8 <stai_network_run+0x3c8>
 80041c6:	2301      	movs	r3, #1
 80041c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041cc:	2301      	movs	r3, #1
 80041ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80041d2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80041dc:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80041e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80041e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80041ee:	69d0      	ldr	r0, [r2, #28]
 80041f0:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 80041f4:	2102      	movs	r1, #2
 80041f6:	4798      	blx	r3
  }
  /* LITE_KERNEL_SECTION END gemm_1 */
  /* LITE_KERNEL_SECTION BEGIN nl_1_nl */
  {
      ai_handle nl_1_nl_t_out_0_ptr_handle = (ai_handle)(net_ctx->_activations[0] + 400);
 80041f8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8004202:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    const ai_handle nl_1_nl_t_in_0_ptr_const_handle = (ai_handle)(net_ctx->_activations[0] + 0);
 8004206:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800420a:	6a1b      	ldr	r3, [r3, #32]
 800420c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  
  _STAI_NETWORK_EVENT_NODE_START_CB(1, 1, {(stai_ptr) nl_1_nl_t_in_0_ptr_const_handle});
 8004210:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d014      	beq.n	8004244 <stai_network_run+0x414>
 800421a:	2301      	movs	r3, #1
 800421c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800421e:	2301      	movs	r3, #1
 8004220:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004222:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8004226:	677b      	str	r3, [r7, #116]	@ 0x74
 8004228:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800422c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004230:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800423a:	69d0      	ldr	r0, [r2, #28]
 800423c:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 8004240:	2101      	movs	r1, #1
 8004242:	4798      	blx	r3
    
  forward_lite_nl_relu_if32of32(nl_1_nl_t_out_0_ptr_handle, nl_1_nl_t_in_0_ptr_const_handle, nl_1_nl_t_in_0_shape_ch_prod_const_s32, NULL);
 8004244:	2264      	movs	r2, #100	@ 0x64
 8004246:	2300      	movs	r3, #0
 8004248:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 800424c:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8004250:	f000 fcb4 	bl	8004bbc <forward_lite_nl_relu_if32of32>
    
  _STAI_NETWORK_EVENT_NODE_STOP_CB(1, 1, {(stai_ptr) nl_1_nl_t_out_0_ptr_handle});
 8004254:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004258:	699b      	ldr	r3, [r3, #24]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d013      	beq.n	8004286 <stai_network_run+0x456>
 800425e:	2301      	movs	r3, #1
 8004260:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004262:	2301      	movs	r3, #1
 8004264:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004266:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800426a:	667b      	str	r3, [r7, #100]	@ 0x64
 800426c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004270:	673b      	str	r3, [r7, #112]	@ 0x70
 8004272:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004276:	699b      	ldr	r3, [r3, #24]
 8004278:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800427c:	69d0      	ldr	r0, [r2, #28]
 800427e:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8004282:	2102      	movs	r1, #2
 8004284:	4798      	blx	r3
  }
  /* LITE_KERNEL_SECTION END nl_1_nl */
  /* LITE_KERNEL_SECTION BEGIN gemm_2 */
  {
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
      .output = (float*)(net_ctx->_activations[0] + 0),
 8004286:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800428a:	6a1b      	ldr	r3, [r3, #32]
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 800428c:	64bb      	str	r3, [r7, #72]	@ 0x48
      .input = (float*)(net_ctx->_activations[0] + 400),
 800428e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004292:	6a1b      	ldr	r3, [r3, #32]
 8004294:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8004298:	64fb      	str	r3, [r7, #76]	@ 0x4c
      .weights = (float*)(net_ctx->_weights[4] + 0),
 800429a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800429e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 80042a0:	653b      	str	r3, [r7, #80]	@ 0x50
      .bias = (float*)(net_ctx->_weights[5] + 0),
 80042a2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80042a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 80042a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80042aa:	2364      	movs	r3, #100	@ 0x64
 80042ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 80042ae:	230a      	movs	r3, #10
 80042b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80042b2:	2301      	movs	r3, #1
 80042b4:	663b      	str	r3, [r7, #96]	@ 0x60
      .n_channel_in = 100,
      .n_channel_out = 10,
      .n_elements = 1,
    };
  
  _STAI_NETWORK_EVENT_NODE_START_CB(2, 1, {(stai_ptr) (float*)(net_ctx->_activations[0] + 400)});
 80042b6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d01a      	beq.n	80042f6 <stai_network_run+0x4c6>
 80042c0:	2302      	movs	r3, #2
 80042c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042c4:	2301      	movs	r3, #1
 80042c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80042c8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80042cc:	6a1b      	ldr	r3, [r3, #32]
 80042ce:	f503 72c8 	add.w	r2, r3, #400	@ 0x190
 80042d2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80042d6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80042da:	601a      	str	r2, [r3, #0]
 80042dc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80042e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80042e2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80042e6:	699b      	ldr	r3, [r3, #24]
 80042e8:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80042ec:	69d0      	ldr	r0, [r2, #28]
 80042ee:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80042f2:	2101      	movs	r1, #1
 80042f4:	4798      	blx	r3
    
  forward_lite_dense_if32of32wf32((forward_lite_dense_if32of32wf32_args*)&arg_30f51e);
 80042f6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 fb08 	bl	8004910 <forward_lite_dense_if32of32wf32>
    
  _STAI_NETWORK_EVENT_NODE_STOP_CB(2, 1, {(stai_ptr) (float*)(net_ctx->_activations[0] + 0)});
 8004300:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d024      	beq.n	8004354 <stai_network_run+0x524>
 800430a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800430e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004312:	2202      	movs	r2, #2
 8004314:	601a      	str	r2, [r3, #0]
 8004316:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800431a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800431e:	2201      	movs	r2, #1
 8004320:	605a      	str	r2, [r3, #4]
 8004322:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004326:	6a1a      	ldr	r2, [r3, #32]
 8004328:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800432c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004330:	601a      	str	r2, [r3, #0]
 8004332:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004336:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800433a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800433e:	609a      	str	r2, [r3, #8]
 8004340:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800434a:	69d0      	ldr	r0, [r2, #28]
 800434c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8004350:	2102      	movs	r1, #2
 8004352:	4798      	blx	r3
  }
  /* LITE_KERNEL_SECTION END gemm_2 */
  /* LITE_KERNEL_SECTION BEGIN nl_3 */
  {
      ai_handle nl_3_t_out_0_ptr_handle = (ai_handle)(net_ctx->_outputs[0] + 0);
 8004354:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    const ai_handle nl_3_t_in_0_ptr_const_handle = (ai_handle)(net_ctx->_activations[0] + 0);
 800435e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  
  _STAI_NETWORK_EVENT_NODE_START_CB(3, 1, {(stai_ptr) nl_3_t_in_0_ptr_const_handle});
 8004368:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d023      	beq.n	80043ba <stai_network_run+0x58a>
 8004372:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004376:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800437a:	2203      	movs	r2, #3
 800437c:	601a      	str	r2, [r3, #0]
 800437e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004382:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004386:	2201      	movs	r2, #1
 8004388:	605a      	str	r2, [r3, #4]
 800438a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800438e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004392:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004396:	601a      	str	r2, [r3, #0]
 8004398:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800439c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80043a0:	f107 0218 	add.w	r2, r7, #24
 80043a4:	609a      	str	r2, [r3, #8]
 80043a6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80043b0:	69d0      	ldr	r0, [r2, #28]
 80043b2:	f107 021c 	add.w	r2, r7, #28
 80043b6:	2101      	movs	r1, #1
 80043b8:	4798      	blx	r3
    
  forward_lite_nl_softmax_if32of32(nl_3_t_out_0_ptr_handle, nl_3_t_in_0_ptr_const_handle, nl_3_t_in_0_shape_ch_prod_const_s32, 1, 10);
 80043ba:	230a      	movs	r3, #10
 80043bc:	461a      	mov	r2, r3
 80043be:	230a      	movs	r3, #10
 80043c0:	9300      	str	r3, [sp, #0]
 80043c2:	2301      	movs	r3, #1
 80043c4:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 80043c8:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 80043cc:	f000 fc18 	bl	8004c00 <forward_lite_nl_softmax_if32of32>
    
  _STAI_NETWORK_EVENT_NODE_STOP_CB(3, 1, {(stai_ptr) nl_3_t_out_0_ptr_handle});
 80043d0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d023      	beq.n	8004422 <stai_network_run+0x5f2>
 80043da:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80043de:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80043e2:	2203      	movs	r2, #3
 80043e4:	601a      	str	r2, [r3, #0]
 80043e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80043ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80043ee:	2201      	movs	r2, #1
 80043f0:	605a      	str	r2, [r3, #4]
 80043f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80043f6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80043fa:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 80043fe:	601a      	str	r2, [r3, #0]
 8004400:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004404:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004408:	f107 0208 	add.w	r2, r7, #8
 800440c:	609a      	str	r2, [r3, #8]
 800440e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8004418:	69d0      	ldr	r0, [r2, #28]
 800441a:	f107 020c 	add.w	r2, r7, #12
 800441e:	2102      	movs	r1, #2
 8004420:	4798      	blx	r3
  }
  /* LITE_KERNEL_SECTION END nl_3 */
  return net_ctx->_return_code;
 8004422:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004426:	695b      	ldr	r3, [r3, #20]
}
 8004428:	4618      	mov	r0, r3
 800442a:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop

08004434 <stai_network_set_activations>:
STAI_API_ENTRY
stai_return_code stai_network_set_activations(
  stai_network* network,
  const stai_ptr* activations,
  const stai_size n_activations)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b088      	sub	sp, #32
 8004438:	af00      	add	r7, sp, #0
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]
  _STAI_CONTEXT_ACQUIRE(net_ctx, network)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	61bb      	str	r3, [r7, #24]
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d102      	bne.n	8004450 <stai_network_set_activations+0x1c>
 800444a:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800444e:	e0b9      	b.n	80045c4 <stai_network_set_activations+0x190>
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	f003 0307 	and.w	r3, r3, #7
 8004456:	2b00      	cmp	r3, #0
 8004458:	d001      	beq.n	800445e <stai_network_set_activations+0x2a>
 800445a:	4b5c      	ldr	r3, [pc, #368]	@ (80045cc <stai_network_set_activations+0x198>)
 800445c:	e0b2      	b.n	80045c4 <stai_network_set_activations+0x190>
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a5b      	ldr	r2, [pc, #364]	@ (80045d0 <stai_network_set_activations+0x19c>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d00a      	beq.n	800447e <stai_network_set_activations+0x4a>
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	695b      	ldr	r3, [r3, #20]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d103      	bne.n	8004478 <stai_network_set_activations+0x44>
 8004470:	69bb      	ldr	r3, [r7, #24]
 8004472:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004476:	615a      	str	r2, [r3, #20]
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	695b      	ldr	r3, [r3, #20]
 800447c:	e0a2      	b.n	80045c4 <stai_network_set_activations+0x190>
const uintptr_t _activations_alignment[] = STAI_NETWORK_ACTIVATIONS_ALIGNMENTS;
 800447e:	2304      	movs	r3, #4
 8004480:	617b      	str	r3, [r7, #20]
  STAI_PRINT("  [stai_network_set_activations] network(%p) activations[%d]: %p\n\n", net_ctx, n_activations, activations)
  _STAI_SET_ERROR(net_ctx, !activations,
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d102      	bne.n	800448e <stai_network_set_activations+0x5a>
 8004488:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800448c:	e09a      	b.n	80045c4 <stai_network_set_activations+0x190>
 800448e:	69bb      	ldr	r3, [r7, #24]
 8004490:	f003 0307 	and.w	r3, r3, #7
 8004494:	2b00      	cmp	r3, #0
 8004496:	d001      	beq.n	800449c <stai_network_set_activations+0x68>
 8004498:	4b4c      	ldr	r3, [pc, #304]	@ (80045cc <stai_network_set_activations+0x198>)
 800449a:	e093      	b.n	80045c4 <stai_network_set_activations+0x190>
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d109      	bne.n	80044b6 <stai_network_set_activations+0x82>
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d102      	bne.n	80044b0 <stai_network_set_activations+0x7c>
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	4a49      	ldr	r2, [pc, #292]	@ (80045d4 <stai_network_set_activations+0x1a0>)
 80044ae:	615a      	str	r2, [r3, #20]
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	695b      	ldr	r3, [r3, #20]
 80044b4:	e086      	b.n	80045c4 <stai_network_set_activations+0x190>
                  STAI_ERROR_NETWORK_INVALID_API_ARGUMENTS, net_ctx->_return_code)
  _STAI_SET_ERROR(net_ctx, n_activations!=STAI_NETWORK_ACTIVATIONS_NUM,
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d102      	bne.n	80044c2 <stai_network_set_activations+0x8e>
 80044bc:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80044c0:	e080      	b.n	80045c4 <stai_network_set_activations+0x190>
 80044c2:	69bb      	ldr	r3, [r7, #24]
 80044c4:	f003 0307 	and.w	r3, r3, #7
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d001      	beq.n	80044d0 <stai_network_set_activations+0x9c>
 80044cc:	4b3f      	ldr	r3, [pc, #252]	@ (80045cc <stai_network_set_activations+0x198>)
 80044ce:	e079      	b.n	80045c4 <stai_network_set_activations+0x190>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d009      	beq.n	80044ea <stai_network_set_activations+0xb6>
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d102      	bne.n	80044e4 <stai_network_set_activations+0xb0>
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	4a3d      	ldr	r2, [pc, #244]	@ (80045d8 <stai_network_set_activations+0x1a4>)
 80044e2:	615a      	str	r2, [r3, #20]
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	695b      	ldr	r3, [r3, #20]
 80044e8:	e06c      	b.n	80045c4 <stai_network_set_activations+0x190>
                  STAI_ERROR_NETWORK_INVALID_ACTIVATIONS_NUM, net_ctx->_return_code)

  for (stai_size idx=0; activations && idx<STAI_NETWORK_ACTIVATIONS_NUM; idx++) {
 80044ea:	2300      	movs	r3, #0
 80044ec:	61fb      	str	r3, [r7, #28]
 80044ee:	e052      	b.n	8004596 <stai_network_set_activations+0x162>
    STAI_PRINT("  activation[%d]: %p\n", idx, activations[idx])
    _STAI_SET_ERROR(net_ctx, activations[idx]==NULL,
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d102      	bne.n	80044fc <stai_network_set_activations+0xc8>
 80044f6:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80044fa:	e063      	b.n	80045c4 <stai_network_set_activations+0x190>
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	f003 0307 	and.w	r3, r3, #7
 8004502:	2b00      	cmp	r3, #0
 8004504:	d001      	beq.n	800450a <stai_network_set_activations+0xd6>
 8004506:	4b31      	ldr	r3, [pc, #196]	@ (80045cc <stai_network_set_activations+0x198>)
 8004508:	e05c      	b.n	80045c4 <stai_network_set_activations+0x190>
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	68ba      	ldr	r2, [r7, #8]
 8004510:	4413      	add	r3, r2
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d10a      	bne.n	800452e <stai_network_set_activations+0xfa>
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	695b      	ldr	r3, [r3, #20]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d103      	bne.n	8004528 <stai_network_set_activations+0xf4>
 8004520:	69bb      	ldr	r3, [r7, #24]
 8004522:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004526:	615a      	str	r2, [r3, #20]
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	695b      	ldr	r3, [r3, #20]
 800452c:	e04a      	b.n	80045c4 <stai_network_set_activations+0x190>
                    STAI_ERROR_NETWORK_INVALID_ACTIVATIONS_PTR, net_ctx->_return_code)
    _STAI_SET_ERROR(net_ctx, ((uintptr_t)activations[idx]) & (_activations_alignment[idx]-1),
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d102      	bne.n	800453a <stai_network_set_activations+0x106>
 8004534:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8004538:	e044      	b.n	80045c4 <stai_network_set_activations+0x190>
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	f003 0307 	and.w	r3, r3, #7
 8004540:	2b00      	cmp	r3, #0
 8004542:	d001      	beq.n	8004548 <stai_network_set_activations+0x114>
 8004544:	4b21      	ldr	r3, [pc, #132]	@ (80045cc <stai_network_set_activations+0x198>)
 8004546:	e03d      	b.n	80045c4 <stai_network_set_activations+0x190>
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	68ba      	ldr	r2, [r7, #8]
 800454e:	4413      	add	r3, r2
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	461a      	mov	r2, r3
 8004554:	69fb      	ldr	r3, [r7, #28]
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	3320      	adds	r3, #32
 800455a:	443b      	add	r3, r7
 800455c:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 8004560:	3b01      	subs	r3, #1
 8004562:	4013      	ands	r3, r2
 8004564:	2b00      	cmp	r3, #0
 8004566:	d009      	beq.n	800457c <stai_network_set_activations+0x148>
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	695b      	ldr	r3, [r3, #20]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d102      	bne.n	8004576 <stai_network_set_activations+0x142>
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	4a1a      	ldr	r2, [pc, #104]	@ (80045dc <stai_network_set_activations+0x1a8>)
 8004574:	615a      	str	r2, [r3, #20]
 8004576:	69bb      	ldr	r3, [r7, #24]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	e023      	b.n	80045c4 <stai_network_set_activations+0x190>
                    STAI_ERROR_INVALID_BUFFER_ALIGNMENT, net_ctx->_return_code)
    net_ctx->_activations[idx] = activations[idx];
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	68ba      	ldr	r2, [r7, #8]
 8004582:	4413      	add	r3, r2
 8004584:	6819      	ldr	r1, [r3, #0]
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	69fa      	ldr	r2, [r7, #28]
 800458a:	3208      	adds	r2, #8
 800458c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (stai_size idx=0; activations && idx<STAI_NETWORK_ACTIVATIONS_NUM; idx++) {
 8004590:	69fb      	ldr	r3, [r7, #28]
 8004592:	3301      	adds	r3, #1
 8004594:	61fb      	str	r3, [r7, #28]
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d002      	beq.n	80045a2 <stai_network_set_activations+0x16e>
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d0a6      	beq.n	80044f0 <stai_network_set_activations+0xbc>
  }
  net_ctx->_inputs[0] = activations[0] + 372;
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f503 72ba 	add.w	r2, r3, #372	@ 0x174
 80045aa:	69bb      	ldr	r3, [r7, #24]
 80045ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  net_ctx->_outputs[0] = activations[0] + 40;
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	641a      	str	r2, [r3, #64]	@ 0x40
_stai_network_check(net_ctx);
 80045ba:	69b8      	ldr	r0, [r7, #24]
 80045bc:	f7ff fb88 	bl	8003cd0 <_stai_network_check>
  return net_ctx->_return_code;
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	695b      	ldr	r3, [r3, #20]
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3720      	adds	r7, #32
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	00030002 	.word	0x00030002
 80045d0:	b1c00100 	.word	0xb1c00100
 80045d4:	00020001 	.word	0x00020001
 80045d8:	00040001 	.word	0x00040001
 80045dc:	00040070 	.word	0x00040070

080045e0 <stai_network_set_inputs>:
STAI_API_ENTRY
stai_return_code stai_network_set_inputs(
  stai_network* network,
  const stai_ptr* inputs,
  const stai_size n_inputs)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b088      	sub	sp, #32
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
  const uintptr_t _inputs_alignment[] = STAI_NETWORK_IN_ALIGNMENTS;
 80045ec:	2304      	movs	r3, #4
 80045ee:	617b      	str	r3, [r7, #20]
  _STAI_CONTEXT_ACQUIRE(net_ctx, network)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	61bb      	str	r3, [r7, #24]
 80045f4:	69bb      	ldr	r3, [r7, #24]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d102      	bne.n	8004600 <stai_network_set_inputs+0x20>
 80045fa:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80045fe:	e0ab      	b.n	8004758 <stai_network_set_inputs+0x178>
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	f003 0307 	and.w	r3, r3, #7
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <stai_network_set_inputs+0x2e>
 800460a:	4b55      	ldr	r3, [pc, #340]	@ (8004760 <stai_network_set_inputs+0x180>)
 800460c:	e0a4      	b.n	8004758 <stai_network_set_inputs+0x178>
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a54      	ldr	r2, [pc, #336]	@ (8004764 <stai_network_set_inputs+0x184>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d00a      	beq.n	800462e <stai_network_set_inputs+0x4e>
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	695b      	ldr	r3, [r3, #20]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d103      	bne.n	8004628 <stai_network_set_inputs+0x48>
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004626:	615a      	str	r2, [r3, #20]
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	e094      	b.n	8004758 <stai_network_set_inputs+0x178>
  _STAI_SET_ERROR(net_ctx, !inputs,
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d102      	bne.n	800463a <stai_network_set_inputs+0x5a>
 8004634:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8004638:	e08e      	b.n	8004758 <stai_network_set_inputs+0x178>
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	f003 0307 	and.w	r3, r3, #7
 8004640:	2b00      	cmp	r3, #0
 8004642:	d001      	beq.n	8004648 <stai_network_set_inputs+0x68>
 8004644:	4b46      	ldr	r3, [pc, #280]	@ (8004760 <stai_network_set_inputs+0x180>)
 8004646:	e087      	b.n	8004758 <stai_network_set_inputs+0x178>
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d109      	bne.n	8004662 <stai_network_set_inputs+0x82>
 800464e:	69bb      	ldr	r3, [r7, #24]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d102      	bne.n	800465c <stai_network_set_inputs+0x7c>
 8004656:	69bb      	ldr	r3, [r7, #24]
 8004658:	4a43      	ldr	r2, [pc, #268]	@ (8004768 <stai_network_set_inputs+0x188>)
 800465a:	615a      	str	r2, [r3, #20]
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	695b      	ldr	r3, [r3, #20]
 8004660:	e07a      	b.n	8004758 <stai_network_set_inputs+0x178>
                  STAI_ERROR_NETWORK_INVALID_API_ARGUMENTS, net_ctx->_return_code)
  _STAI_SET_ERROR(net_ctx, n_inputs!=STAI_NETWORK_IN_NUM,
 8004662:	69bb      	ldr	r3, [r7, #24]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d102      	bne.n	800466e <stai_network_set_inputs+0x8e>
 8004668:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800466c:	e074      	b.n	8004758 <stai_network_set_inputs+0x178>
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	f003 0307 	and.w	r3, r3, #7
 8004674:	2b00      	cmp	r3, #0
 8004676:	d001      	beq.n	800467c <stai_network_set_inputs+0x9c>
 8004678:	4b39      	ldr	r3, [pc, #228]	@ (8004760 <stai_network_set_inputs+0x180>)
 800467a:	e06d      	b.n	8004758 <stai_network_set_inputs+0x178>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b01      	cmp	r3, #1
 8004680:	d009      	beq.n	8004696 <stai_network_set_inputs+0xb6>
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d102      	bne.n	8004690 <stai_network_set_inputs+0xb0>
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	4a37      	ldr	r2, [pc, #220]	@ (800476c <stai_network_set_inputs+0x18c>)
 800468e:	615a      	str	r2, [r3, #20]
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	695b      	ldr	r3, [r3, #20]
 8004694:	e060      	b.n	8004758 <stai_network_set_inputs+0x178>
                  STAI_ERROR_NETWORK_INVALID_IN_NUM, net_ctx->_return_code)

  for (stai_size idx=0; inputs && idx<STAI_NETWORK_IN_NUM; idx++) {
 8004696:	2300      	movs	r3, #0
 8004698:	61fb      	str	r3, [r7, #28]
 800469a:	e052      	b.n	8004742 <stai_network_set_inputs+0x162>
    STAI_PRINT("  input[%d]: %p\n", idx, inputs[idx])
    _STAI_SET_ERROR(net_ctx, inputs[idx]==NULL,
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d102      	bne.n	80046a8 <stai_network_set_inputs+0xc8>
 80046a2:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80046a6:	e057      	b.n	8004758 <stai_network_set_inputs+0x178>
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	f003 0307 	and.w	r3, r3, #7
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <stai_network_set_inputs+0xd6>
 80046b2:	4b2b      	ldr	r3, [pc, #172]	@ (8004760 <stai_network_set_inputs+0x180>)
 80046b4:	e050      	b.n	8004758 <stai_network_set_inputs+0x178>
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	68ba      	ldr	r2, [r7, #8]
 80046bc:	4413      	add	r3, r2
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d109      	bne.n	80046d8 <stai_network_set_inputs+0xf8>
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	695b      	ldr	r3, [r3, #20]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d102      	bne.n	80046d2 <stai_network_set_inputs+0xf2>
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	4a28      	ldr	r2, [pc, #160]	@ (8004770 <stai_network_set_inputs+0x190>)
 80046d0:	615a      	str	r2, [r3, #20]
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	695b      	ldr	r3, [r3, #20]
 80046d6:	e03f      	b.n	8004758 <stai_network_set_inputs+0x178>
                    STAI_ERROR_NETWORK_INVALID_IN_PTR, net_ctx->_return_code)
    _STAI_SET_ERROR(net_ctx, ((uintptr_t)inputs[idx]) & (_inputs_alignment[idx]-1),
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d102      	bne.n	80046e4 <stai_network_set_inputs+0x104>
 80046de:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80046e2:	e039      	b.n	8004758 <stai_network_set_inputs+0x178>
 80046e4:	69bb      	ldr	r3, [r7, #24]
 80046e6:	f003 0307 	and.w	r3, r3, #7
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d001      	beq.n	80046f2 <stai_network_set_inputs+0x112>
 80046ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004760 <stai_network_set_inputs+0x180>)
 80046f0:	e032      	b.n	8004758 <stai_network_set_inputs+0x178>
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	4413      	add	r3, r2
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	461a      	mov	r2, r3
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	3320      	adds	r3, #32
 8004704:	443b      	add	r3, r7
 8004706:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 800470a:	3b01      	subs	r3, #1
 800470c:	4013      	ands	r3, r2
 800470e:	2b00      	cmp	r3, #0
 8004710:	d009      	beq.n	8004726 <stai_network_set_inputs+0x146>
 8004712:	69bb      	ldr	r3, [r7, #24]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d102      	bne.n	8004720 <stai_network_set_inputs+0x140>
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	4a15      	ldr	r2, [pc, #84]	@ (8004774 <stai_network_set_inputs+0x194>)
 800471e:	615a      	str	r2, [r3, #20]
 8004720:	69bb      	ldr	r3, [r7, #24]
 8004722:	695b      	ldr	r3, [r3, #20]
 8004724:	e018      	b.n	8004758 <stai_network_set_inputs+0x178>
                    STAI_ERROR_INVALID_BUFFER_ALIGNMENT, net_ctx->_return_code)
    net_ctx->_inputs[idx] = inputs[idx];
 8004726:	69fb      	ldr	r3, [r7, #28]
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	68ba      	ldr	r2, [r7, #8]
 800472c:	4413      	add	r3, r2
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	69b9      	ldr	r1, [r7, #24]
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	330e      	adds	r3, #14
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	440b      	add	r3, r1
 800473a:	605a      	str	r2, [r3, #4]
  for (stai_size idx=0; inputs && idx<STAI_NETWORK_IN_NUM; idx++) {
 800473c:	69fb      	ldr	r3, [r7, #28]
 800473e:	3301      	adds	r3, #1
 8004740:	61fb      	str	r3, [r7, #28]
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d002      	beq.n	800474e <stai_network_set_inputs+0x16e>
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d0a6      	beq.n	800469c <stai_network_set_inputs+0xbc>
  }

  _stai_network_check(net_ctx);
 800474e:	69b8      	ldr	r0, [r7, #24]
 8004750:	f7ff fabe 	bl	8003cd0 <_stai_network_check>
  return net_ctx->_return_code;
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	695b      	ldr	r3, [r3, #20]
}
 8004758:	4618      	mov	r0, r3
 800475a:	3720      	adds	r7, #32
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	00030002 	.word	0x00030002
 8004764:	b1c00100 	.word	0xb1c00100
 8004768:	00020001 	.word	0x00020001
 800476c:	00040011 	.word	0x00040011
 8004770:	00040010 	.word	0x00040010
 8004774:	00040070 	.word	0x00040070

08004778 <stai_network_set_outputs>:
STAI_API_ENTRY
stai_return_code stai_network_set_outputs(
  stai_network* network,
  const stai_ptr* outputs,
  const stai_size n_outputs)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b088      	sub	sp, #32
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	607a      	str	r2, [r7, #4]
  const uintptr_t _outputs_alignment[] = STAI_NETWORK_OUT_ALIGNMENTS;
 8004784:	2304      	movs	r3, #4
 8004786:	617b      	str	r3, [r7, #20]
  _STAI_CONTEXT_ACQUIRE(net_ctx, network)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	61bb      	str	r3, [r7, #24]
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d102      	bne.n	8004798 <stai_network_set_outputs+0x20>
 8004792:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8004796:	e0ab      	b.n	80048f0 <stai_network_set_outputs+0x178>
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	f003 0307 	and.w	r3, r3, #7
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d001      	beq.n	80047a6 <stai_network_set_outputs+0x2e>
 80047a2:	4b55      	ldr	r3, [pc, #340]	@ (80048f8 <stai_network_set_outputs+0x180>)
 80047a4:	e0a4      	b.n	80048f0 <stai_network_set_outputs+0x178>
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a54      	ldr	r2, [pc, #336]	@ (80048fc <stai_network_set_outputs+0x184>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d00a      	beq.n	80047c6 <stai_network_set_outputs+0x4e>
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	695b      	ldr	r3, [r3, #20]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d103      	bne.n	80047c0 <stai_network_set_outputs+0x48>
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80047be:	615a      	str	r2, [r3, #20]
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	695b      	ldr	r3, [r3, #20]
 80047c4:	e094      	b.n	80048f0 <stai_network_set_outputs+0x178>
  _STAI_SET_ERROR(net_ctx, !outputs,
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d102      	bne.n	80047d2 <stai_network_set_outputs+0x5a>
 80047cc:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80047d0:	e08e      	b.n	80048f0 <stai_network_set_outputs+0x178>
 80047d2:	69bb      	ldr	r3, [r7, #24]
 80047d4:	f003 0307 	and.w	r3, r3, #7
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d001      	beq.n	80047e0 <stai_network_set_outputs+0x68>
 80047dc:	4b46      	ldr	r3, [pc, #280]	@ (80048f8 <stai_network_set_outputs+0x180>)
 80047de:	e087      	b.n	80048f0 <stai_network_set_outputs+0x178>
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d109      	bne.n	80047fa <stai_network_set_outputs+0x82>
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d102      	bne.n	80047f4 <stai_network_set_outputs+0x7c>
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	4a43      	ldr	r2, [pc, #268]	@ (8004900 <stai_network_set_outputs+0x188>)
 80047f2:	615a      	str	r2, [r3, #20]
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	e07a      	b.n	80048f0 <stai_network_set_outputs+0x178>
                  STAI_ERROR_NETWORK_INVALID_API_ARGUMENTS, net_ctx->_return_code)
  _STAI_SET_ERROR(net_ctx, n_outputs!=STAI_NETWORK_OUT_NUM,
 80047fa:	69bb      	ldr	r3, [r7, #24]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d102      	bne.n	8004806 <stai_network_set_outputs+0x8e>
 8004800:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8004804:	e074      	b.n	80048f0 <stai_network_set_outputs+0x178>
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	f003 0307 	and.w	r3, r3, #7
 800480c:	2b00      	cmp	r3, #0
 800480e:	d001      	beq.n	8004814 <stai_network_set_outputs+0x9c>
 8004810:	4b39      	ldr	r3, [pc, #228]	@ (80048f8 <stai_network_set_outputs+0x180>)
 8004812:	e06d      	b.n	80048f0 <stai_network_set_outputs+0x178>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d009      	beq.n	800482e <stai_network_set_outputs+0xb6>
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	695b      	ldr	r3, [r3, #20]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d102      	bne.n	8004828 <stai_network_set_outputs+0xb0>
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	4a37      	ldr	r2, [pc, #220]	@ (8004904 <stai_network_set_outputs+0x18c>)
 8004826:	615a      	str	r2, [r3, #20]
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	695b      	ldr	r3, [r3, #20]
 800482c:	e060      	b.n	80048f0 <stai_network_set_outputs+0x178>
                  STAI_ERROR_NETWORK_INVALID_OUT_NUM, net_ctx->_return_code)

  for (stai_size idx=0; outputs && idx<n_outputs; idx++) {
 800482e:	2300      	movs	r3, #0
 8004830:	61fb      	str	r3, [r7, #28]
 8004832:	e051      	b.n	80048d8 <stai_network_set_outputs+0x160>
    STAI_PRINT("  output[%d]: %p\n", idx, outputs[idx])
    _STAI_SET_ERROR(net_ctx, outputs[idx]==NULL,
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d102      	bne.n	8004840 <stai_network_set_outputs+0xc8>
 800483a:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800483e:	e057      	b.n	80048f0 <stai_network_set_outputs+0x178>
 8004840:	69bb      	ldr	r3, [r7, #24]
 8004842:	f003 0307 	and.w	r3, r3, #7
 8004846:	2b00      	cmp	r3, #0
 8004848:	d001      	beq.n	800484e <stai_network_set_outputs+0xd6>
 800484a:	4b2b      	ldr	r3, [pc, #172]	@ (80048f8 <stai_network_set_outputs+0x180>)
 800484c:	e050      	b.n	80048f0 <stai_network_set_outputs+0x178>
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	68ba      	ldr	r2, [r7, #8]
 8004854:	4413      	add	r3, r2
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d109      	bne.n	8004870 <stai_network_set_outputs+0xf8>
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	695b      	ldr	r3, [r3, #20]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d102      	bne.n	800486a <stai_network_set_outputs+0xf2>
 8004864:	69bb      	ldr	r3, [r7, #24]
 8004866:	4a28      	ldr	r2, [pc, #160]	@ (8004908 <stai_network_set_outputs+0x190>)
 8004868:	615a      	str	r2, [r3, #20]
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	e03f      	b.n	80048f0 <stai_network_set_outputs+0x178>
                    STAI_ERROR_NETWORK_INVALID_OUT_PTR, net_ctx->_return_code)
    _STAI_SET_ERROR(net_ctx, ((uintptr_t)outputs[idx]) & (_outputs_alignment[idx]-1),
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d102      	bne.n	800487c <stai_network_set_outputs+0x104>
 8004876:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800487a:	e039      	b.n	80048f0 <stai_network_set_outputs+0x178>
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	f003 0307 	and.w	r3, r3, #7
 8004882:	2b00      	cmp	r3, #0
 8004884:	d001      	beq.n	800488a <stai_network_set_outputs+0x112>
 8004886:	4b1c      	ldr	r3, [pc, #112]	@ (80048f8 <stai_network_set_outputs+0x180>)
 8004888:	e032      	b.n	80048f0 <stai_network_set_outputs+0x178>
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	68ba      	ldr	r2, [r7, #8]
 8004890:	4413      	add	r3, r2
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	461a      	mov	r2, r3
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	3320      	adds	r3, #32
 800489c:	443b      	add	r3, r7
 800489e:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 80048a2:	3b01      	subs	r3, #1
 80048a4:	4013      	ands	r3, r2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d009      	beq.n	80048be <stai_network_set_outputs+0x146>
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	695b      	ldr	r3, [r3, #20]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d102      	bne.n	80048b8 <stai_network_set_outputs+0x140>
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	4a15      	ldr	r2, [pc, #84]	@ (800490c <stai_network_set_outputs+0x194>)
 80048b6:	615a      	str	r2, [r3, #20]
 80048b8:	69bb      	ldr	r3, [r7, #24]
 80048ba:	695b      	ldr	r3, [r3, #20]
 80048bc:	e018      	b.n	80048f0 <stai_network_set_outputs+0x178>
                    STAI_ERROR_INVALID_BUFFER_ALIGNMENT, net_ctx->_return_code)
    net_ctx->_outputs[idx] = outputs[idx];
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	4413      	add	r3, r2
 80048c6:	6819      	ldr	r1, [r3, #0]
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	69fa      	ldr	r2, [r7, #28]
 80048cc:	3210      	adds	r2, #16
 80048ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (stai_size idx=0; outputs && idx<n_outputs; idx++) {
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	3301      	adds	r3, #1
 80048d6:	61fb      	str	r3, [r7, #28]
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <stai_network_set_outputs+0x16e>
 80048de:	69fa      	ldr	r2, [r7, #28]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d3a6      	bcc.n	8004834 <stai_network_set_outputs+0xbc>
  }

  _stai_network_check(net_ctx);
 80048e6:	69b8      	ldr	r0, [r7, #24]
 80048e8:	f7ff f9f2 	bl	8003cd0 <_stai_network_check>
  return net_ctx->_return_code;
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	695b      	ldr	r3, [r3, #20]
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3720      	adds	r7, #32
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	00030002 	.word	0x00030002
 80048fc:	b1c00100 	.word	0xb1c00100
 8004900:	00020001 	.word	0x00020001
 8004904:	00040021 	.word	0x00040021
 8004908:	00040020 	.word	0x00040020
 800490c:	00040070 	.word	0x00040070

08004910 <forward_lite_dense_if32of32wf32>:
 8004910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004914:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 8004918:	6801      	ldr	r1, [r0, #0]
 800491a:	fb03 f30c 	mul.w	r3, r3, ip
 800491e:	4602      	mov	r2, r0
 8004920:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8004924:	4281      	cmp	r1, r0
 8004926:	6857      	ldr	r7, [r2, #4]
 8004928:	b083      	sub	sp, #12
 800492a:	f080 811f 	bcs.w	8004b6c <forward_lite_dense_if32of32wf32+0x25c>
 800492e:	6915      	ldr	r5, [r2, #16]
 8004930:	ea4f 068c 	mov.w	r6, ip, lsl #2
 8004934:	4664      	mov	r4, ip
 8004936:	eb01 0806 	add.w	r8, r1, r6
 800493a:	4588      	cmp	r8, r1
 800493c:	6896      	ldr	r6, [r2, #8]
 800493e:	f240 8109 	bls.w	8004b54 <forward_lite_dense_if32of32wf32+0x244>
 8004942:	f1a5 0e10 	sub.w	lr, r5, #16
 8004946:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800494a:	e9cd 0100 	strd	r0, r1, [sp]
 800494e:	f10e 0e01 	add.w	lr, lr, #1
 8004952:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 8004956:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800495a:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 800495e:	468c      	mov	ip, r1
 8004960:	2d0f      	cmp	r5, #15
 8004962:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8004bb8 <forward_lite_dense_if32of32wf32+0x2a8>
 8004966:	f240 8104 	bls.w	8004b72 <forward_lite_dense_if32of32wf32+0x262>
 800496a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800496e:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 8004972:	4628      	mov	r0, r5
 8004974:	ed51 6a0f 	vldr	s13, [r1, #-60]	@ 0xffffffc4
 8004978:	ed53 7a0f 	vldr	s15, [r3, #-60]	@ 0xffffffc4
 800497c:	ed53 5a10 	vldr	s11, [r3, #-64]	@ 0xffffffc0
 8004980:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 8004984:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 8004988:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 800498c:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 8004990:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 8004994:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 8004998:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 800499c:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 80049a0:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 80049a4:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 80049a8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80049ac:	ed51 6a0e 	vldr	s13, [r1, #-56]	@ 0xffffffc8
 80049b0:	eee5 7a86 	vfma.f32	s15, s11, s12
 80049b4:	3810      	subs	r0, #16
 80049b6:	280f      	cmp	r0, #15
 80049b8:	ed53 5a0e 	vldr	s11, [r3, #-56]	@ 0xffffffc8
 80049bc:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 80049c0:	eee5 7aa6 	vfma.f32	s15, s11, s13
 80049c4:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 80049c8:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 80049cc:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 80049d0:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 80049d4:	eee4 7a86 	vfma.f32	s15, s9, s12
 80049d8:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 80049dc:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 80049e0:	eee5 7a25 	vfma.f32	s15, s10, s11
 80049e4:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 80049e8:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 80049ec:	eee6 7a26 	vfma.f32	s15, s12, s13
 80049f0:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 80049f4:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 80049f8:	eee3 7a23 	vfma.f32	s15, s6, s7
 80049fc:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 8004a00:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 8004a04:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004a08:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 8004a0c:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 8004a10:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004a14:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 8004a18:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 8004a1c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004a20:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 8004a24:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 8004a28:	eee1 7a21 	vfma.f32	s15, s2, s3
 8004a2c:	eee2 7a22 	vfma.f32	s15, s4, s5
 8004a30:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004a34:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004a38:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004a3c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004a40:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a44:	d896      	bhi.n	8004974 <forward_lite_dense_if32of32wf32+0x64>
 8004a46:	eb06 010b 	add.w	r1, r6, fp
 8004a4a:	f005 000f 	and.w	r0, r5, #15
 8004a4e:	4673      	mov	r3, lr
 8004a50:	2803      	cmp	r0, #3
 8004a52:	d95f      	bls.n	8004b14 <forward_lite_dense_if32of32wf32+0x204>
 8004a54:	edd1 6a01 	vldr	s13, [r1, #4]
 8004a58:	edd3 7a01 	vldr	s15, [r3, #4]
 8004a5c:	ed93 6a00 	vldr	s12, [r3]
 8004a60:	ed93 5a02 	vldr	s10, [r3, #8]
 8004a64:	edd1 5a02 	vldr	s11, [r1, #8]
 8004a68:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004a6c:	edd1 6a00 	vldr	s13, [r1]
 8004a70:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004a74:	1f04      	subs	r4, r0, #4
 8004a76:	2c03      	cmp	r4, #3
 8004a78:	ed93 6a03 	vldr	s12, [r3, #12]
 8004a7c:	edd1 6a03 	vldr	s13, [r1, #12]
 8004a80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a84:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004a88:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004a8c:	eeb0 7a67 	vmov.f32	s14, s15
 8004a90:	d938      	bls.n	8004b04 <forward_lite_dense_if32of32wf32+0x1f4>
 8004a92:	edd1 6a05 	vldr	s13, [r1, #20]
 8004a96:	edd3 7a05 	vldr	s15, [r3, #20]
 8004a9a:	ed93 6a04 	vldr	s12, [r3, #16]
 8004a9e:	ed93 5a06 	vldr	s10, [r3, #24]
 8004aa2:	edd1 5a06 	vldr	s11, [r1, #24]
 8004aa6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004aaa:	edd1 6a04 	vldr	s13, [r1, #16]
 8004aae:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004ab2:	f1a0 0a08 	sub.w	sl, r0, #8
 8004ab6:	f1ba 0f03 	cmp.w	sl, #3
 8004aba:	ed93 6a07 	vldr	s12, [r3, #28]
 8004abe:	edd1 6a07 	vldr	s13, [r1, #28]
 8004ac2:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004ac6:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004aca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004ace:	d919      	bls.n	8004b04 <forward_lite_dense_if32of32wf32+0x1f4>
 8004ad0:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8004ad4:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 8004ad8:	ed91 6a08 	vldr	s12, [r1, #32]
 8004adc:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 8004ae0:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 8004ae4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004ae8:	edd3 6a08 	vldr	s13, [r3, #32]
 8004aec:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004af0:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 8004af4:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8004af8:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004afc:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004b00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004b04:	08a4      	lsrs	r4, r4, #2
 8004b06:	3401      	adds	r4, #1
 8004b08:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 8004b0c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8004b10:	f000 0003 	and.w	r0, r0, #3
 8004b14:	b1a8      	cbz	r0, 8004b42 <forward_lite_dense_if32of32wf32+0x232>
 8004b16:	edd3 6a00 	vldr	s13, [r3]
 8004b1a:	edd1 7a00 	vldr	s15, [r1]
 8004b1e:	2801      	cmp	r0, #1
 8004b20:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004b24:	d00d      	beq.n	8004b42 <forward_lite_dense_if32of32wf32+0x232>
 8004b26:	edd3 6a01 	vldr	s13, [r3, #4]
 8004b2a:	edd1 7a01 	vldr	s15, [r1, #4]
 8004b2e:	2802      	cmp	r0, #2
 8004b30:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004b34:	d005      	beq.n	8004b42 <forward_lite_dense_if32of32wf32+0x232>
 8004b36:	edd1 6a02 	vldr	s13, [r1, #8]
 8004b3a:	edd3 7a02 	vldr	s15, [r3, #8]
 8004b3e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004b42:	444e      	add	r6, r9
 8004b44:	ecac 7a01 	vstmia	ip!, {s14}
 8004b48:	45e0      	cmp	r8, ip
 8004b4a:	f63f af09 	bhi.w	8004960 <forward_lite_dense_if32of32wf32+0x50>
 8004b4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004b52:	6954      	ldr	r4, [r2, #20]
 8004b54:	68d3      	ldr	r3, [r2, #12]
 8004b56:	b983      	cbnz	r3, 8004b7a <forward_lite_dense_if32of32wf32+0x26a>
 8004b58:	6915      	ldr	r5, [r2, #16]
 8004b5a:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004b5e:	4288      	cmp	r0, r1
 8004b60:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 8004b64:	ea4f 0684 	mov.w	r6, r4, lsl #2
 8004b68:	f63f aee5 	bhi.w	8004936 <forward_lite_dense_if32of32wf32+0x26>
 8004b6c:	b003      	add	sp, #12
 8004b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b72:	4628      	mov	r0, r5
 8004b74:	4631      	mov	r1, r6
 8004b76:	463b      	mov	r3, r7
 8004b78:	e76a      	b.n	8004a50 <forward_lite_dense_if32of32wf32+0x140>
 8004b7a:	2c00      	cmp	r4, #0
 8004b7c:	d0ec      	beq.n	8004b58 <forward_lite_dense_if32of32wf32+0x248>
 8004b7e:	edd1 7a00 	vldr	s15, [r1]
 8004b82:	ed93 7a00 	vldr	s14, [r3]
 8004b86:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b8a:	edc1 7a00 	vstr	s15, [r1]
 8004b8e:	6954      	ldr	r4, [r2, #20]
 8004b90:	2c01      	cmp	r4, #1
 8004b92:	d9e1      	bls.n	8004b58 <forward_lite_dense_if32of32wf32+0x248>
 8004b94:	1d0d      	adds	r5, r1, #4
 8004b96:	2301      	movs	r3, #1
 8004b98:	68d4      	ldr	r4, [r2, #12]
 8004b9a:	ed95 7a00 	vldr	s14, [r5]
 8004b9e:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8004ba2:	edd4 7a00 	vldr	s15, [r4]
 8004ba6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004baa:	3301      	adds	r3, #1
 8004bac:	ece5 7a01 	vstmia	r5!, {s15}
 8004bb0:	6954      	ldr	r4, [r2, #20]
 8004bb2:	429c      	cmp	r4, r3
 8004bb4:	d8f0      	bhi.n	8004b98 <forward_lite_dense_if32of32wf32+0x288>
 8004bb6:	e7cf      	b.n	8004b58 <forward_lite_dense_if32of32wf32+0x248>
 8004bb8:	00000000 	.word	0x00000000

08004bbc <forward_lite_nl_relu_if32of32>:
 8004bbc:	f102 4380 	add.w	r3, r2, #1073741824	@ 0x40000000
 8004bc0:	3b01      	subs	r3, #1
 8004bc2:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8004bc6:	4291      	cmp	r1, r2
 8004bc8:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8004bcc:	d814      	bhi.n	8004bf8 <forward_lite_nl_relu_if32of32+0x3c>
 8004bce:	f10c 0104 	add.w	r1, ip, #4
 8004bd2:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8004bfc <forward_lite_nl_relu_if32of32+0x40>
 8004bd6:	1d13      	adds	r3, r2, #4
 8004bd8:	4408      	add	r0, r1
 8004bda:	eba2 020c 	sub.w	r2, r2, ip
 8004bde:	ed73 7a01 	vldmdb	r3!, {s15}
 8004be2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bea:	bfb8      	it	lt
 8004bec:	eef0 7a47 	vmovlt.f32	s15, s14
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	ed60 7a01 	vstmdb	r0!, {s15}
 8004bf6:	d1f2      	bne.n	8004bde <forward_lite_nl_relu_if32of32+0x22>
 8004bf8:	4770      	bx	lr
 8004bfa:	bf00      	nop
 8004bfc:	00000000 	.word	0x00000000

08004c00 <forward_lite_nl_softmax_if32of32>:
 8004c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c04:	b083      	sub	sp, #12
 8004c06:	461f      	mov	r7, r3
 8004c08:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 8004c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c10:	4543      	cmp	r3, r8
 8004c12:	fbb3 f2f8 	udiv	r2, r3, r8
 8004c16:	d322      	bcc.n	8004c5e <forward_lite_nl_softmax_if32of32+0x5e>
 8004c18:	fb08 f307 	mul.w	r3, r8, r7
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	b1f7      	cbz	r7, 8004c5e <forward_lite_nl_softmax_if32of32+0x5e>
 8004c20:	9201      	str	r2, [sp, #4]
 8004c22:	4681      	mov	r9, r0
 8004c24:	f04f 0b00 	mov.w	fp, #0
 8004c28:	460a      	mov	r2, r1
 8004c2a:	469a      	mov	sl, r3
 8004c2c:	4616      	mov	r6, r2
 8004c2e:	464d      	mov	r5, r9
 8004c30:	2400      	movs	r4, #0
 8004c32:	9200      	str	r2, [sp, #0]
 8004c34:	4631      	mov	r1, r6
 8004c36:	4628      	mov	r0, r5
 8004c38:	463b      	mov	r3, r7
 8004c3a:	4642      	mov	r2, r8
 8004c3c:	3401      	adds	r4, #1
 8004c3e:	f000 f811 	bl	8004c64 <forward_lite_nl_softmax_if32of32_kernel>
 8004c42:	42a7      	cmp	r7, r4
 8004c44:	f106 0604 	add.w	r6, r6, #4
 8004c48:	f105 0504 	add.w	r5, r5, #4
 8004c4c:	d1f2      	bne.n	8004c34 <forward_lite_nl_softmax_if32of32+0x34>
 8004c4e:	9b01      	ldr	r3, [sp, #4]
 8004c50:	9a00      	ldr	r2, [sp, #0]
 8004c52:	f10b 0b01 	add.w	fp, fp, #1
 8004c56:	455b      	cmp	r3, fp
 8004c58:	4452      	add	r2, sl
 8004c5a:	44d1      	add	r9, sl
 8004c5c:	d8e6      	bhi.n	8004c2c <forward_lite_nl_softmax_if32of32+0x2c>
 8004c5e:	b003      	add	sp, #12
 8004c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004c64 <forward_lite_nl_softmax_if32of32_kernel>:
 8004c64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c68:	ed2d 8b02 	vpush	{d8}
 8004c6c:	2a01      	cmp	r2, #1
 8004c6e:	ed91 8a00 	vldr	s16, [r1]
 8004c72:	460c      	mov	r4, r1
 8004c74:	4690      	mov	r8, r2
 8004c76:	4681      	mov	r9, r0
 8004c78:	469a      	mov	sl, r3
 8004c7a:	d964      	bls.n	8004d46 <forward_lite_nl_softmax_if32of32_kernel+0xe2>
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d13e      	bne.n	8004cfe <forward_lite_nl_softmax_if32of32_kernel+0x9a>
 8004c80:	1d0b      	adds	r3, r1, #4
 8004c82:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8004c86:	ecf3 7a01 	vldmia	r3!, {s15}
 8004c8a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c92:	bfb8      	it	lt
 8004c94:	eeb0 8a67 	vmovlt.f32	s16, s15
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d1f4      	bne.n	8004c86 <forward_lite_nl_softmax_if32of32_kernel+0x22>
 8004c9c:	f04f 0b04 	mov.w	fp, #4
 8004ca0:	eddf 8a2b 	vldr	s17, [pc, #172]	@ 8004d50 <forward_lite_nl_softmax_if32of32_kernel+0xec>
 8004ca4:	464f      	mov	r7, r9
 8004ca6:	464e      	mov	r6, r9
 8004ca8:	2500      	movs	r5, #0
 8004caa:	ed94 0a00 	vldr	s0, [r4]
 8004cae:	ee30 0a48 	vsub.f32	s0, s0, s16
 8004cb2:	f000 f8bb 	bl	8004e2c <expf>
 8004cb6:	462b      	mov	r3, r5
 8004cb8:	3501      	adds	r5, #1
 8004cba:	45a8      	cmp	r8, r5
 8004cbc:	ed86 0a00 	vstr	s0, [r6]
 8004cc0:	ee78 8a80 	vadd.f32	s17, s17, s0
 8004cc4:	445c      	add	r4, fp
 8004cc6:	445e      	add	r6, fp
 8004cc8:	d1ef      	bne.n	8004caa <forward_lite_nl_softmax_if32of32_kernel+0x46>
 8004cca:	eef5 8a40 	vcmp.f32	s17, #0.0
 8004cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cd2:	d010      	beq.n	8004cf6 <forward_lite_nl_softmax_if32of32_kernel+0x92>
 8004cd4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8004cd8:	f1ba 0f01 	cmp.w	sl, #1
 8004cdc:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 8004ce0:	d121      	bne.n	8004d26 <forward_lite_nl_softmax_if32of32_kernel+0xc2>
 8004ce2:	eb09 0988 	add.w	r9, r9, r8, lsl #2
 8004ce6:	edd7 7a00 	vldr	s15, [r7]
 8004cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cee:	ece7 7a01 	vstmia	r7!, {s15}
 8004cf2:	45b9      	cmp	r9, r7
 8004cf4:	d1f7      	bne.n	8004ce6 <forward_lite_nl_softmax_if32of32_kernel+0x82>
 8004cf6:	ecbd 8b02 	vpop	{d8}
 8004cfa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cfe:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8004d02:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8004d06:	2301      	movs	r3, #1
 8004d08:	edd2 7a00 	vldr	s15, [r2]
 8004d0c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d14:	f103 0301 	add.w	r3, r3, #1
 8004d18:	bfb8      	it	lt
 8004d1a:	eeb0 8a67 	vmovlt.f32	s16, s15
 8004d1e:	4598      	cmp	r8, r3
 8004d20:	445a      	add	r2, fp
 8004d22:	d1f1      	bne.n	8004d08 <forward_lite_nl_softmax_if32of32_kernel+0xa4>
 8004d24:	e7bc      	b.n	8004ca0 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 8004d26:	2100      	movs	r1, #0
 8004d28:	edd7 7a00 	vldr	s15, [r7]
 8004d2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d30:	428b      	cmp	r3, r1
 8004d32:	edc7 7a00 	vstr	s15, [r7]
 8004d36:	f101 0101 	add.w	r1, r1, #1
 8004d3a:	445f      	add	r7, fp
 8004d3c:	d1f4      	bne.n	8004d28 <forward_lite_nl_softmax_if32of32_kernel+0xc4>
 8004d3e:	ecbd 8b02 	vpop	{d8}
 8004d42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d46:	2a00      	cmp	r2, #0
 8004d48:	d0d5      	beq.n	8004cf6 <forward_lite_nl_softmax_if32of32_kernel+0x92>
 8004d4a:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8004d4e:	e7a7      	b.n	8004ca0 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 8004d50:	00000000 	.word	0x00000000

08004d54 <memset>:
 8004d54:	4402      	add	r2, r0
 8004d56:	4603      	mov	r3, r0
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d100      	bne.n	8004d5e <memset+0xa>
 8004d5c:	4770      	bx	lr
 8004d5e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d62:	e7f9      	b.n	8004d58 <memset+0x4>

08004d64 <__errno>:
 8004d64:	4b01      	ldr	r3, [pc, #4]	@ (8004d6c <__errno+0x8>)
 8004d66:	6818      	ldr	r0, [r3, #0]
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	20000338 	.word	0x20000338

08004d70 <__libc_init_array>:
 8004d70:	b570      	push	{r4, r5, r6, lr}
 8004d72:	4d0d      	ldr	r5, [pc, #52]	@ (8004da8 <__libc_init_array+0x38>)
 8004d74:	4c0d      	ldr	r4, [pc, #52]	@ (8004dac <__libc_init_array+0x3c>)
 8004d76:	1b64      	subs	r4, r4, r5
 8004d78:	10a4      	asrs	r4, r4, #2
 8004d7a:	2600      	movs	r6, #0
 8004d7c:	42a6      	cmp	r6, r4
 8004d7e:	d109      	bne.n	8004d94 <__libc_init_array+0x24>
 8004d80:	4d0b      	ldr	r5, [pc, #44]	@ (8004db0 <__libc_init_array+0x40>)
 8004d82:	4c0c      	ldr	r4, [pc, #48]	@ (8004db4 <__libc_init_array+0x44>)
 8004d84:	f000 fa5c 	bl	8005240 <_init>
 8004d88:	1b64      	subs	r4, r4, r5
 8004d8a:	10a4      	asrs	r4, r4, #2
 8004d8c:	2600      	movs	r6, #0
 8004d8e:	42a6      	cmp	r6, r4
 8004d90:	d105      	bne.n	8004d9e <__libc_init_array+0x2e>
 8004d92:	bd70      	pop	{r4, r5, r6, pc}
 8004d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d98:	4798      	blx	r3
 8004d9a:	3601      	adds	r6, #1
 8004d9c:	e7ee      	b.n	8004d7c <__libc_init_array+0xc>
 8004d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004da2:	4798      	blx	r3
 8004da4:	3601      	adds	r6, #1
 8004da6:	e7f2      	b.n	8004d8e <__libc_init_array+0x1e>
 8004da8:	08010d38 	.word	0x08010d38
 8004dac:	08010d38 	.word	0x08010d38
 8004db0:	08010d38 	.word	0x08010d38
 8004db4:	08010d3c 	.word	0x08010d3c

08004db8 <memcpy>:
 8004db8:	440a      	add	r2, r1
 8004dba:	4291      	cmp	r1, r2
 8004dbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8004dc0:	d100      	bne.n	8004dc4 <memcpy+0xc>
 8004dc2:	4770      	bx	lr
 8004dc4:	b510      	push	{r4, lr}
 8004dc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004dca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004dce:	4291      	cmp	r1, r2
 8004dd0:	d1f9      	bne.n	8004dc6 <memcpy+0xe>
 8004dd2:	bd10      	pop	{r4, pc}

08004dd4 <sqrt>:
 8004dd4:	b538      	push	{r3, r4, r5, lr}
 8004dd6:	ed2d 8b02 	vpush	{d8}
 8004dda:	ec55 4b10 	vmov	r4, r5, d0
 8004dde:	f000 f88b 	bl	8004ef8 <__ieee754_sqrt>
 8004de2:	4622      	mov	r2, r4
 8004de4:	462b      	mov	r3, r5
 8004de6:	4620      	mov	r0, r4
 8004de8:	4629      	mov	r1, r5
 8004dea:	eeb0 8a40 	vmov.f32	s16, s0
 8004dee:	eef0 8a60 	vmov.f32	s17, s1
 8004df2:	f7fb fe5f 	bl	8000ab4 <__aeabi_dcmpun>
 8004df6:	b990      	cbnz	r0, 8004e1e <sqrt+0x4a>
 8004df8:	2200      	movs	r2, #0
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	4620      	mov	r0, r4
 8004dfe:	4629      	mov	r1, r5
 8004e00:	f7fb fe30 	bl	8000a64 <__aeabi_dcmplt>
 8004e04:	b158      	cbz	r0, 8004e1e <sqrt+0x4a>
 8004e06:	f7ff ffad 	bl	8004d64 <__errno>
 8004e0a:	2321      	movs	r3, #33	@ 0x21
 8004e0c:	6003      	str	r3, [r0, #0]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	2300      	movs	r3, #0
 8004e12:	4610      	mov	r0, r2
 8004e14:	4619      	mov	r1, r3
 8004e16:	f7fb fcdd 	bl	80007d4 <__aeabi_ddiv>
 8004e1a:	ec41 0b18 	vmov	d8, r0, r1
 8004e1e:	eeb0 0a48 	vmov.f32	s0, s16
 8004e22:	eef0 0a68 	vmov.f32	s1, s17
 8004e26:	ecbd 8b02 	vpop	{d8}
 8004e2a:	bd38      	pop	{r3, r4, r5, pc}

08004e2c <expf>:
 8004e2c:	b508      	push	{r3, lr}
 8004e2e:	ed2d 8b02 	vpush	{d8}
 8004e32:	eef0 8a40 	vmov.f32	s17, s0
 8004e36:	f000 f935 	bl	80050a4 <__ieee754_expf>
 8004e3a:	eeb0 8a40 	vmov.f32	s16, s0
 8004e3e:	eeb0 0a68 	vmov.f32	s0, s17
 8004e42:	f000 f829 	bl	8004e98 <finitef>
 8004e46:	b160      	cbz	r0, 8004e62 <expf+0x36>
 8004e48:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8004e88 <expf+0x5c>
 8004e4c:	eef4 8ae7 	vcmpe.f32	s17, s15
 8004e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e54:	dd0a      	ble.n	8004e6c <expf+0x40>
 8004e56:	f7ff ff85 	bl	8004d64 <__errno>
 8004e5a:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8004e8c <expf+0x60>
 8004e5e:	2322      	movs	r3, #34	@ 0x22
 8004e60:	6003      	str	r3, [r0, #0]
 8004e62:	eeb0 0a48 	vmov.f32	s0, s16
 8004e66:	ecbd 8b02 	vpop	{d8}
 8004e6a:	bd08      	pop	{r3, pc}
 8004e6c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8004e90 <expf+0x64>
 8004e70:	eef4 8ae7 	vcmpe.f32	s17, s15
 8004e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e78:	d5f3      	bpl.n	8004e62 <expf+0x36>
 8004e7a:	f7ff ff73 	bl	8004d64 <__errno>
 8004e7e:	2322      	movs	r3, #34	@ 0x22
 8004e80:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8004e94 <expf+0x68>
 8004e84:	6003      	str	r3, [r0, #0]
 8004e86:	e7ec      	b.n	8004e62 <expf+0x36>
 8004e88:	42b17217 	.word	0x42b17217
 8004e8c:	7f800000 	.word	0x7f800000
 8004e90:	c2cff1b5 	.word	0xc2cff1b5
 8004e94:	00000000 	.word	0x00000000

08004e98 <finitef>:
 8004e98:	ee10 3a10 	vmov	r3, s0
 8004e9c:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8004ea0:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8004ea4:	bfac      	ite	ge
 8004ea6:	2000      	movge	r0, #0
 8004ea8:	2001      	movlt	r0, #1
 8004eaa:	4770      	bx	lr

08004eac <with_errnof>:
 8004eac:	b510      	push	{r4, lr}
 8004eae:	ed2d 8b02 	vpush	{d8}
 8004eb2:	eeb0 8a40 	vmov.f32	s16, s0
 8004eb6:	4604      	mov	r4, r0
 8004eb8:	f7ff ff54 	bl	8004d64 <__errno>
 8004ebc:	eeb0 0a48 	vmov.f32	s0, s16
 8004ec0:	ecbd 8b02 	vpop	{d8}
 8004ec4:	6004      	str	r4, [r0, #0]
 8004ec6:	bd10      	pop	{r4, pc}

08004ec8 <xflowf>:
 8004ec8:	b130      	cbz	r0, 8004ed8 <xflowf+0x10>
 8004eca:	eef1 7a40 	vneg.f32	s15, s0
 8004ece:	ee27 0a80 	vmul.f32	s0, s15, s0
 8004ed2:	2022      	movs	r0, #34	@ 0x22
 8004ed4:	f7ff bfea 	b.w	8004eac <with_errnof>
 8004ed8:	eef0 7a40 	vmov.f32	s15, s0
 8004edc:	e7f7      	b.n	8004ece <xflowf+0x6>
	...

08004ee0 <__math_uflowf>:
 8004ee0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8004ee8 <__math_uflowf+0x8>
 8004ee4:	f7ff bff0 	b.w	8004ec8 <xflowf>
 8004ee8:	10000000 	.word	0x10000000

08004eec <__math_oflowf>:
 8004eec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8004ef4 <__math_oflowf+0x8>
 8004ef0:	f7ff bfea 	b.w	8004ec8 <xflowf>
 8004ef4:	70000000 	.word	0x70000000

08004ef8 <__ieee754_sqrt>:
 8004ef8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004efc:	4a66      	ldr	r2, [pc, #408]	@ (8005098 <__ieee754_sqrt+0x1a0>)
 8004efe:	ec55 4b10 	vmov	r4, r5, d0
 8004f02:	43aa      	bics	r2, r5
 8004f04:	462b      	mov	r3, r5
 8004f06:	4621      	mov	r1, r4
 8004f08:	d110      	bne.n	8004f2c <__ieee754_sqrt+0x34>
 8004f0a:	4622      	mov	r2, r4
 8004f0c:	4620      	mov	r0, r4
 8004f0e:	4629      	mov	r1, r5
 8004f10:	f7fb fb36 	bl	8000580 <__aeabi_dmul>
 8004f14:	4602      	mov	r2, r0
 8004f16:	460b      	mov	r3, r1
 8004f18:	4620      	mov	r0, r4
 8004f1a:	4629      	mov	r1, r5
 8004f1c:	f7fb f97a 	bl	8000214 <__adddf3>
 8004f20:	4604      	mov	r4, r0
 8004f22:	460d      	mov	r5, r1
 8004f24:	ec45 4b10 	vmov	d0, r4, r5
 8004f28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f2c:	2d00      	cmp	r5, #0
 8004f2e:	dc0e      	bgt.n	8004f4e <__ieee754_sqrt+0x56>
 8004f30:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8004f34:	4322      	orrs	r2, r4
 8004f36:	d0f5      	beq.n	8004f24 <__ieee754_sqrt+0x2c>
 8004f38:	b19d      	cbz	r5, 8004f62 <__ieee754_sqrt+0x6a>
 8004f3a:	4622      	mov	r2, r4
 8004f3c:	4620      	mov	r0, r4
 8004f3e:	4629      	mov	r1, r5
 8004f40:	f7fb f966 	bl	8000210 <__aeabi_dsub>
 8004f44:	4602      	mov	r2, r0
 8004f46:	460b      	mov	r3, r1
 8004f48:	f7fb fc44 	bl	80007d4 <__aeabi_ddiv>
 8004f4c:	e7e8      	b.n	8004f20 <__ieee754_sqrt+0x28>
 8004f4e:	152a      	asrs	r2, r5, #20
 8004f50:	d115      	bne.n	8004f7e <__ieee754_sqrt+0x86>
 8004f52:	2000      	movs	r0, #0
 8004f54:	e009      	b.n	8004f6a <__ieee754_sqrt+0x72>
 8004f56:	0acb      	lsrs	r3, r1, #11
 8004f58:	3a15      	subs	r2, #21
 8004f5a:	0549      	lsls	r1, r1, #21
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d0fa      	beq.n	8004f56 <__ieee754_sqrt+0x5e>
 8004f60:	e7f7      	b.n	8004f52 <__ieee754_sqrt+0x5a>
 8004f62:	462a      	mov	r2, r5
 8004f64:	e7fa      	b.n	8004f5c <__ieee754_sqrt+0x64>
 8004f66:	005b      	lsls	r3, r3, #1
 8004f68:	3001      	adds	r0, #1
 8004f6a:	02dc      	lsls	r4, r3, #11
 8004f6c:	d5fb      	bpl.n	8004f66 <__ieee754_sqrt+0x6e>
 8004f6e:	1e44      	subs	r4, r0, #1
 8004f70:	1b12      	subs	r2, r2, r4
 8004f72:	f1c0 0420 	rsb	r4, r0, #32
 8004f76:	fa21 f404 	lsr.w	r4, r1, r4
 8004f7a:	4323      	orrs	r3, r4
 8004f7c:	4081      	lsls	r1, r0
 8004f7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f82:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8004f86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f8a:	07d2      	lsls	r2, r2, #31
 8004f8c:	bf5c      	itt	pl
 8004f8e:	005b      	lslpl	r3, r3, #1
 8004f90:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8004f94:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004f98:	bf58      	it	pl
 8004f9a:	0049      	lslpl	r1, r1, #1
 8004f9c:	2600      	movs	r6, #0
 8004f9e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8004fa2:	107f      	asrs	r7, r7, #1
 8004fa4:	0049      	lsls	r1, r1, #1
 8004fa6:	2016      	movs	r0, #22
 8004fa8:	4632      	mov	r2, r6
 8004faa:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8004fae:	1915      	adds	r5, r2, r4
 8004fb0:	429d      	cmp	r5, r3
 8004fb2:	bfde      	ittt	le
 8004fb4:	192a      	addle	r2, r5, r4
 8004fb6:	1b5b      	suble	r3, r3, r5
 8004fb8:	1936      	addle	r6, r6, r4
 8004fba:	0fcd      	lsrs	r5, r1, #31
 8004fbc:	3801      	subs	r0, #1
 8004fbe:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8004fc2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004fc6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8004fca:	d1f0      	bne.n	8004fae <__ieee754_sqrt+0xb6>
 8004fcc:	4605      	mov	r5, r0
 8004fce:	2420      	movs	r4, #32
 8004fd0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	eb0c 0e00 	add.w	lr, ip, r0
 8004fda:	dc02      	bgt.n	8004fe2 <__ieee754_sqrt+0xea>
 8004fdc:	d113      	bne.n	8005006 <__ieee754_sqrt+0x10e>
 8004fde:	458e      	cmp	lr, r1
 8004fe0:	d811      	bhi.n	8005006 <__ieee754_sqrt+0x10e>
 8004fe2:	f1be 0f00 	cmp.w	lr, #0
 8004fe6:	eb0e 000c 	add.w	r0, lr, ip
 8004fea:	da3f      	bge.n	800506c <__ieee754_sqrt+0x174>
 8004fec:	2800      	cmp	r0, #0
 8004fee:	db3d      	blt.n	800506c <__ieee754_sqrt+0x174>
 8004ff0:	f102 0801 	add.w	r8, r2, #1
 8004ff4:	1a9b      	subs	r3, r3, r2
 8004ff6:	458e      	cmp	lr, r1
 8004ff8:	bf88      	it	hi
 8004ffa:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8004ffe:	eba1 010e 	sub.w	r1, r1, lr
 8005002:	4465      	add	r5, ip
 8005004:	4642      	mov	r2, r8
 8005006:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800500a:	3c01      	subs	r4, #1
 800500c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8005010:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005014:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8005018:	d1dc      	bne.n	8004fd4 <__ieee754_sqrt+0xdc>
 800501a:	4319      	orrs	r1, r3
 800501c:	d01b      	beq.n	8005056 <__ieee754_sqrt+0x15e>
 800501e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800509c <__ieee754_sqrt+0x1a4>
 8005022:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80050a0 <__ieee754_sqrt+0x1a8>
 8005026:	e9da 0100 	ldrd	r0, r1, [sl]
 800502a:	e9db 2300 	ldrd	r2, r3, [fp]
 800502e:	f7fb f8ef 	bl	8000210 <__aeabi_dsub>
 8005032:	e9da 8900 	ldrd	r8, r9, [sl]
 8005036:	4602      	mov	r2, r0
 8005038:	460b      	mov	r3, r1
 800503a:	4640      	mov	r0, r8
 800503c:	4649      	mov	r1, r9
 800503e:	f7fb fd1b 	bl	8000a78 <__aeabi_dcmple>
 8005042:	b140      	cbz	r0, 8005056 <__ieee754_sqrt+0x15e>
 8005044:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005048:	e9da 0100 	ldrd	r0, r1, [sl]
 800504c:	e9db 2300 	ldrd	r2, r3, [fp]
 8005050:	d10e      	bne.n	8005070 <__ieee754_sqrt+0x178>
 8005052:	3601      	adds	r6, #1
 8005054:	4625      	mov	r5, r4
 8005056:	1073      	asrs	r3, r6, #1
 8005058:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800505c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8005060:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8005064:	086b      	lsrs	r3, r5, #1
 8005066:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800506a:	e759      	b.n	8004f20 <__ieee754_sqrt+0x28>
 800506c:	4690      	mov	r8, r2
 800506e:	e7c1      	b.n	8004ff4 <__ieee754_sqrt+0xfc>
 8005070:	f7fb f8d0 	bl	8000214 <__adddf3>
 8005074:	e9da 8900 	ldrd	r8, r9, [sl]
 8005078:	4602      	mov	r2, r0
 800507a:	460b      	mov	r3, r1
 800507c:	4640      	mov	r0, r8
 800507e:	4649      	mov	r1, r9
 8005080:	f7fb fcf0 	bl	8000a64 <__aeabi_dcmplt>
 8005084:	b120      	cbz	r0, 8005090 <__ieee754_sqrt+0x198>
 8005086:	1cab      	adds	r3, r5, #2
 8005088:	bf08      	it	eq
 800508a:	3601      	addeq	r6, #1
 800508c:	3502      	adds	r5, #2
 800508e:	e7e2      	b.n	8005056 <__ieee754_sqrt+0x15e>
 8005090:	1c6b      	adds	r3, r5, #1
 8005092:	f023 0501 	bic.w	r5, r3, #1
 8005096:	e7de      	b.n	8005056 <__ieee754_sqrt+0x15e>
 8005098:	7ff00000 	.word	0x7ff00000
 800509c:	08010d10 	.word	0x08010d10
 80050a0:	08010d08 	.word	0x08010d08

080050a4 <__ieee754_expf>:
 80050a4:	ee10 2a10 	vmov	r2, s0
 80050a8:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 80050ac:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80050b0:	d902      	bls.n	80050b8 <__ieee754_expf+0x14>
 80050b2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80050b6:	4770      	bx	lr
 80050b8:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 80050bc:	d106      	bne.n	80050cc <__ieee754_expf+0x28>
 80050be:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 80051f8 <__ieee754_expf+0x154>
 80050c2:	2900      	cmp	r1, #0
 80050c4:	bf18      	it	ne
 80050c6:	eeb0 0a67 	vmovne.f32	s0, s15
 80050ca:	4770      	bx	lr
 80050cc:	484b      	ldr	r0, [pc, #300]	@ (80051fc <__ieee754_expf+0x158>)
 80050ce:	4282      	cmp	r2, r0
 80050d0:	dd02      	ble.n	80050d8 <__ieee754_expf+0x34>
 80050d2:	2000      	movs	r0, #0
 80050d4:	f7ff bf0a 	b.w	8004eec <__math_oflowf>
 80050d8:	2a00      	cmp	r2, #0
 80050da:	da05      	bge.n	80050e8 <__ieee754_expf+0x44>
 80050dc:	4a48      	ldr	r2, [pc, #288]	@ (8005200 <__ieee754_expf+0x15c>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d902      	bls.n	80050e8 <__ieee754_expf+0x44>
 80050e2:	2000      	movs	r0, #0
 80050e4:	f7ff befc 	b.w	8004ee0 <__math_uflowf>
 80050e8:	4a46      	ldr	r2, [pc, #280]	@ (8005204 <__ieee754_expf+0x160>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80050f0:	d952      	bls.n	8005198 <__ieee754_expf+0xf4>
 80050f2:	4a45      	ldr	r2, [pc, #276]	@ (8005208 <__ieee754_expf+0x164>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	ea4f 0281 	mov.w	r2, r1, lsl #2
 80050fa:	d834      	bhi.n	8005166 <__ieee754_expf+0xc2>
 80050fc:	4b43      	ldr	r3, [pc, #268]	@ (800520c <__ieee754_expf+0x168>)
 80050fe:	4413      	add	r3, r2
 8005100:	ed93 7a00 	vldr	s14, [r3]
 8005104:	4b42      	ldr	r3, [pc, #264]	@ (8005210 <__ieee754_expf+0x16c>)
 8005106:	4413      	add	r3, r2
 8005108:	ee30 7a47 	vsub.f32	s14, s0, s14
 800510c:	f081 0201 	eor.w	r2, r1, #1
 8005110:	edd3 7a00 	vldr	s15, [r3]
 8005114:	1a52      	subs	r2, r2, r1
 8005116:	ee37 0a67 	vsub.f32	s0, s14, s15
 800511a:	ee20 6a00 	vmul.f32	s12, s0, s0
 800511e:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 8005214 <__ieee754_expf+0x170>
 8005122:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005218 <__ieee754_expf+0x174>
 8005126:	eee6 6a05 	vfma.f32	s13, s12, s10
 800512a:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800521c <__ieee754_expf+0x178>
 800512e:	eea6 5a86 	vfma.f32	s10, s13, s12
 8005132:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8005220 <__ieee754_expf+0x17c>
 8005136:	eee5 6a06 	vfma.f32	s13, s10, s12
 800513a:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8005224 <__ieee754_expf+0x180>
 800513e:	eea6 5a86 	vfma.f32	s10, s13, s12
 8005142:	eef0 6a40 	vmov.f32	s13, s0
 8005146:	eee5 6a46 	vfms.f32	s13, s10, s12
 800514a:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800514e:	ee20 5a26 	vmul.f32	s10, s0, s13
 8005152:	bb92      	cbnz	r2, 80051ba <__ieee754_expf+0x116>
 8005154:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8005158:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800515c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8005160:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8005164:	4770      	bx	lr
 8005166:	4b30      	ldr	r3, [pc, #192]	@ (8005228 <__ieee754_expf+0x184>)
 8005168:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800522c <__ieee754_expf+0x188>
 800516c:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8005230 <__ieee754_expf+0x18c>
 8005170:	4413      	add	r3, r2
 8005172:	edd3 7a00 	vldr	s15, [r3]
 8005176:	eee0 7a07 	vfma.f32	s15, s0, s14
 800517a:	eeb0 7a40 	vmov.f32	s14, s0
 800517e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005182:	ee17 2a90 	vmov	r2, s15
 8005186:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800518a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800518e:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8005234 <__ieee754_expf+0x190>
 8005192:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005196:	e7be      	b.n	8005116 <__ieee754_expf+0x72>
 8005198:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800519c:	d20b      	bcs.n	80051b6 <__ieee754_expf+0x112>
 800519e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005238 <__ieee754_expf+0x194>
 80051a2:	ee70 6a26 	vadd.f32	s13, s0, s13
 80051a6:	eef4 6ae5 	vcmpe.f32	s13, s11
 80051aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051ae:	dd02      	ble.n	80051b6 <__ieee754_expf+0x112>
 80051b0:	ee30 0a25 	vadd.f32	s0, s0, s11
 80051b4:	4770      	bx	lr
 80051b6:	2200      	movs	r2, #0
 80051b8:	e7af      	b.n	800511a <__ieee754_expf+0x76>
 80051ba:	ee36 6a66 	vsub.f32	s12, s12, s13
 80051be:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 80051c2:	eec5 6a06 	vdiv.f32	s13, s10, s12
 80051c6:	bfb8      	it	lt
 80051c8:	3264      	addlt	r2, #100	@ 0x64
 80051ca:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80051ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80051d2:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80051d6:	ee17 3a90 	vmov	r3, s15
 80051da:	bfab      	itete	ge
 80051dc:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 80051e0:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 80051e4:	ee00 3a10 	vmovge	s0, r3
 80051e8:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800523c <__ieee754_expf+0x198>
 80051ec:	bfbc      	itt	lt
 80051ee:	ee00 3a10 	vmovlt	s0, r3
 80051f2:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80051f6:	4770      	bx	lr
 80051f8:	00000000 	.word	0x00000000
 80051fc:	42b17217 	.word	0x42b17217
 8005200:	42cff1b5 	.word	0x42cff1b5
 8005204:	3eb17218 	.word	0x3eb17218
 8005208:	3f851591 	.word	0x3f851591
 800520c:	08010d20 	.word	0x08010d20
 8005210:	08010d18 	.word	0x08010d18
 8005214:	3331bb4c 	.word	0x3331bb4c
 8005218:	b5ddea0e 	.word	0xb5ddea0e
 800521c:	388ab355 	.word	0x388ab355
 8005220:	bb360b61 	.word	0xbb360b61
 8005224:	3e2aaaab 	.word	0x3e2aaaab
 8005228:	08010d28 	.word	0x08010d28
 800522c:	3fb8aa3b 	.word	0x3fb8aa3b
 8005230:	3f317180 	.word	0x3f317180
 8005234:	3717f7d1 	.word	0x3717f7d1
 8005238:	7149f2ca 	.word	0x7149f2ca
 800523c:	0d800000 	.word	0x0d800000

08005240 <_init>:
 8005240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005242:	bf00      	nop
 8005244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005246:	bc08      	pop	{r3}
 8005248:	469e      	mov	lr, r3
 800524a:	4770      	bx	lr

0800524c <_fini>:
 800524c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800524e:	bf00      	nop
 8005250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005252:	bc08      	pop	{r3}
 8005254:	469e      	mov	lr, r3
 8005256:	4770      	bx	lr
