//  
//  This design was downloaded from http://www.cbl.ncsu.edu.
//  (Currently available from: http://www.archive.org)
//  
//  Users may copy and distribute the benchmarks as long as they do not 
//  charge for these services.
//  All users of these benchmarks are request to refer to them in presentations 
//  and publications as named in the respective directories (e. g. ISCAS'95,
//  LayoutSynth92, etc.), while providing a pointer to the benchmark access by 
//  ftp from benchmarks@cbl.ncsu.edu.
//  
//  The design was synthesized with Cadence RTL Compiler in a quick 
//  synthesis run.
//  
//  
//  (c) Copyright 2005, Cadence Design Systems, Inc.  All rights reserved. 
//  
//  Permission is hereby granted, free of charge, to any person obtaining
//  a copy of this software and associated documentation files (the
//  "Software"), to deal in the Software without restriction, including
//  without limitation the rights to use, copy, modify, merge, publish,
//  distribute, or sublicense, the Software, and to permit persons to whom
//  the Software is furnished to do so, subject to the following conditions:
//  
//  The above copyright notice and this permission notice shall be included
//  in all copies or substantial portions of the Software.
//  
//  All other requirements of any other incorporated license or permissions
//  statements shall apply.
//  
//  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
//  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
//  USE OF THE SOFTWARE IS AT YOUR SOLE RISK AND EXPENSE.  IN NO EVENT SHALL
//  THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
//  OTHER LIABILITY, OF ANY TYPE, WHETHER IN AN ACTION OF CONTRACT, TORT OR
//  OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR
//  THE USE OR OTHER DEALINGS IN THE SOFTWARE. 
//  

// Generated by Cadence RTL Compiler (RC) v05.10-b006_1

module s400(blif_clk_net, blif_reset_net, FM, TEST, CLR, GRN2,
     YLW2, RED2, GRN1, YLW1, RED1);
  input blif_clk_net, blif_reset_net, FM, TEST, CLR;
  output GRN2, YLW2, RED2, GRN1, YLW1, RED1;
  wire blif_clk_net, blif_reset_net, FM, TEST, CLR;
  wire GRN2, YLW2, RED2, GRN1, YLW1, RED1;
  wire C3_Q0, C3_Q1, C3_Q2, C3_Q3, OLATCH_FEL, TESTL, UC_8, UC_9;
  wire UC_10, UC_11, UC_16, UC_17, UC_18, UC_19, n_6, n_11;
  wire n_27, n_30, n_35, n_37, n_38, n_39, n_45, n_47;
  wire n_48, n_50, n_51, n_52, n_53, n_54, n_58, n_59;
  wire n_60, n_61, n_62, n_63, n_64, n_65, n_66, n_67;
  wire n_68, n_70, n_72, n_74, n_75, n_76, n_77, n_78;
  wire n_79, n_80, n_81, n_82, n_83, n_84, n_85, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_95, n_96;
  wire n_97, n_99, n_100, n_101, n_102, n_103, n_104, n_106;
  wire n_107, n_108, n_109, n_111, n_113, n_114, n_115, n_124;
  wire n_125, n_127, n_128, n_129, n_130, n_133, n_141, n_142;
  wire n_146, n_159, n_161, n_162, n_169, n_171, n_173, n_183;
  wire n_184, n_189, n_190, n_191, n_192, n_193, n_194, n_195;
  wire n_196, n_197, n_198, n_199, n_200, n_213, n_225, n_237;
  wire n_238, n_240, n_241, n_242, n_244, n_245, n_251, n_252;
  wire n_272, n_276, n_277, n_288, n_290, n_301, n_302, n_303;
  wire n_304, n_306, n_307, n_308, n_310, n_311, n_312, n_313;
  wire n_319, n_320, n_321, n_340, n_349, n_350, n_351, n_352;
  wire n_353, n_354, n_355, n_356, n_357, n_358, n_359, n_360;
  wire n_362, n_363, n_364, n_365, n_366;
  DFFSRX1 C3_Q3_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_162), .Q (C3_Q3), .QN ());
  INVX2 g691(.A (n_313), .Y (n_162));
  DFFSRX1 C3_Q2_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_159), .Q (C3_Q2), .QN ());
  DFFSRX1 C3_Q1_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_199), .Q (C3_Q1), .QN ());
  DFFSRX1 C3_Q0_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_238), .Q (C3_Q0), .QN ());
  INVX2 g702(.A (n_307), .Y (n_159));
  DFFSRX1 UC_16_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_195), .Q (UC_16), .QN ());
  DFFSRX1 UC_17_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_141), .Q (UC_17), .QN ());
  DFFSRX1 UC_19_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_142), .Q (UC_19), .QN ());
  DFFSRX1 UC_18_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_146), .Q (UC_18), .QN ());
  NOR2X1 g726(.A (n_194), .B (n_111), .Y (n_146));
  NOR2X1 g727(.A (n_130), .B (n_109), .Y (n_142));
  NOR2X1 g706(.A (n_129), .B (n_125), .Y (n_141));
  OAI21X1 g739(.A0 (n_171), .A1 (UC_19), .B0 (n_358), .Y (n_130));
  OAI21X1 g719(.A0 (n_366), .A1 (n_272), .B0 (n_358), .Y (n_129));
  INVX2 g732(.A (n_128), .Y (n_127));
  NAND2X1 g711(.A (n_189), .B (n_124), .Y (n_125));
  DFFSRX1 OLATCHVUC_6_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net),
       .D (n_114), .Q (), .QN (YLW1));
  DFFSRX1 OLATCHVUC_5_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net),
       .D (n_115), .Q (), .QN (RED2));
  INVX2 g734(.A (n_350), .Y (n_128));
  DFFSRX1 OLATCH_G1L_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net),
       .D (n_107), .Q (GRN1), .QN ());
  DFFSRX1 OLATCH_G2L_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net),
       .D (n_106), .Q (GRN2), .QN ());
  NAND2X1 g738(.A (n_104), .B (n_113), .Y (n_115));
  OAI21X1 g740(.A0 (n_81), .A1 (n_92), .B0 (n_113), .Y (n_114));
  XOR2X1 g748(.A (n_11), .B (n_277), .Y (n_111));
  NAND2X1 g754(.A (n_277), .B (n_124), .Y (n_109));
  DFFSRX1 UC_10_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_95), .Q (UC_10), .QN ());
  DFFSRX1 OLATCH_FEL_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net),
       .D (n_108), .Q (OLATCH_FEL), .QN ());
  DFFSRX1 UC_8_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_99), .Q (UC_8), .QN ());
  DFFSRX1 UC_9_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_97), .Q (UC_9), .QN ());
  NAND2X1 g742(.A (n_108), .B (n_272), .Y (n_113));
  AOI21X1 g747(.A0 (n_35), .A1 (n_82), .B0 (n_100), .Y (n_107));
  AOI21X1 g768(.A0 (n_84), .A1 (n_6), .B0 (n_103), .Y (n_106));
  DFFSRX1 OLATCH_Y2L_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net),
       .D (n_93), .Q (YLW2), .QN ());
  DFFSRX1 OLATCH_R1L_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net),
       .D (n_89), .Q (RED1), .QN ());
  DFFSRX1 UC_11_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_87), .Q (UC_11), .QN ());
  NAND3X1 g789(.A (n_85), .B (n_102), .C (n_101), .Y (n_104));
  NAND3X1 g777(.A (n_102), .B (n_80), .C (n_101), .Y (n_103));
  NAND2X1 g755(.A (n_68), .B (n_91), .Y (n_108));
  NAND2X1 g756(.A (n_83), .B (n_59), .Y (n_100));
  NOR2X1 g759(.A (n_96), .B (n_88), .Y (n_99));
  NOR2X1 g762(.A (n_96), .B (n_72), .Y (n_97));
  NOR2X1 g765(.A (n_90), .B (n_61), .Y (n_95));
  NOR2X1 g787(.A (n_53), .B (n_79), .Y (n_93));
  INVX1 g763(.A (n_91), .Y (n_92));
  NAND2X1 g774(.A (n_169), .B (n_37), .Y (n_90));
  OR2X1 g778(.A (n_74), .B (CLR), .Y (n_89));
  DFFSRX1 FML_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_77), .Q (n_82), .QN ());
  AOI21X1 g779(.A0 (n_75), .A1 (UC_8), .B0 (n_76), .Y (n_88));
  AND2X1 g776(.A (n_39), .B (n_169), .Y (n_87));
  NAND3X1 g795(.A (n_84), .B (C3_Q3), .C (n_196), .Y (n_85));
  NAND3X1 g764(.A (n_133), .B (n_67), .C (OLATCH_FEL), .Y (n_91));
  AOI22X1 g767(.A0 (n_70), .A1 (OLATCH_FEL), .B0 (n_82), .B1 (n_6), .Y
       (n_83));
  NAND2X1 g773(.A (n_169), .B (n_133), .Y (n_96));
  NOR2X1 g775(.A (n_48), .B (n_64), .Y (n_81));
  NAND3X1 g797(.A (n_58), .B (C3_Q1), .C (n_308), .Y (n_80));
  NAND2X1 g812(.A (n_58), .B (n_78), .Y (n_79));
  DFFSRX1 TESTL_reg(.RN (n_161), .SN (1'b1), .CK (blif_clk_net), .D
       (n_54), .Q (TESTL), .QN ());
  AND2X1 g780(.A (n_50), .B (n_308), .Y (n_77));
  NOR2X1 g786(.A (n_75), .B (UC_8), .Y (n_76));
  AOI21X1 g788(.A0 (n_30), .A1 (C3_Q3), .B0 (n_47), .Y (n_74));
  XOR2X1 g791(.A (n_51), .B (n_60), .Y (n_72));
  AND2X1 g808(.A (n_352), .B (n_308), .Y (n_84));
  NAND3X1 g783(.A (n_66), .B (n_65), .C (n_288), .Y (n_70));
  NAND3X1 g784(.A (n_35), .B (n_62), .C (C3_Q2), .Y (n_68));
  NAND3X1 g785(.A (n_63), .B (n_66), .C (n_65), .Y (n_67));
  AOI22X1 g790(.A0 (n_63), .A1 (n_62), .B0 (n_6), .B1 (n_52), .Y
       (n_64));
  NAND2X1 g792(.A (n_124), .B (n_60), .Y (n_61));
  INVX1 g804(.A (n_59), .Y (n_102));
  INVX1 g849(.A (n_352), .Y (n_58));
  AND2X1 g781(.A (n_27), .B (n_308), .Y (n_54));
  NAND2X1 g794(.A (n_52), .B (n_45), .Y (n_53));
  NAND3X1 g796(.A (n_173), .B (n_38), .C (n_51), .Y (n_75));
  XOR2X1 g799(.A (FM), .B (n_82), .Y (n_50));
  NOR2X1 g805(.A (n_303), .B (CLR), .Y (n_59));
  NAND2X1 g817(.A (n_303), .B (n_45), .Y (n_47));
  OR2X1 g802(.A (n_45), .B (CLR), .Y (n_101));
  NOR2X1 g809(.A (CLR), .B (n_38), .Y (n_39));
  INVX1 g810(.A (n_225), .Y (n_37));
  INVX1 g814(.A (n_35), .Y (n_48));
  NAND2X1 g818(.A (n_173), .B (n_38), .Y (n_60));
  INVX1 g800(.A (n_65), .Y (n_30));
  NOR2X1 g803(.A (n_66), .B (CLR), .Y (n_62));
  AND2X1 g815(.A (n_351), .B (n_196), .Y (n_35));
  NOR2X1 g806(.A (C3_Q3), .B (n_303), .Y (n_63));
  XOR2X1 g798(.A (TEST), .B (TESTL), .Y (n_27));
  AND2X1 g819(.A (n_303), .B (n_133), .Y (n_52));
  INVX1 g840(.A (CLR), .Y (n_124));
  INVX1 g842(.A (CLR), .Y (n_133));
  NOR2X1 g801(.A (n_351), .B (C3_Q1), .Y (n_65));
  INVX1 g865(.A (n_196), .Y (n_78));
  INVX1 g872(.A (n_241), .Y (n_51));
  INVX1 g830(.A (n_245), .Y (n_38));
  INVX1 g847(.A (n_213), .Y (n_11));
  INVX1 g825(.A (n_288), .Y (n_6));
  INVX1 g821(.A (OLATCH_FEL), .Y (n_45));
  INVX1 g846(.A (blif_reset_net), .Y (n_161));
  INVX1 g871(.A (n_82), .Y (n_66));
  CLKBUFX1 g896(.A (n_363), .Y (n_169));
  CLKBUFX1 g897(.A (n_353), .Y (n_171));
  INVX1 g898(.A (n_244), .Y (n_173));
  NAND3X1 g24(.A (n_276), .B (n_183), .C (n_213), .Y (n_184));
  INVX1 g27(.A (UC_19), .Y (n_183));
  AOI21X1 g19(.A0 (n_192), .A1 (n_193), .B0 (n_194), .Y (n_195));
  NAND2X1 g20(.A (n_190), .B (n_191), .Y (n_192));
  INVX1 g905(.A (n_189), .Y (n_190));
  NAND2X2 g906(.A (n_272), .B (n_366), .Y (n_189));
  INVX1 g907(.A (UC_16), .Y (n_191));
  NAND2X1 g21(.A (n_189), .B (UC_16), .Y (n_193));
  NAND2X1 g908(.A (n_358), .B (n_133), .Y (n_194));
  AOI21X1 g909(.A0 (n_127), .A1 (n_196), .B0 (n_198), .Y (n_199));
  INVX2 g31(.A (C3_Q1), .Y (n_196));
  NAND3X1 g910(.A (n_133), .B (n_197), .C (n_319), .Y (n_198));
  NAND3X1 g911(.A (n_357), .B (n_58), .C (C3_Q1), .Y (n_197));
  NAND2X1 g912(.A (n_357), .B (n_58), .Y (n_200));
  NAND2X1 g14(.A (n_340), .B (UC_19), .Y (n_277));
  INVX1 g18(.A (UC_18), .Y (n_213));
  AND2X1 g926(.A (n_245), .B (n_244), .Y (n_225));
  INVX1 g927(.A (n_237), .Y (n_238));
  NAND3X1 g928(.A (n_360), .B (n_200), .C (n_124), .Y (n_237));
  INVX1 g932(.A (UC_11), .Y (n_240));
  INVX1 g933(.A (UC_9), .Y (n_241));
  INVX1 g934(.A (UC_10), .Y (n_242));
  CLKBUFX1 g935(.A (n_242), .Y (n_244));
  CLKBUFX1 g936(.A (n_240), .Y (n_245));
  NAND2X1 g16_dup(.A (UC_8), .B (n_251), .Y (n_252));
  NAND3X1 g943(.A (n_240), .B (n_242), .C (n_241), .Y (n_251));
  INVX1 g960(.A (n_276), .Y (n_272));
  INVX1 g964(.A (UC_17), .Y (n_276));
  INVX1 g971(.A (C3_Q3), .Y (n_288));
  NAND3X1 g973(.A (C3_Q1), .B (C3_Q2), .C (n_128), .Y (n_290));
  NAND3X1 g28(.A (n_301), .B (n_304), .C (n_306), .Y (n_307));
  AND2X1 g30(.A (n_308), .B (n_319), .Y (n_301));
  NAND2X1 g976(.A (n_302), .B (n_303), .Y (n_304));
  NAND2X1 g33(.A (n_128), .B (n_78), .Y (n_302));
  INVX2 g34(.A (C3_Q2), .Y (n_303));
  NAND3X1 g977(.A (n_128), .B (n_78), .C (C3_Q2), .Y (n_306));
  NAND3X1 g978(.A (n_310), .B (n_311), .C (n_312), .Y (n_313));
  AND2X1 g979(.A (n_308), .B (n_319), .Y (n_310));
  INVX2 g980(.A (CLR), .Y (n_308));
  NAND2X1 g982(.A (n_290), .B (n_288), .Y (n_311));
  OR4X1 g29(.A (n_303), .B (n_288), .C (n_196), .D (n_127), .Y (n_312));
  NAND2X2 g983(.A (n_359), .B (C3_Q3), .Y (n_319));
  NOR2X1 g990(.A (C3_Q0), .B (n_320), .Y (n_321));
  NAND2X1 g991(.A (n_196), .B (n_303), .Y (n_320));
  INVX1 g1005(.A (n_365), .Y (n_340));
  NAND2X2 g1007(.A (n_349), .B (C3_Q0), .Y (n_350));
  INVX1 g15(.A (n_355), .Y (n_349));
  AOI22X1 g1009(.A0 (n_352), .A1 (n_358), .B0 (n_359), .B1 (C3_Q3), .Y
       (n_360));
  CLKBUFX1 g41(.A (n_351), .Y (n_352));
  INVX1 g42(.A (C3_Q0), .Y (n_351));
  INVX4 g1010(.A (n_357), .Y (n_358));
  INVX2 g1011(.A (n_356), .Y (n_357));
  CLKBUFX2 g1012(.A (n_355), .Y (n_356));
  NAND2X2 g36(.A (n_353), .B (n_354), .Y (n_355));
  NAND2X2 g38(.A (n_252), .B (n_364), .Y (n_353));
  AND2X1 g37(.A (n_184), .B (UC_16), .Y (n_354));
  NOR2X1 g32(.A (n_321), .B (n_356), .Y (n_359));
  NOR2X1 g1013(.A (n_362), .B (n_365), .Y (n_366));
  NAND2X1 g17(.A (UC_18), .B (UC_19), .Y (n_362));
  AND2X1 g1014(.A (n_363), .B (n_364), .Y (n_365));
  NAND2X1 g16(.A (UC_8), .B (n_251), .Y (n_363));
  INVX1 g1015(.A (TESTL), .Y (n_364));
endmodule

