<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <title>Text Display</title>
  <style>
    body {
      font-family: Arial, sans-serif;
      margin: 40px;
    }
    textarea {
      width: 100%;
      height: 150px;
    }
    #display {
      margin-top: 20px;
      padding: 10px;
      background-color: #f0f0f0;
      white-space: pre-wrap;
      border: 1px solid #ccc;
    }
  </style>
</head>
<body>

  <h2>Paste and Display Text</h2>
  <textarea id="inputText" placeholder="library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity piso_4bit_jk_mux is
    Port (
        clk     : in  std_logic;
        load    : in  std_logic;
        data_in : in  std_logic_vector(3 downto 0);
        data_out: out std_logic
    );
end piso_4bit_jk_mux;

architecture Behavioral of piso_4bit_jk_mux is

    component jk_flip_flop
        Port (
            clk : in  std_logic;
            j   : in  std_logic;
            k   : in  std_logic;
            q   : out std_logic
        );
    end component;

    signal q: std_logic_vector(3 downto 0);
    signal j_in, k_in: std_logic_vector(3 downto 0);
    signal mux_out: std_logic_vector(3 downto 0);

begin

    -- MUX logic
    mux_gen: for i in 0 to 3 generate
        mux_out(i) <= data_in(i) when load = '1' else
                      (q(i+1) when i < 3 else '0'); -- Shift right
    end generate;

    -- JK input logic
    jk_logic: for i in 0 to 3 generate
        j_in(i) <= '1' when mux_out(i) = '1' and q(i) = '0' else '0';
        k_in(i) <= '1' when mux_out(i) = '0' and q(i) = '1' else '0';
    end generate;

    -- JK flip-flop instantiation
    jk_flops: for i in 0 to 3 generate
        FF: jk_flip_flop
            port map (
                clk => clk,
                j   => j_in(i),
                k   => k_in(i),
                q   => q(i)
            );
    end generate;

    -- Serial output from LSB
    data_out <= q(0);

end Behavioral;





library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tb_piso_4bit_jk_mux is
end tb_piso_4bit_jk_mux;

architecture behavior of tb_piso_4bit_jk_mux is
    component piso_4bit_jk_mux
        Port (
            clk     : in  std_logic;
            load    : in  std_logic;
            data_in : in  std_logic_vector(3 downto 0);
            data_out: out std_logic
        );
    end component;

    signal clk     : std_logic := '0';
    signal load    : std_logic := '0';
    signal data_in : std_logic_vector(3 downto 0) := (others => '0');
    signal data_out: std_logic;

    constant clk_period : time := 10 ns;

begin
    uut: piso_4bit_jk_mux
        port map (
            clk     => clk,
            load    => load,
            data_in => data_in,
            data_out=> data_out
        );

    clk_process: process
    begin
        while true loop
            clk <= '0';
            wait for clk_period / 2;
            clk <= '1';
            wait for clk_period / 2;
        end loop;
    end process;

    stim_proc: process
    begin
        wait for 20 ns;
        data_in <= "1011"; -- Example data
        load <= '1';
        wait for clk_period;
        load <= '0';

        wait for 4 * clk_period;

        wait;
    end process;

end behavior;











library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity sipo_4bit_dff is
    Port (
        clk     : in  std_logic;
        serial_in : in  std_logic;
        parallel_out : out std_logic_vector(3 downto 0)
    );
end sipo_4bit_dff;

architecture Behavioral of sipo_4bit_dff is

    component d_flip_flop
        Port (
            clk : in  std_logic;
            d   : in  std_logic;
            q   : out std_logic
        );
    end component;

    signal d_out : std_logic_vector(3 downto 0);

begin
    -- First flip-flop gets serial input
    FF0: d_flip_flop port map (clk => clk, d => serial_in, q => d_out(0));
    
    -- Remaining flip-flops get previous q as input
    FF1: d_flip_flop port map (clk => clk, d => d_out(0), q => d_out(1));
    FF2: d_flip_flop port map (clk => clk, d => d_out(1), q => d_out(2));
    FF3: d_flip_flop port map (clk => clk, d => d_out(2), q => d_out(3));

    parallel_out <= d_out;

end Behavioral;





library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tb_sipo_4bit_dff is
end tb_sipo_4bit_dff;

architecture behavior of tb_sipo_4bit_dff is

    component sipo_4bit_dff
        Port (
            clk     : in  std_logic;
            serial_in : in  std_logic;
            parallel_out : out std_logic_vector(3 downto 0)
        );
    end component;

    signal clk        : std_logic := '0';
    signal serial_in  : std_logic := '0';
    signal parallel_out : std_logic_vector(3 downto 0);

    constant clk_period : time := 10 ns;

begin
    uut: sipo_4bit_dff
        port map (
            clk         => clk,
            serial_in   => serial_in,
            parallel_out=> parallel_out
        );

    clk_process: process
    begin
        while true loop
            clk <= '0';
            wait for clk_period / 2;
            clk <= '1';
            wait for clk_period / 2;
        end loop;
    end process;

    stim_proc: process
    begin
        wait for 20 ns;
        -- Input: 1 0 1 1 (to be loaded MSB first)
        serial_in <= '1'; wait for clk_period;
        serial_in <= '0'; wait for clk_period;
        serial_in <= '1'; wait for clk_period;
        serial_in <= '1'; wait for clk_period;

        wait;
    end process;

end behavior;
"></textarea><br>
  <button onclick="displayText()">Display Text</button>

  <div id="display"></div>

  <script>
    function displayText() {
      const text = document.getElementById('inputText').value;
      document.getElementById('display').innerText = text;
    }
  </script>

</body>
</html>