lbl_80053CEC:
/* 80053CEC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80053CF0  7C 08 02 A6 */	mflr r0
/* 80053CF4  90 01 00 24 */	stw r0, 0x24(r1)
/* 80053CF8  80 03 00 00 */	lwz r0, 0(r3)
/* 80053CFC  1C A0 00 AB */	mulli r5, r0, 0xab
/* 80053D00  38 80 76 3D */	li r4, 0x763d
/* 80053D04  7C 05 23 D6 */	divw r0, r5, r4
/* 80053D08  7C 00 21 D6 */	mullw r0, r0, r4
/* 80053D0C  7C 00 28 50 */	subf r0, r0, r5
/* 80053D10  90 03 00 00 */	stw r0, 0(r3)
/* 80053D14  80 03 00 04 */	lwz r0, 4(r3)
/* 80053D18  1C A0 00 AC */	mulli r5, r0, 0xac
/* 80053D1C  38 80 76 63 */	li r4, 0x7663
/* 80053D20  7C 05 23 D6 */	divw r0, r5, r4
/* 80053D24  7C 00 21 D6 */	mullw r0, r0, r4
/* 80053D28  7C 00 28 50 */	subf r0, r0, r5
/* 80053D2C  90 03 00 04 */	stw r0, 4(r3)
/* 80053D30  80 03 00 08 */	lwz r0, 8(r3)
/* 80053D34  1C A0 00 AA */	mulli r5, r0, 0xaa
/* 80053D38  38 80 76 73 */	li r4, 0x7673
/* 80053D3C  7C 05 23 D6 */	divw r0, r5, r4
/* 80053D40  7C 00 21 D6 */	mullw r0, r0, r4
/* 80053D44  7C 00 28 50 */	subf r0, r0, r5
/* 80053D48  90 03 00 08 */	stw r0, 8(r3)
/* 80053D4C  80 03 00 08 */	lwz r0, 8(r3)
/* 80053D50  C8 82 86 20 */	lfd f4, lit_4079(r2)
/* 80053D54  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 80053D58  90 01 00 0C */	stw r0, 0xc(r1)
/* 80053D5C  3C 80 43 30 */	lis r4, 0x4330
/* 80053D60  90 81 00 08 */	stw r4, 8(r1)
/* 80053D64  C8 01 00 08 */	lfd f0, 8(r1)
/* 80053D68  EC 20 20 28 */	fsubs f1, f0, f4
/* 80053D6C  C0 02 86 34 */	lfs f0, lit_4791(r2)
/* 80053D70  EC 61 00 24 */	fdivs f3, f1, f0
/* 80053D74  80 03 00 00 */	lwz r0, 0(r3)
/* 80053D78  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 80053D7C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80053D80  90 81 00 10 */	stw r4, 0x10(r1)
/* 80053D84  C8 01 00 10 */	lfd f0, 0x10(r1)
/* 80053D88  EC 20 20 28 */	fsubs f1, f0, f4
/* 80053D8C  C0 02 86 38 */	lfs f0, lit_4792(r2)
/* 80053D90  EC 41 00 24 */	fdivs f2, f1, f0
/* 80053D94  80 03 00 04 */	lwz r0, 4(r3)
/* 80053D98  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 80053D9C  90 01 00 1C */	stw r0, 0x1c(r1)
/* 80053DA0  90 81 00 18 */	stw r4, 0x18(r1)
/* 80053DA4  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 80053DA8  EC 20 20 28 */	fsubs f1, f0, f4
/* 80053DAC  C0 02 86 3C */	lfs f0, lit_4793(r2)
/* 80053DB0  EC 01 00 24 */	fdivs f0, f1, f0
/* 80053DB4  EC 02 00 2A */	fadds f0, f2, f0
/* 80053DB8  EC 23 00 2A */	fadds f1, f3, f0
/* 80053DBC  C8 42 86 40 */	lfd f2, lit_4794(r2)
/* 80053DC0  48 31 89 A1 */	bl fmod
/* 80053DC4  FC 00 08 18 */	frsp f0, f1
/* 80053DC8  FC 00 02 10 */	fabs f0, f0
/* 80053DCC  FC 20 00 18 */	frsp f1, f0
/* 80053DD0  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80053DD4  7C 08 03 A6 */	mtlr r0
/* 80053DD8  38 21 00 20 */	addi r1, r1, 0x20
/* 80053DDC  4E 80 00 20 */	blr 
