// Seed: 3442333737
module module_0 (
    output wor id_0,
    input  wor id_1
);
  always_latch @(id_1, posedge id_1);
  assign id_0 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1
    , id_15,
    output wire id_2,
    input wire id_3,
    input tri id_4,
    input wire id_5,
    output tri id_6,
    input tri0 id_7,
    output wor id_8,
    output wor id_9,
    output supply0 id_10,
    output supply0 id_11,
    input supply1 id_12,
    input supply1 id_13
);
  wire id_16;
  module_0(
      id_6, id_5
  );
endmodule
