// Seed: 3499894798
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wor id_3
);
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1
);
  genvar id_3;
  assign id_0 = 1;
  wire id_4;
  module_0(
      id_1, id_1, id_0, id_1
  );
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
endmodule
module module_0 (
    output tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    input tri id_3,
    output supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input wire id_7,
    input wire id_8,
    input wire id_9,
    input tri id_10,
    output tri1 flow,
    input tri0 id_12,
    output supply1 id_13
    , id_20,
    input wire id_14,
    output wire id_15,
    output wire module_2,
    input wor id_17,
    input uwire id_18
);
  specify
    specparam id_21 = 1;
  endspecify
  xor (id_2, id_18, id_21, id_12, id_17, id_6, id_3, id_7, id_10, id_20, id_14, id_8);
  module_0(
      id_9, id_10, id_13, id_5
  );
endmodule
