# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Combination_lock.srcs/sources_1/new/hex_to_sevseg.vhd" \
"../../../../Combination_lock.srcs/sources_1/new/lock_async.vhd" \
"../../../../Combination_lock.srcs/sources_1/new/locktop_async.vhd" \
"../../../../../../../../../../../Downloads/reg_simple.vhd" \
"../../../../Combination_lock.srcs/sim_1/new/test_locktop_async.vhd" \

# Do not sort compile order
nosort
