<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>My Resume</title>
</head>
<body>
    <h2>Vidhaya Datta Reddy Metta</h2>
    <ul>
        <li>Mail: <a href = "https://mail.google.com/mail/u/0/">vmetta@uw.edu</a></li>
        <li>Linkedin: <a href = "https://linkedin.com/in/vidhaya-datta-reddy-metta-05b23b221">linkedin.com/in/vidhaya-datta-reddy-metta</a></li>
        <li>Github: <a href = "https://github.com/VidhuDatta">github.com/VidhuDatta</a></li>
    </ul>
    <hr>
    <h3>About Me</h3>
    <p>A Passionate Electrical Engineering Master's student with expertise in Digital VLSI Design and AI Accelerators, with a focus on ASIC and FPGA design. A proactive problem-solver and collaborative professional, adept at leveraging cutting-edge technology to solve complex problems and drive impactful solutions.</p>
    <hr>
    <h3>Technical Skills:</h3>
    <ul>
        <li>Programming Languages: Verilog; Python; VHDL; C++; Matlab HTML; CSS; Javascript </li>
        <li>Tools and other skills: Xilinx Vivado; Quartus Prime; LTspice; Carla; Simulink; RTL Design and FPGA; Coding for Several Microcontroller boards like Arduino, STM, NodeMCU, and 8051; Machine Learning algorithms; Deep Learning algorithms; etc</li>
        <li>Soft Skills: Effective Communication, Agile Adaptability, Inventive Problem-Solving, Visionary Leadership</li>
    </ul>
    <hr>
    <h3>Work Experience</h3>
    <ul>
        <li><h4>Centre for Development of Advanced Computing</h4></li>
        <p> 
            (Jan 2024 to June 2024)<br>
            Hyderabad, India<br>
            Project: Designing a Single Precision Floating Point Systolic Array for Deep Learning Accelerators.<br>
            Concept and Tech. Used: Digital System Design, Xilinx Vivado, Verilog Programming Language, Vitis HLS.
        </p>
        <li><h4>OROM Corp</h4></li>
        <p> 
            (Mar 2023 to Oct 2023)<br>
            Vellore, India<br>
            Project: GPS Tracking System<br>
            Concept and Tech. Used: Regression (Machine Learning), Outlier Detection, TTGO ESP32 CALL Boards, MQTT
        </p>
        <li><h4>Defence Research and Development Organisation</h4></li>
        <p> 
            (May 2023 to June 2023)<br>
            Hyderabad, India<br>
            Project: Implementing an 8-Bit Wallace Tree Multiplier using 7-Stage Pipelining<br>
            Concept and Tech. Used: Digital System Design, Quartus Prime, VHDL Programming Language, Altera DE2-115 FPGA Boards
        </p>
    </ul>
    <hr>
    <h3>Research Papers</h3>
    <ul>
        <li>Hybrid Recursive - Wallace Tree Multiplier with AI Centric Enhancements <a href= "https://ieeexplore.ieee.org/document/10421162">(Click Here)</a></li>
        <li>Artificial Neurons – Transistor Based Implementation <a href= "https://ieeexplore.ieee.org/document/10421728">(Click Here)</a></li>
        <li>Iot-Based Smart Dam System using STM32F103C8T6 ARM CORTEX and ESP8266 <a href= "https://ieeexplore.ieee.org/document/10434733">(Click Here)</a></li>
    </ul>
    <hr>
    <h3>Projects</h3>
    <ul>
        <li>Versatile Tensor Accelerator Design <a href= "https://github.com/VidhuDatta/VTA-Versatile-Tensor-Accelerator-Design">(Click Here)</a></li>
        <li>Real-Time Smart Driving<a href= "https://github.com/VidhuDatta/Real-Time-Smart-Driving-Object-and-Sign-Detection-for-Autonomous-Driving-in-Carla">(Click Here)</a></li>
        <li>To check out all my projects<a href= "https://github.com/VidhuDatta">(Click Here)</a> </li>
    </ul>
    <hr>
    <H3>Education</H3>
    <ul>
        <li>University of Washington Seattle (2024 - 2026) </li>
        <li>Vellore Institue of Technology (2020 - 2024) </li>
    </ul>
    <footer>
        <small>
          Copyright © Vidhaya Datta Reddy Metta. All Rights Reserved.
        </small>
      </footer>
    

    
</body>
</html>