$date
	Mon Sep 15 11:26:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module chip_7458_tb $end
$var event 1 ! gen_result $end
$var wire 1 " mismatch $end
$var wire 1 # p2y $end
$var wire 1 $ p1y $end
$var reg 1 % isErr $end
$var reg 1 & p1a $end
$var reg 1 ' p1b $end
$var reg 1 ( p1c $end
$var reg 1 ) p1d $end
$var reg 1 * p1e $end
$var reg 1 + p1f $end
$var reg 1 , p1y_compare $end
$var reg 1 - p2a $end
$var reg 1 . p2b $end
$var reg 1 / p2c $end
$var reg 1 0 p2d $end
$var reg 1 1 p2y_compare $end
$var reg 16 2 time_of_err [15:0] $end
$scope module chip_7458_mod0 $end
$var wire 1 & p1a $end
$var wire 1 ' p1b $end
$var wire 1 ( p1c $end
$var wire 1 ) p1d $end
$var wire 1 * p1e $end
$var wire 1 + p1f $end
$var wire 1 $ p1y $end
$var wire 1 - p2a $end
$var wire 1 . p2b $end
$var wire 1 / p2c $end
$var wire 1 0 p2d $end
$var wire 1 # p2y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 2
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
1!
$end
#150
10
1(
#200
00
1/
1+
0(
1'
#250
0"
1#
11
10
1(
#300
0"
0#
01
00
0/
1.
0+
0(
0'
#350
10
1*
1(
1&
#400
00
1/
1+
0(
1'
#450
0"
1#
1$
11
1,
10
1(
#500
0"
0#
0$
01
0,
00
0/
0.
1-
0+
1)
0(
0'
#550
10
0*
1(
0&
#600
00
1/
1+
0(
1'
#650
0"
1#
11
10
1(
#700
00
0/
1.
0+
0(
0'
#750
10
1*
1(
1&
#800
0"
1$
1,
00
1/
1+
0(
1'
#850
10
1(
#900
0"
0#
0$
01
0,
00
0/
0.
0-
0+
0)
0(
0'
#950
10
0*
1(
0&
#1000
00
1/
1+
0(
1'
#1050
0"
1#
11
10
1(
#1100
0"
0#
01
00
0/
1.
0+
0(
0'
#1150
10
1*
1(
1&
#1200
00
1/
1+
0(
1'
#1250
0"
1#
1$
11
1,
10
1(
#1300
1!
