net: phy: mscc: add constants for used interrupt mask bits

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-294.el8
commit-author Heiner Kallweit <hkallweit1@gmail.com>
commit 48938b1e50270047566025bdc43700e71cc5e6c5
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-294.el8/48938b1e.failed

Add constants for the used interrupts bits. This avoids the magic
number for MII_VSC85XX_INT_MASK_MASK.

	Signed-off-by: Heiner Kallweit <hkallweit1@gmail.com>
	Reviewed-by: Andrew Lunn <andrew@lunn.ch>
	Signed-off-by: David S. Miller <davem@davemloft.net>
(cherry picked from commit 48938b1e50270047566025bdc43700e71cc5e6c5)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/net/phy/mscc.c
diff --cc drivers/net/phy/mscc.c
index 2da557c9e9a0,b2eac7ee0288..000000000000
--- a/drivers/net/phy/mscc.c
+++ b/drivers/net/phy/mscc.c
@@@ -69,10 -80,16 +69,21 @@@ enum rgmii_rx_clock_delay 
  #define MSCC_PHY_EXT_PHY_CNTL_2		  24
  
  #define MII_VSC85XX_INT_MASK		  25
++<<<<<<< HEAD
 +#define MII_VSC85XX_INT_MASK_MASK	  0xa000
 +#define MII_VSC85XX_INT_MASK_WOL	  0x0040
++=======
+ #define MII_VSC85XX_INT_MASK_MDINT	  BIT(15)
+ #define MII_VSC85XX_INT_MASK_LINK_CHG	  BIT(13)
+ #define MII_VSC85XX_INT_MASK_WOL	  BIT(6)
+ #define MII_VSC85XX_INT_MASK_EXT	  BIT(5)
++>>>>>>> 48938b1e5027 (net: phy: mscc: add constants for used interrupt mask bits)
  #define MII_VSC85XX_INT_STATUS		  26
  
+ #define MII_VSC85XX_INT_MASK_MASK	  (MII_VSC85XX_INT_MASK_MDINT    | \
+ 					   MII_VSC85XX_INT_MASK_LINK_CHG | \
+ 					   MII_VSC85XX_INT_MASK_EXT)
+ 
  #define MSCC_PHY_WOL_MAC_CONTROL          27
  #define EDGE_RATE_CNTL_POS                5
  #define EDGE_RATE_CNTL_MASK               0x00E0
* Unmerged path drivers/net/phy/mscc.c
