============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:01:56 pm
  Module:                 carry_increment_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-121 ps) Path Delay Check
     Startpoint: (F) A[13]
       Endpoint: (R) Cout

                   Capture    Launch  
      Path Delay:+    1430         -  
      Drv Adjust:+       0         0  
         Arrival:=    1430            
                                      
   Required Time:=    1430            
       Data Path:-    1551            
           Slack:=    -121            

Exceptions/Constraints:
  max_delay             1430            constraints.sdc_line_1 

#-------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  A[13]                                     -       -       F     (arrival)                       1  3.3  1000     0       0    (-,-) 
  g2210/X                                   -       A->X    F     sky130_fd_sc_hd__clkbuf_1       3 10.5    85   352     352    (-,-) 
  RCAS[3].RCA2/full_adder_loop[1].FA/g46/Y  -       A->Y    R     sky130_fd_sc_hd__clkinv_1       2  6.9    52    74     426    (-,-) 
  RCAS[3].RCA2/full_adder_loop[1].FA/g45/Y  -       A2_N->Y R     sky130_fd_sc_hd__o2bb2ai_1      1  6.0   168   127     553    (-,-) 
  RCAS[3].RCA2/full_adder_loop[1].FA/g220/Y -       A->Y    R     sky130_fd_sc_hd__xnor2_1        2  6.1   186   160     713    (-,-) 
  g7830/Y                                   -       B->Y    F     sky130_fd_sc_hd__nand2_1        1  4.2    57    87     800    (-,-) 
  g7829/Y                                   -       A->Y    R     sky130_fd_sc_hd__clkinv_1       2  9.0    58    71     871    (-,-) 
  g7825/Y                                   -       D->Y    F     sky130_fd_sc_hd__nand4_2        1  6.1    84   110     981    (-,-) 
  g7824/Y                                   -       A->Y    R     sky130_fd_sc_hd__clkinv_2       2 15.3    64    87    1068    (-,-) 
  g7875/Y                                   -       A->Y    F     sky130_fd_sc_hd__nand2_2        1  9.6    51    63    1131    (-,-) 
  g7874/Y                                   -       A->Y    R     sky130_fd_sc_hd__nand2_4        4 21.9    84    86    1217    (-,-) 
  g7878/Y                                   -       B->Y    F     sky130_fd_sc_hd__nand2_2        2 10.5    54    76    1293    (-,-) 
  g7338/Y                                   -       A->Y    R     sky130_fd_sc_hd__nand2_2        1 10.6    74    79    1372    (-,-) 
  g7872/Y                                   -       B->Y    F     sky130_fd_sc_hd__nand2_4        1 17.7    65    69    1442    (-,-) 
  g21/Y                                     -       A->Y    R     sky130_fd_sc_hd__nand2_8        1 51.3   110   109    1551    (-,-) 
  Cout                                      -       -       R     (port)                          -    -     -     0    1551    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

