# Compile of dff.v was successful.
# Compile of roomFSM.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of dff.v was successful.
# Compile of roomFSM.v was successful.
# Compile of swordFSM.v failed with 3 errors.
# 3 compiles, 1 failed with 3 errors.
# Compile of dff.v was successful.
# Compile of roomFSM.v was successful.
# Compile of swordFSM.v failed with 1 errors.
# 3 compiles, 1 failed with 1 error.
# Compile of dff.v was successful.
# Compile of roomFSM.v was successful.
# Compile of swordFSM.v was successful.
# 3 compiles, 0 failed with no errors.
# Compile of dff.v was successful.
# Compile of roomFSM.v was successful.
# Compile of swordFSM.v was successful.
# Compile of game.v failed with 1 errors.
# 4 compiles, 1 failed with 1 error.
# Compile of dff.v was successful.
# Compile of roomFSM.v was successful.
# Compile of swordFSM.v was successful.
# Compile of game.v was successful.
# 4 compiles, 0 failed with no errors.
# Compile of dff.v was successful.
# Compile of roomFSM.v was successful.
# Compile of swordFSM.v was successful.
# Compile of game.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.game
# vsim -gui work.game 
# Start time: 20:44:19 on Nov 18,2023
# Loading work.game
# Loading work.roomFSM
# Loading work.dff
# Loading work.swordFSM
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 's6'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/game.v Line: 22
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'win'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/game.v Line: 22
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 's5'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/game.v Line: 22
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'd'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/game.v Line: 22
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 's4'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/game.v Line: 22
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 's3'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/game.v Line: 22
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sw'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/game.v Line: 22
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 's2'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/game.v Line: 22
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 's1'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/game.v Line: 22
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 's0'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/game.v Line: 22
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM/s0ff File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/roomFSM.v Line: 34
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM/s1ff File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/roomFSM.v Line: 35
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM/s2ff File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/roomFSM.v Line: 36
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM/s3ff File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/roomFSM.v Line: 37
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM/s4ff File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/roomFSM.v Line: 38
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM/s5ff File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/roomFSM.v Line: 39
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM/s6ff File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/roomFSM.v Line: 40
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM/s7ff File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/roomFSM.v Line: 41
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM/s8ff File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/roomFSM.v Line: 42
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /game/room_FSM/s9ff File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/roomFSM.v Line: 43
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /game/sword_FSM/dffsw File: C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/dsd_lab04/prela/swordFSM.v Line: 17
# Error loading design
# End time: 20:44:20 on Nov 18,2023, Elapsed time: 0:00:01
# Errors: 21, Warnings: 14
