// Seed: 1622529192
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input wand id_2,
    input wor id_3,
    input wor id_4
);
  wire id_6;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply0 id_1
);
  supply1  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ;
  wire id_26;
  id_27(
      .id_0(id_11), .id_1(id_9), .id_2(id_0)
  );
  `define pp_28 0
  always @(posedge id_14 or posedge id_3 == id_9);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_29;
  assign id_13 = 1 != `pp_28;
  assign id_12 = 1;
endmodule
