$date
	Thu Sep 18 11:09:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % t $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 ! qbar $end
$var wire 1 $ rst $end
$var wire 1 % t $end
$var reg 1 " q $end
$upscope $end
$scope task drive $end
$var reg 1 & a $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
x%
0$
0#
x"
x!
$end
#5
1!
0"
1#
#10
0#
#15
1#
#20
0#
#24
0&
1$
#25
0!
1"
0%
1#
#26
1&
#30
0#
#35
1!
0"
1%
1#
#40
0#
#45
0!
1"
1#
#50
0#
#55
1!
0"
1#
#56
0&
#60
0#
#65
0!
1"
0%
1#
#70
0#
#75
1!
0"
1#
#80
0#
#85
0!
1"
1#
#90
0#
#95
1!
0"
1#
#100
0#
#105
0!
1"
1#
#110
0#
#115
1!
0"
1#
#116
