{
    "code": "module TopModule (\n    input logic clk,\n    input logic areset,\n    input logic load,\n    input logic ena,\n    input logic [3:0] data,\n    output logic [3:0] q\n);\n    \n    always @(posedge clk) begin\n        if (areset) begin\n            q <= 4'b0000; // Asynchronous reset to zero\n        end else if (load) begin\n            q <= data; // Load data into shift register\n        end else if (ena) begin\n            q <= {1'b0, q[3:1]}; // Shift right\n        end\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 6,
        "passfail": "R"
    }
}