#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 30 15:12:24 2019
# Process ID: 4148
# Current directory: C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1
# Command line: vivado.exe -log nexys_hdmi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nexys_hdmi.tcl
# Log file: C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/nexys_hdmi.vds
# Journal file: C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source nexys_hdmi.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top nexys_hdmi -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 423.258 ; gain = 104.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nexys_hdmi' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/new/nexys_hdmi.vhd:52]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'blk_mem' of component 'blk_mem_gen_0' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/new/nexys_hdmi.vhd:217]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/realtime/clk_wiz_0_stub.v:5' bound to instance 'pll0' of component 'clk_wiz_0' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/new/nexys_hdmi.vhd:228]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'rgb2dvi_0' declared at 'C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/realtime/rgb2dvi_0_stub.v:6' bound to instance 'rgb2dvi' of component 'rgb2dvi_0' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/new/nexys_hdmi.vhd:233]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (3#1) [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-3491] module 'vga_800' declared at 'C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/imports/brems/project_6/vga_hdmi.vhd:5' bound to instance 'vga0' of component 'vga_800' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/new/nexys_hdmi.vhd:246]
INFO: [Synth 8-638] synthesizing module 'vga_800' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/imports/brems/project_6/vga_hdmi.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'vga_800' (4#1) [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/imports/brems/project_6/vga_hdmi.vhd:20]
	Parameter clk_freq bound to: 40000000 - type: integer 
	Parameter baudrate bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'p13_UART' declared at 'C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/imports/brems/project_10/uart.vhd:5' bound to instance 'u0' of component 'p13_UART' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/new/nexys_hdmi.vhd:259]
INFO: [Synth 8-638] synthesizing module 'p13_UART' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/imports/brems/project_10/uart.vhd:21]
	Parameter clk_freq bound to: 40000000 - type: integer 
	Parameter baudrate bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'p13_UART' (5#1) [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/imports/brems/project_10/uart.vhd:21]
INFO: [Synth 8-3491] module 'xadc_wiz_0' declared at 'C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/realtime/xadc_wiz_0_stub.v:5' bound to instance 'xadc' of component 'xadc_wiz_0' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/new/nexys_hdmi.vhd:273]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (6#1) [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'nexys_hdmi' (7#1) [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/new/nexys_hdmi.vhd:52]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[7]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[6]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[5]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[4]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[3]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[2]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[1]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 477.668 ; gain = 158.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.668 ; gain = 158.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.668 ; gain = 158.617
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'pll0'
Finished Parsing XDC File [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'pll0'
Parsing XDC File [c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi'
Finished Parsing XDC File [c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi'
Parsing XDC File [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem'
Finished Parsing XDC File [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem'
Parsing XDC File [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/xadc_wiz_0_1/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc'
Finished Parsing XDC File [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/xadc_wiz_0_1/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc'
Parsing XDC File [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/constrs_1/imports/project_3/NexysVideo_Master.xdc]
Finished Parsing XDC File [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/constrs_1/imports/project_3/NexysVideo_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/constrs_1/imports/project_3/NexysVideo_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 883.457 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 883.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 883.457 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 883.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 883.457 ; gain = 564.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 883.457 ; gain = 564.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/.Xil/Vivado-4148-PC1011501457/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  c:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for pll0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2dvi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blk_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xadc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 883.457 ; gain = 564.406
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'zustand_rcv_reg' in module 'p13_UART'
INFO: [Synth 8-5544] ROM "start_rcv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'mem_wea_reg[0:0]' into 'mem_ena_reg' [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/new/nexys_hdmi.vhd:220]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.srcs/sources_1/new/nexys_hdmi.vhd:632]
INFO: [Synth 8-5544] ROM "si_uart_byte" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "si_rotate_screen_uart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_vid_Data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_mem_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_sign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "si_calc_uart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value_ad" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value_ad" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value_ad" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_start_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_enb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_enb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_ena" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_ena" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_dina" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_ad_value_vector" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_ad_value_sign" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_ad_calc_picture" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_ad_value_picture" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_ad_value_multi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value_pixel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'si_calc_uart_reg' in module 'nexys_hdmi'
INFO: [Synth 8-802] inferred FSM for state register 'si_state_frame_reg' in module 'nexys_hdmi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'zustand_rcv_reg' using encoding 'one-hot' in module 'p13_UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               01 |                              000
*
                 iSTATE0 |                               10 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'si_calc_uart_reg' using encoding 'one-hot' in module 'nexys_hdmi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
*
                 iSTATE3 |                            00010 |                              010
                 iSTATE1 |                            00100 |                              011
                 iSTATE0 |                            01000 |                              100
                 iSTATE2 |                            10000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'si_state_frame_reg' using encoding 'one-hot' in module 'nexys_hdmi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 883.457 ; gain = 564.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	              800 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input    800 Bit        Muxes := 1     
	   2 Input    800 Bit        Muxes := 3     
	  14 Input     24 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	  14 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 57    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nexys_hdmi 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	              800 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 12    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input    800 Bit        Muxes := 1     
	   2 Input    800 Bit        Muxes := 3     
	  14 Input     24 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	  14 Input     12 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 48    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
Module vga_800 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module p13_UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "si_ad_value_multi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_ad_value_picture" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_ad_calc_picture" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[7]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[6]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[5]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[4]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[3]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[2]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[1]
WARNING: [Synth 8-3331] design nexys_hdmi has unconnected port SW[0]
INFO: [Synth 8-3886] merging instance 'si_ad_value_multi_reg[0]' (FDE) to 'si_ad_value_multi_reg[1]'
INFO: [Synth 8-3886] merging instance 'si_ad_value_multi_reg[1]' (FDE) to 'si_ad_value_multi_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\si_ad_value_multi_reg[2] )
INFO: [Synth 8-3886] merging instance 'uart_mem_offset_reg[0]' (FDE) to 'uart_mem_offset_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart_mem_offset_reg[1]' (FDE) to 'uart_mem_offset_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_mem_offset_reg[2]' (FDE) to 'uart_mem_offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'uart_mem_offset_reg[3]' (FDE) to 'uart_mem_offset_reg[9]'
INFO: [Synth 8-3886] merging instance 'uart_mem_offset_reg[5]' (FDE) to 'uart_mem_offset_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_mem_offset_reg[11] )
INFO: [Synth 8-3886] merging instance 'mem_offset_reg[0]' (FDE) to 'mem_offset_reg[1]'
INFO: [Synth 8-3886] merging instance 'mem_offset_reg[1]' (FDE) to 'mem_offset_reg[2]'
INFO: [Synth 8-3886] merging instance 'mem_offset_reg[2]' (FDE) to 'mem_offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'mem_offset_reg[3]' (FDE) to 'mem_offset_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_offset_reg[5]' (FDE) to 'mem_offset_reg[7]'
INFO: [Synth 8-3886] merging instance 'value_ad_reg[15]' (FDRE) to 'value_ad_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[0]' (FDE) to 'uart_vid_Data_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[1]' (FDE) to 'uart_vid_Data_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[2]' (FDE) to 'uart_vid_Data_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[3]' (FDE) to 'uart_vid_Data_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[4]' (FDE) to 'uart_vid_Data_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[5]' (FDE) to 'uart_vid_Data_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[6]' (FDE) to 'uart_vid_Data_reg[7]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[8]' (FDE) to 'uart_vid_Data_reg[9]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[9]' (FDE) to 'uart_vid_Data_reg[10]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[10]' (FDE) to 'uart_vid_Data_reg[11]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[11]' (FDE) to 'uart_vid_Data_reg[12]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[12]' (FDE) to 'uart_vid_Data_reg[13]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[13]' (FDE) to 'uart_vid_Data_reg[14]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[14]' (FDE) to 'uart_vid_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[16]' (FDE) to 'uart_vid_Data_reg[17]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[17]' (FDE) to 'uart_vid_Data_reg[18]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[18]' (FDE) to 'uart_vid_Data_reg[19]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[19]' (FDE) to 'uart_vid_Data_reg[20]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[20]' (FDE) to 'uart_vid_Data_reg[21]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[21]' (FDE) to 'uart_vid_Data_reg[22]'
INFO: [Synth 8-3886] merging instance 'uart_vid_Data_reg[22]' (FDE) to 'uart_vid_Data_reg[23]'
INFO: [Synth 8-3886] merging instance 'value_ad_reg[6]' (FDRE) to 'value_ad_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\value_ad_reg[7] )
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[0]' (FDRE) to 'vid_Data_reg[7]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[1]' (FDRE) to 'vid_Data_reg[7]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[2]' (FDRE) to 'vid_Data_reg[7]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[3]' (FDRE) to 'vid_Data_reg[7]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[4]' (FDRE) to 'vid_Data_reg[7]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[5]' (FDRE) to 'vid_Data_reg[7]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[6]' (FDRE) to 'vid_Data_reg[7]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[8]' (FDRE) to 'vid_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[9]' (FDRE) to 'vid_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[10]' (FDRE) to 'vid_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[11]' (FDRE) to 'vid_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[12]' (FDRE) to 'vid_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[13]' (FDRE) to 'vid_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[14]' (FDRE) to 'vid_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[16]' (FDRE) to 'vid_Data_reg[23]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[17]' (FDRE) to 'vid_Data_reg[23]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[18]' (FDRE) to 'vid_Data_reg[23]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[19]' (FDRE) to 'vid_Data_reg[23]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[20]' (FDRE) to 'vid_Data_reg[23]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[21]' (FDRE) to 'vid_Data_reg[23]'
INFO: [Synth 8-3886] merging instance 'vid_Data_reg[22]' (FDRE) to 'vid_Data_reg[23]'
INFO: [Synth 8-3886] merging instance 'LED_reg[6]' (FDE) to 'LED_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_offset_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 976.344 ; gain = 657.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll0/clk_out1' to pin 'pll0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 976.344 ; gain = 657.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1035.223 ; gain = 716.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1086.539 ; gain = 767.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1086.539 ; gain = 767.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1086.539 ; gain = 767.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1086.539 ; gain = 767.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1086.539 ; gain = 767.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 1086.539 ; gain = 767.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 1086.539 ; gain = 767.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |clk_wiz_0     |         1|
|3     |rgb2dvi_0     |         1|
|4     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |rgb2dvi_0     |     1|
|4     |xadc_wiz_0    |     1|
|5     |CARRY4        |    25|
|6     |LUT1          |    45|
|7     |LUT2          |    90|
|8     |LUT3          |  1376|
|9     |LUT4          |   916|
|10    |LUT5          |  4293|
|11    |LUT6          | 11389|
|12    |MUXF7         |   106|
|13    |MUXF8         |    53|
|14    |FDRE          |  2891|
|15    |FDSE          |    28|
|16    |IBUF          |     5|
|17    |OBUF          |     9|
+------+--------------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         | 22061|
|2     |  u0     |p13_UART |   172|
|3     |  vga0   |vga_800  |   527|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 1086.539 ; gain = 767.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1086.539 ; gain = 361.699
Synthesis Optimization Complete : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1086.539 ; gain = 767.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'nexys_hdmi' is not ideal for floorplanning, since the cellview 'nexys_hdmi' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1086.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1086.539 ; gain = 778.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1086.539 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/LocalAdmin/Documents/brems/flyRGB2v2/flyRGB2v2.runs/synth_1/nexys_hdmi.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nexys_hdmi_utilization_synth.rpt -pb nexys_hdmi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 15:14:12 2019...
