\hypertarget{struct_m_c_m___mem_map}{}\section{M\+C\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_c_m___mem_map}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_m_c_m___mem_map_a236367d6d2f66f8132667a66f231634e}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_m_c_m___mem_map_ad68f64d82524bb0b181a837967b8e248}{P\+L\+A\+SC}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_m_c_m___mem_map_a7d749b910777a6b67ea94f2379c628ee}{P\+L\+A\+MC}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_m_c_m___mem_map_a7bc89132595b7fb75318b4ba285957cd}{CR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_m_c_m___mem_map_a7e427ba6d40677a375476077fd051b04}{S\+R\+A\+M\+AP}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_m_c_m___mem_map_a94394dd07a739357ea5163369af0fbb6}{I\+SR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_m_c_m___mem_map_a2d99ca168bd0840c724da29daca2c355}{E\+T\+B\+CC}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_m_c_m___mem_map_ae4d8c3979038482e324840c3bfa856d7}{E\+T\+B\+RL}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_m_c_m___mem_map_adfc2ce9910687ae02d33cb7a1584a919}{E\+T\+B\+C\+NT}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+CM -\/ Peripheral register structure 

Definition at line 7527 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!CR@{CR}}
\index{CR@{CR}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} M\+C\+M\+\_\+\+Mem\+Map\+::\+CR}\hypertarget{struct_m_c_m___mem_map_a7bc89132595b7fb75318b4ba285957cd}{}\label{struct_m_c_m___mem_map_a7bc89132595b7fb75318b4ba285957cd}
Control register, offset\+: 0xC 

Definition at line 7531 of file M\+K20\+D7.\+h.

\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!E\+T\+B\+CC@{E\+T\+B\+CC}}
\index{E\+T\+B\+CC@{E\+T\+B\+CC}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{E\+T\+B\+CC}{ETBCC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} M\+C\+M\+\_\+\+Mem\+Map\+::\+E\+T\+B\+CC}\hypertarget{struct_m_c_m___mem_map_a2d99ca168bd0840c724da29daca2c355}{}\label{struct_m_c_m___mem_map_a2d99ca168bd0840c724da29daca2c355}
E\+TB counter control register, offset\+: 0x14 

Definition at line 8274 of file M\+K20\+D\+Z10.\+h.

\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!E\+T\+B\+C\+NT@{E\+T\+B\+C\+NT}}
\index{E\+T\+B\+C\+NT@{E\+T\+B\+C\+NT}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{E\+T\+B\+C\+NT}{ETBCNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} M\+C\+M\+\_\+\+Mem\+Map\+::\+E\+T\+B\+C\+NT}\hypertarget{struct_m_c_m___mem_map_adfc2ce9910687ae02d33cb7a1584a919}{}\label{struct_m_c_m___mem_map_adfc2ce9910687ae02d33cb7a1584a919}
E\+TB counter value register, offset\+: 0x1C 

Definition at line 8276 of file M\+K20\+D\+Z10.\+h.

\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!E\+T\+B\+RL@{E\+T\+B\+RL}}
\index{E\+T\+B\+RL@{E\+T\+B\+RL}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{E\+T\+B\+RL}{ETBRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} M\+C\+M\+\_\+\+Mem\+Map\+::\+E\+T\+B\+RL}\hypertarget{struct_m_c_m___mem_map_ae4d8c3979038482e324840c3bfa856d7}{}\label{struct_m_c_m___mem_map_ae4d8c3979038482e324840c3bfa856d7}
E\+TB reload register, offset\+: 0x18 

Definition at line 8275 of file M\+K20\+D\+Z10.\+h.

\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{I\+SR}{ISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} M\+C\+M\+\_\+\+Mem\+Map\+::\+I\+SR}\hypertarget{struct_m_c_m___mem_map_a94394dd07a739357ea5163369af0fbb6}{}\label{struct_m_c_m___mem_map_a94394dd07a739357ea5163369af0fbb6}
Interrupt status register, offset\+: 0x10 

Definition at line 8273 of file M\+K20\+D\+Z10.\+h.

\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!P\+L\+A\+MC@{P\+L\+A\+MC}}
\index{P\+L\+A\+MC@{P\+L\+A\+MC}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+L\+A\+MC}{PLAMC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} M\+C\+M\+\_\+\+Mem\+Map\+::\+P\+L\+A\+MC}\hypertarget{struct_m_c_m___mem_map_a7d749b910777a6b67ea94f2379c628ee}{}\label{struct_m_c_m___mem_map_a7d749b910777a6b67ea94f2379c628ee}
Crossbar switch (A\+X\+BS) master configuration, offset\+: 0xA 

Definition at line 7530 of file M\+K20\+D7.\+h.

\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!P\+L\+A\+SC@{P\+L\+A\+SC}}
\index{P\+L\+A\+SC@{P\+L\+A\+SC}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+L\+A\+SC}{PLASC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} M\+C\+M\+\_\+\+Mem\+Map\+::\+P\+L\+A\+SC}\hypertarget{struct_m_c_m___mem_map_ad68f64d82524bb0b181a837967b8e248}{}\label{struct_m_c_m___mem_map_ad68f64d82524bb0b181a837967b8e248}
Crossbar switch (A\+X\+BS) slave configuration, offset\+: 0x8 

Definition at line 7529 of file M\+K20\+D7.\+h.

\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED_0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} M\+C\+M\+\_\+\+Mem\+Map\+::\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}\hypertarget{struct_m_c_m___mem_map_a236367d6d2f66f8132667a66f231634e}{}\label{struct_m_c_m___mem_map_a236367d6d2f66f8132667a66f231634e}


Definition at line 7528 of file M\+K20\+D7.\+h.

\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!S\+R\+A\+M\+AP@{S\+R\+A\+M\+AP}}
\index{S\+R\+A\+M\+AP@{S\+R\+A\+M\+AP}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+AP}{SRAMAP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} M\+C\+M\+\_\+\+Mem\+Map\+::\+S\+R\+A\+M\+AP}\hypertarget{struct_m_c_m___mem_map_a7e427ba6d40677a375476077fd051b04}{}\label{struct_m_c_m___mem_map_a7e427ba6d40677a375476077fd051b04}
S\+R\+AM arbitration and protection, offset\+: 0xC 

Definition at line 8272 of file M\+K20\+D\+Z10.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
