

================================================================
== Vitis HLS Report for 'decoder_Pipeline_decoder_label5'
================================================================
* Date:           Sat Nov  9 22:01:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        POSIT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.312 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- decoder_label5  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   112|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    45|    -|
|Register         |        -|   -|     96|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     96|   157|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     1|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |j_9_fu_134_p2      |         +|   0|  0|  39|          32|           2|
    |l_4_fu_128_p2      |         +|   0|  0|  39|          32|           2|
    |or_ln153_fu_90_p2  |        or|   0|  0|  32|          32|          32|
    |ap_enable_pp0      |       xor|   0|  0|   2|           1|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0| 112|          97|          38|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_3_fu_42                |   9|          2|   32|         64|
    |l_fu_38                  |   9|          2|   32|         64|
    |p_Val2_s_fu_46           |   9|          2|   29|         58|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   95|        190|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_3_fu_42                |  32|   0|   32|          0|
    |l_fu_38                  |  32|   0|   32|          0|
    |p_Val2_s_fu_46           |  29|   0|   29|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  96|   0|   96|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label5|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label5|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label5|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label5|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label5|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label5|  return value|
|j_2                           |   in|   32|     ap_none|                              j_2|        scalar|
|mant2_new_V_1_reload          |   in|   29|     ap_none|             mant2_new_V_1_reload|        scalar|
|mant2_new_new_V_1_out         |  out|   29|      ap_vld|            mant2_new_new_V_1_out|       pointer|
|mant2_new_new_V_1_out_ap_vld  |  out|    1|      ap_vld|            mant2_new_new_V_1_out|       pointer|
+------------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%l = alloca i32 1"   --->   Operation 4 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1"   --->   Operation 5 'alloca' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mant2_new_V_1_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %mant2_new_V_1_reload"   --->   Operation 7 'read' 'mant2_new_V_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %j_2"   --->   Operation 8 'read' 'j_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln0 = store i29 0, i29 %p_Val2_s"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %j_2_read, i32 %j_3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 28, i32 %l"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond110"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.31>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%l_3 = load i32 %l"   --->   Operation 13 'load' 'l_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j = load i32 %j_3"   --->   Operation 14 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.99ns)   --->   "%or_ln153 = or i32 %l_3, i32 %j" [decoder.cpp:153]   --->   Operation 16 'or' 'or_ln153' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln153, i32 31" [decoder.cpp:153]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %tmp, void %for.inc121, void %for.inc135.preheader.exitStub" [decoder.cpp:153]   --->   Operation 18 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_load_5 = load i29 %p_Val2_s"   --->   Operation 19 'load' 'p_Val2_load_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln779 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 20 'specloopname' 'specloopname_ln779' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln779 = trunc i32 %l_3"   --->   Operation 21 'trunc' 'trunc_ln779' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i29, i29 %mant2_new_V_1_reload_read, i29 %trunc_ln779"   --->   Operation 22 'bitselect' 'p_Result_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_30 = bitset i29 @_ssdm_op_BitSet.i29.i29.i32.i1, i29 %p_Val2_load_5, i32 %j, i1 %p_Result_s"   --->   Operation 23 'bitset' 'p_Result_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.70ns)   --->   "%l_4 = add i32 %l_3, i32 4294967295" [decoder.cpp:155]   --->   Operation 24 'add' 'l_4' <Predicate = (!tmp)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.70ns)   --->   "%j_9 = add i32 %j, i32 4294967295" [decoder.cpp:153]   --->   Operation 25 'add' 'j_9' <Predicate = (!tmp)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln153 = store i29 %p_Result_30, i29 %p_Val2_s" [decoder.cpp:153]   --->   Operation 26 'store' 'store_ln153' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln153 = store i32 %j_9, i32 %j_3" [decoder.cpp:153]   --->   Operation 27 'store' 'store_ln153' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln153 = store i32 %l_4, i32 %l" [decoder.cpp:153]   --->   Operation 28 'store' 'store_ln153' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln153 = br void %for.cond110" [decoder.cpp:153]   --->   Operation 29 'br' 'br_ln153' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_Val2_load = load i29 %p_Val2_s"   --->   Operation 30 'load' 'p_Val2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %mant2_new_new_V_1_out, i29 %p_Val2_load"   --->   Operation 31 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ j_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mant2_new_V_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mant2_new_new_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l                         (alloca      ) [ 011]
j_3                       (alloca      ) [ 011]
p_Val2_s                  (alloca      ) [ 011]
mant2_new_V_1_reload_read (read        ) [ 011]
j_2_read                  (read        ) [ 000]
store_ln0                 (store       ) [ 000]
store_ln0                 (store       ) [ 000]
store_ln0                 (store       ) [ 000]
br_ln0                    (br          ) [ 000]
l_3                       (load        ) [ 000]
j                         (load        ) [ 000]
specpipeline_ln0          (specpipeline) [ 000]
or_ln153                  (or          ) [ 000]
tmp                       (bitselect   ) [ 011]
br_ln153                  (br          ) [ 000]
p_Val2_load_5             (load        ) [ 000]
specloopname_ln779        (specloopname) [ 000]
trunc_ln779               (trunc       ) [ 000]
p_Result_s                (bitselect   ) [ 000]
p_Result_30               (bitset      ) [ 000]
l_4                       (add         ) [ 000]
j_9                       (add         ) [ 000]
store_ln153               (store       ) [ 000]
store_ln153               (store       ) [ 000]
store_ln153               (store       ) [ 000]
br_ln153                  (br          ) [ 000]
p_Val2_load               (load        ) [ 000]
write_ln0                 (write       ) [ 000]
ret_ln0                   (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="j_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mant2_new_V_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mant2_new_V_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mant2_new_new_V_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mant2_new_new_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i29"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i29.i29.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i29P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="l_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="j_3_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_Val2_s_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="mant2_new_V_1_reload_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="29" slack="0"/>
<pin id="52" dir="0" index="1" bw="29" slack="0"/>
<pin id="53" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mant2_new_V_1_reload_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="j_2_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_2_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="29" slack="0"/>
<pin id="65" dir="0" index="2" bw="29" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln0_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="29" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="l_3_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_3/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="j_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="or_ln153_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln153/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_Val2_load_5_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="29" slack="1"/>
<pin id="106" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_5/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="trunc_ln779_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_Result_s_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="29" slack="1"/>
<pin id="114" dir="0" index="2" bw="29" slack="0"/>
<pin id="115" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_Result_30_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="29" slack="0"/>
<pin id="120" dir="0" index="1" bw="29" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="0" index="3" bw="1" slack="0"/>
<pin id="123" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_30/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="l_4_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_4/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_9_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_9/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln153_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="29" slack="0"/>
<pin id="142" dir="0" index="1" bw="29" slack="1"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln153_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln153_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_Val2_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="29" slack="1"/>
<pin id="157" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="l_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="166" class="1005" name="j_3_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="p_Val2_s_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="29" slack="0"/>
<pin id="175" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="181" class="1005" name="mant2_new_V_1_reload_read_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="29" slack="1"/>
<pin id="183" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mant2_new_V_1_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="56" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="87" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="90" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="110"><net_src comp="84" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="104" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="87" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="111" pin="3"/><net_sink comp="118" pin=3"/></net>

<net id="132"><net_src comp="84" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="87" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="118" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="134" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="128" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="155" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="162"><net_src comp="38" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="169"><net_src comp="42" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="176"><net_src comp="46" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="184"><net_src comp="50" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="111" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mant2_new_new_V_1_out | {2 }
 - Input state : 
	Port: decoder_Pipeline_decoder_label5 : j_2 | {1 }
	Port: decoder_Pipeline_decoder_label5 : mant2_new_V_1_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		or_ln153 : 1
		tmp : 1
		br_ln153 : 2
		trunc_ln779 : 1
		p_Result_s : 2
		p_Result_30 : 3
		l_4 : 1
		j_9 : 1
		store_ln153 : 4
		store_ln153 : 2
		store_ln153 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |              l_4_fu_128              |    0    |    39   |
|          |              j_9_fu_134              |    0    |    39   |
|----------|--------------------------------------|---------|---------|
|    or    |            or_ln153_fu_90            |    0    |    32   |
|----------|--------------------------------------|---------|---------|
|   read   | mant2_new_V_1_reload_read_read_fu_50 |    0    |    0    |
|          |          j_2_read_read_fu_56         |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |         write_ln0_write_fu_62        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
| bitselect|               tmp_fu_96              |    0    |    0    |
|          |           p_Result_s_fu_111          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   trunc  |          trunc_ln779_fu_107          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|  bitset  |          p_Result_30_fu_118          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |   110   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|           j_3_reg_166           |   32   |
|            l_reg_159            |   32   |
|mant2_new_V_1_reload_read_reg_181|   29   |
|         p_Val2_s_reg_173        |   29   |
+---------------------------------+--------+
|              Total              |   122  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   110  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   122  |    -   |
+-----------+--------+--------+
|   Total   |   122  |   110  |
+-----------+--------+--------+
