WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500042 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000042 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250043 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250043 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 8160714 heartbeat IPC: 3.164 cumulative IPC: 2.617 (Simulation time: 00 hr 00 min 58 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_12.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 11803749 heartbeat IPC: 2.745 cumulative IPC: 2.701 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 15498181 heartbeat IPC: 2.707 cumulative IPC: 2.703 (Simulation time: 00 hr 01 min 48 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 19209750 heartbeat IPC: 2.694 cumulative IPC: 2.701 (Simulation time: 00 hr 02 min 13 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_12.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 22785580 heartbeat IPC: 2.797 cumulative IPC: 2.721 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 26418015 heartbeat IPC: 2.753 cumulative IPC: 2.727 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 30081802 heartbeat IPC: 2.729 cumulative IPC: 2.727 (Simulation time: 00 hr 03 min 28 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_12.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 33622791 heartbeat IPC: 2.824 cumulative IPC: 2.74 (Simulation time: 00 hr 03 min 52 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 37223951 heartbeat IPC: 2.777 cumulative IPC: 2.744 (Simulation time: 00 hr 04 min 17 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 40868067 heartbeat IPC: 2.744 cumulative IPC: 2.744 (Simulation time: 00 hr 04 min 42 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_12.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 36357980 cumulative IPC: 2.75 (Simulation time: 00 hr 04 min 54 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 36357980 cumulative IPC: 2.75 (Simulation time: 00 hr 04 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_fp/compute_fp_12.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.75 instructions: 100000004 cycles: 36357980
CPU 0 Branch Prediction Accuracy: 88.57% MPKI: 2.554 Average ROB Occupancy at Mispredict: 182.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 2.55
BRANCH_CONDITIONAL: 0.00184
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 9e-05
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   18130361 HIT:   17710800 MISS:     419561
L1D LOAD         ACCESS:   11157926 HIT:   10739748 MISS:     418178
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    6972262 HIT:    6971035 MISS:       1227
L1D TRANSLATION  ACCESS:        173 HIT:         17 MISS:        156
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 66.22 cycles
L1I TOTAL        ACCESS:       5639 HIT:       5543 MISS:         96
L1I LOAD         ACCESS:       5639 HIT:       5543 MISS:         96
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 55.79 cycles
L2C TOTAL        ACCESS:     304618 HIT:      88400 MISS:     216218
L2C LOAD         ACCESS:     240867 HIT:      27613 MISS:     213254
L2C RFO          ACCESS:        383 HIT:        228 MISS:        155
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      63254 HIT:      60452 MISS:       2802
L2C TRANSLATION  ACCESS:        114 HIT:        107 MISS:          7
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 130.9 cycles
LLC TOTAL        ACCESS:     276133 HIT:     123797 MISS:     152336
LLC LOAD         ACCESS:     213254 HIT:      69383 MISS:     143871
LLC RFO          ACCESS:        155 HIT:        154 MISS:          1
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      62717 HIT:      54253 MISS:       8464
LLC TRANSLATION  ACCESS:          7 HIT:          7 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 156.9 cycles
cpu0_DTLB TOTAL        ACCESS:   14581437 HIT:   13937278 MISS:     644159
cpu0_DTLB LOAD         ACCESS:   14581437 HIT:   13937278 MISS:     644159
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.194 cycles
cpu0_ITLB TOTAL        ACCESS:       4918 HIT:       4488 MISS:        430
cpu0_ITLB LOAD         ACCESS:       4918 HIT:       4488 MISS:        430
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.042 cycles
cpu0_STLB TOTAL        ACCESS:     589473 HIT:     589300 MISS:        173
cpu0_STLB LOAD         ACCESS:     589473 HIT:     589300 MISS:        173
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 216.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     115736
  ROW_BUFFER_MISS:      28136
 AVG DBUS CONGESTED CYCLE: 3.815
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1709
  FULL:       6746
