Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 77a29430164243a88ad9db526dd6d35a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tic_tac_toe_behav xil_defaultlib.tb_tic_tac_toe xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ALRah/Desktop/PROJECT 524/Tic_tac_toe/Tic_tac_toe.srcs/sources_1/imports/Desktop/tic_tac_toe.v" Line 1. Module tic_tac_toe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ALRah/Desktop/PROJECT 524/Tic_tac_toe/Tic_tac_toe.srcs/sources_1/imports/Desktop/tic_tac_toe.v" Line 1. Module tic_tac_toe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tic_tac_toe
Compiling module xil_defaultlib.tb_tic_tac_toe
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tic_tac_toe_behav
