
ex3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004714  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  080047d4  080047d4  000057d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800489c  0800489c  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800489c  0800489c  0000589c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048a4  080048a4  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048a4  080048a4  000058a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080048a8  080048a8  000058a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080048ac  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  2000005c  08004908  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  08004908  00006334  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ce0c  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f1a  00000000  00000000  00012e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c08  00000000  00000000  00014db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000960  00000000  00000000  000159b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000118d4  00000000  00000000  00016318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dd36  00000000  00000000  00027bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00070867  00000000  00000000  00035922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a6189  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fdc  00000000  00000000  000a61cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000a91a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080047bc 	.word	0x080047bc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	080047bc 	.word	0x080047bc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	@ (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	@ (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			@ (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f806 	bl	8000284 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			@ (mov r8, r8)

08000284 <__udivmoddi4>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	4657      	mov	r7, sl
 8000288:	464e      	mov	r6, r9
 800028a:	4645      	mov	r5, r8
 800028c:	46de      	mov	lr, fp
 800028e:	b5e0      	push	{r5, r6, r7, lr}
 8000290:	0004      	movs	r4, r0
 8000292:	000d      	movs	r5, r1
 8000294:	4692      	mov	sl, r2
 8000296:	4699      	mov	r9, r3
 8000298:	b083      	sub	sp, #12
 800029a:	428b      	cmp	r3, r1
 800029c:	d830      	bhi.n	8000300 <__udivmoddi4+0x7c>
 800029e:	d02d      	beq.n	80002fc <__udivmoddi4+0x78>
 80002a0:	4649      	mov	r1, r9
 80002a2:	4650      	mov	r0, sl
 80002a4:	f000 f8ba 	bl	800041c <__clzdi2>
 80002a8:	0029      	movs	r1, r5
 80002aa:	0006      	movs	r6, r0
 80002ac:	0020      	movs	r0, r4
 80002ae:	f000 f8b5 	bl	800041c <__clzdi2>
 80002b2:	1a33      	subs	r3, r6, r0
 80002b4:	4698      	mov	r8, r3
 80002b6:	3b20      	subs	r3, #32
 80002b8:	d434      	bmi.n	8000324 <__udivmoddi4+0xa0>
 80002ba:	469b      	mov	fp, r3
 80002bc:	4653      	mov	r3, sl
 80002be:	465a      	mov	r2, fp
 80002c0:	4093      	lsls	r3, r2
 80002c2:	4642      	mov	r2, r8
 80002c4:	001f      	movs	r7, r3
 80002c6:	4653      	mov	r3, sl
 80002c8:	4093      	lsls	r3, r2
 80002ca:	001e      	movs	r6, r3
 80002cc:	42af      	cmp	r7, r5
 80002ce:	d83b      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80002d0:	42af      	cmp	r7, r5
 80002d2:	d100      	bne.n	80002d6 <__udivmoddi4+0x52>
 80002d4:	e079      	b.n	80003ca <__udivmoddi4+0x146>
 80002d6:	465b      	mov	r3, fp
 80002d8:	1ba4      	subs	r4, r4, r6
 80002da:	41bd      	sbcs	r5, r7
 80002dc:	2b00      	cmp	r3, #0
 80002de:	da00      	bge.n	80002e2 <__udivmoddi4+0x5e>
 80002e0:	e076      	b.n	80003d0 <__udivmoddi4+0x14c>
 80002e2:	2200      	movs	r2, #0
 80002e4:	2300      	movs	r3, #0
 80002e6:	9200      	str	r2, [sp, #0]
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	2301      	movs	r3, #1
 80002ec:	465a      	mov	r2, fp
 80002ee:	4093      	lsls	r3, r2
 80002f0:	9301      	str	r3, [sp, #4]
 80002f2:	2301      	movs	r3, #1
 80002f4:	4642      	mov	r2, r8
 80002f6:	4093      	lsls	r3, r2
 80002f8:	9300      	str	r3, [sp, #0]
 80002fa:	e029      	b.n	8000350 <__udivmoddi4+0xcc>
 80002fc:	4282      	cmp	r2, r0
 80002fe:	d9cf      	bls.n	80002a0 <__udivmoddi4+0x1c>
 8000300:	2200      	movs	r2, #0
 8000302:	2300      	movs	r3, #0
 8000304:	9200      	str	r2, [sp, #0]
 8000306:	9301      	str	r3, [sp, #4]
 8000308:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800030a:	2b00      	cmp	r3, #0
 800030c:	d001      	beq.n	8000312 <__udivmoddi4+0x8e>
 800030e:	601c      	str	r4, [r3, #0]
 8000310:	605d      	str	r5, [r3, #4]
 8000312:	9800      	ldr	r0, [sp, #0]
 8000314:	9901      	ldr	r1, [sp, #4]
 8000316:	b003      	add	sp, #12
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	46bb      	mov	fp, r7
 800031c:	46b2      	mov	sl, r6
 800031e:	46a9      	mov	r9, r5
 8000320:	46a0      	mov	r8, r4
 8000322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000324:	4642      	mov	r2, r8
 8000326:	469b      	mov	fp, r3
 8000328:	2320      	movs	r3, #32
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	4652      	mov	r2, sl
 800032e:	40da      	lsrs	r2, r3
 8000330:	4641      	mov	r1, r8
 8000332:	0013      	movs	r3, r2
 8000334:	464a      	mov	r2, r9
 8000336:	408a      	lsls	r2, r1
 8000338:	0017      	movs	r7, r2
 800033a:	4642      	mov	r2, r8
 800033c:	431f      	orrs	r7, r3
 800033e:	4653      	mov	r3, sl
 8000340:	4093      	lsls	r3, r2
 8000342:	001e      	movs	r6, r3
 8000344:	42af      	cmp	r7, r5
 8000346:	d9c3      	bls.n	80002d0 <__udivmoddi4+0x4c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	4643      	mov	r3, r8
 8000352:	2b00      	cmp	r3, #0
 8000354:	d0d8      	beq.n	8000308 <__udivmoddi4+0x84>
 8000356:	07fb      	lsls	r3, r7, #31
 8000358:	0872      	lsrs	r2, r6, #1
 800035a:	431a      	orrs	r2, r3
 800035c:	4646      	mov	r6, r8
 800035e:	087b      	lsrs	r3, r7, #1
 8000360:	e00e      	b.n	8000380 <__udivmoddi4+0xfc>
 8000362:	42ab      	cmp	r3, r5
 8000364:	d101      	bne.n	800036a <__udivmoddi4+0xe6>
 8000366:	42a2      	cmp	r2, r4
 8000368:	d80c      	bhi.n	8000384 <__udivmoddi4+0x100>
 800036a:	1aa4      	subs	r4, r4, r2
 800036c:	419d      	sbcs	r5, r3
 800036e:	2001      	movs	r0, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2100      	movs	r1, #0
 8000376:	3e01      	subs	r6, #1
 8000378:	1824      	adds	r4, r4, r0
 800037a:	414d      	adcs	r5, r1
 800037c:	2e00      	cmp	r6, #0
 800037e:	d006      	beq.n	800038e <__udivmoddi4+0x10a>
 8000380:	42ab      	cmp	r3, r5
 8000382:	d9ee      	bls.n	8000362 <__udivmoddi4+0xde>
 8000384:	3e01      	subs	r6, #1
 8000386:	1924      	adds	r4, r4, r4
 8000388:	416d      	adcs	r5, r5
 800038a:	2e00      	cmp	r6, #0
 800038c:	d1f8      	bne.n	8000380 <__udivmoddi4+0xfc>
 800038e:	9800      	ldr	r0, [sp, #0]
 8000390:	9901      	ldr	r1, [sp, #4]
 8000392:	465b      	mov	r3, fp
 8000394:	1900      	adds	r0, r0, r4
 8000396:	4169      	adcs	r1, r5
 8000398:	2b00      	cmp	r3, #0
 800039a:	db24      	blt.n	80003e6 <__udivmoddi4+0x162>
 800039c:	002b      	movs	r3, r5
 800039e:	465a      	mov	r2, fp
 80003a0:	4644      	mov	r4, r8
 80003a2:	40d3      	lsrs	r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	40e2      	lsrs	r2, r4
 80003a8:	001c      	movs	r4, r3
 80003aa:	465b      	mov	r3, fp
 80003ac:	0015      	movs	r5, r2
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	db2a      	blt.n	8000408 <__udivmoddi4+0x184>
 80003b2:	0026      	movs	r6, r4
 80003b4:	409e      	lsls	r6, r3
 80003b6:	0033      	movs	r3, r6
 80003b8:	0026      	movs	r6, r4
 80003ba:	4647      	mov	r7, r8
 80003bc:	40be      	lsls	r6, r7
 80003be:	0032      	movs	r2, r6
 80003c0:	1a80      	subs	r0, r0, r2
 80003c2:	4199      	sbcs	r1, r3
 80003c4:	9000      	str	r0, [sp, #0]
 80003c6:	9101      	str	r1, [sp, #4]
 80003c8:	e79e      	b.n	8000308 <__udivmoddi4+0x84>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d8bc      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80003ce:	e782      	b.n	80002d6 <__udivmoddi4+0x52>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	2100      	movs	r1, #0
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	2200      	movs	r2, #0
 80003da:	9100      	str	r1, [sp, #0]
 80003dc:	9201      	str	r2, [sp, #4]
 80003de:	2201      	movs	r2, #1
 80003e0:	40da      	lsrs	r2, r3
 80003e2:	9201      	str	r2, [sp, #4]
 80003e4:	e785      	b.n	80002f2 <__udivmoddi4+0x6e>
 80003e6:	4642      	mov	r2, r8
 80003e8:	2320      	movs	r3, #32
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	4646      	mov	r6, r8
 80003f0:	409a      	lsls	r2, r3
 80003f2:	0023      	movs	r3, r4
 80003f4:	40f3      	lsrs	r3, r6
 80003f6:	4644      	mov	r4, r8
 80003f8:	4313      	orrs	r3, r2
 80003fa:	002a      	movs	r2, r5
 80003fc:	40e2      	lsrs	r2, r4
 80003fe:	001c      	movs	r4, r3
 8000400:	465b      	mov	r3, fp
 8000402:	0015      	movs	r5, r2
 8000404:	2b00      	cmp	r3, #0
 8000406:	dad4      	bge.n	80003b2 <__udivmoddi4+0x12e>
 8000408:	4642      	mov	r2, r8
 800040a:	002f      	movs	r7, r5
 800040c:	2320      	movs	r3, #32
 800040e:	0026      	movs	r6, r4
 8000410:	4097      	lsls	r7, r2
 8000412:	1a9b      	subs	r3, r3, r2
 8000414:	40de      	lsrs	r6, r3
 8000416:	003b      	movs	r3, r7
 8000418:	4333      	orrs	r3, r6
 800041a:	e7cd      	b.n	80003b8 <__udivmoddi4+0x134>

0800041c <__clzdi2>:
 800041c:	b510      	push	{r4, lr}
 800041e:	2900      	cmp	r1, #0
 8000420:	d103      	bne.n	800042a <__clzdi2+0xe>
 8000422:	f000 f807 	bl	8000434 <__clzsi2>
 8000426:	3020      	adds	r0, #32
 8000428:	e002      	b.n	8000430 <__clzdi2+0x14>
 800042a:	0008      	movs	r0, r1
 800042c:	f000 f802 	bl	8000434 <__clzsi2>
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__clzsi2>:
 8000434:	211c      	movs	r1, #28
 8000436:	2301      	movs	r3, #1
 8000438:	041b      	lsls	r3, r3, #16
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0xe>
 800043e:	0c00      	lsrs	r0, r0, #16
 8000440:	3910      	subs	r1, #16
 8000442:	0a1b      	lsrs	r3, r3, #8
 8000444:	4298      	cmp	r0, r3
 8000446:	d301      	bcc.n	800044c <__clzsi2+0x18>
 8000448:	0a00      	lsrs	r0, r0, #8
 800044a:	3908      	subs	r1, #8
 800044c:	091b      	lsrs	r3, r3, #4
 800044e:	4298      	cmp	r0, r3
 8000450:	d301      	bcc.n	8000456 <__clzsi2+0x22>
 8000452:	0900      	lsrs	r0, r0, #4
 8000454:	3904      	subs	r1, #4
 8000456:	a202      	add	r2, pc, #8	@ (adr r2, 8000460 <__clzsi2+0x2c>)
 8000458:	5c10      	ldrb	r0, [r2, r0]
 800045a:	1840      	adds	r0, r0, r1
 800045c:	4770      	bx	lr
 800045e:	46c0      	nop			@ (mov r8, r8)
 8000460:	02020304 	.word	0x02020304
 8000464:	01010101 	.word	0x01010101
	...

08000470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000470:	b590      	push	{r4, r7, lr}
 8000472:	b0a3      	sub	sp, #140	@ 0x8c
 8000474:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000476:	f000 fbe7 	bl	8000c48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800047a:	f000 f861 	bl	8000540 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800047e:	f000 fa09 	bl	8000894 <MX_GPIO_Init>
  MX_DMA_Init();
 8000482:	f000 f9e9 	bl	8000858 <MX_DMA_Init>
  MX_TIM21_Init();
 8000486:	f000 f967 	bl	8000758 <MX_TIM21_Init>
  MX_ADC_Init();
 800048a:	f000 f8c5 	bl	8000618 <MX_ADC_Init>
  MX_LPUART1_UART_Init();
 800048e:	f000 f935 	bl	80006fc <MX_LPUART1_UART_Init>
  HAL_TIM_PWM_Start(&htim21, TIM_CHANNEL_1);
  int32_t CH1_DC = 0;
  TIM21->ARR = 5241;
  TIM21->PSC = 0;*/

  uint8_t on[] = "ADC[0]: ";
 8000492:	2374      	movs	r3, #116	@ 0x74
 8000494:	18fb      	adds	r3, r7, r3
 8000496:	4a24      	ldr	r2, [pc, #144]	@ (8000528 <main+0xb8>)
 8000498:	ca03      	ldmia	r2!, {r0, r1}
 800049a:	c303      	stmia	r3!, {r0, r1}
 800049c:	7812      	ldrb	r2, [r2, #0]
 800049e:	701a      	strb	r2, [r3, #0]
  uint8_t off[] = "ADC[1]: ";
 80004a0:	2368      	movs	r3, #104	@ 0x68
 80004a2:	18fb      	adds	r3, r7, r3
 80004a4:	4a21      	ldr	r2, [pc, #132]	@ (800052c <main+0xbc>)
 80004a6:	ca03      	ldmia	r2!, {r0, r1}
 80004a8:	c303      	stmia	r3!, {r0, r1}
 80004aa:	7812      	ldrb	r2, [r2, #0]
 80004ac:	701a      	strb	r2, [r3, #0]
  uint8_t iteration = 0;
 80004ae:	237f      	movs	r3, #127	@ 0x7f
 80004b0:	18fb      	adds	r3, r7, r3
 80004b2:	2200      	movs	r2, #0
 80004b4:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t adc_val[2];
  HAL_ADC_Start_DMA(&hadc, adc_val, 4);
 80004b6:	2364      	movs	r3, #100	@ 0x64
 80004b8:	18f9      	adds	r1, r7, r3
 80004ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000530 <main+0xc0>)
 80004bc:	2204      	movs	r2, #4
 80004be:	0018      	movs	r0, r3
 80004c0:	f000 fe1e 	bl	8001100 <HAL_ADC_Start_DMA>
		  CH1_DC -= 70;
		  HAL_Delay(1);
	  }*/

	  char str_buffer[100];
	  HAL_ADC_Start(&hadc);
 80004c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000530 <main+0xc0>)
 80004c6:	0018      	movs	r0, r3
 80004c8:	f000 fdc6 	bl	8001058 <HAL_ADC_Start>
	  HAL_Delay(200);
 80004cc:	20c8      	movs	r0, #200	@ 0xc8
 80004ce:	f000 fc2b 	bl	8000d28 <HAL_Delay>
	        sprintf(str_buffer, "%s %u TEST %u\r\n",on, (unsigned int) adc_val[0], (unsigned int) adc_val[1]);
 80004d2:	2264      	movs	r2, #100	@ 0x64
 80004d4:	18bb      	adds	r3, r7, r2
 80004d6:	881b      	ldrh	r3, [r3, #0]
 80004d8:	001c      	movs	r4, r3
 80004da:	18bb      	adds	r3, r7, r2
 80004dc:	885b      	ldrh	r3, [r3, #2]
 80004de:	2274      	movs	r2, #116	@ 0x74
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	4914      	ldr	r1, [pc, #80]	@ (8000534 <main+0xc4>)
 80004e4:	0038      	movs	r0, r7
 80004e6:	9300      	str	r3, [sp, #0]
 80004e8:	0023      	movs	r3, r4
 80004ea:	f003 fccb 	bl	8003e84 <siprintf>

	        //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
	        HAL_Delay(500);
 80004ee:	23fa      	movs	r3, #250	@ 0xfa
 80004f0:	005b      	lsls	r3, r3, #1
 80004f2:	0018      	movs	r0, r3
 80004f4:	f000 fc18 	bl	8000d28 <HAL_Delay>

	        HAL_UART_Transmit(&hlpuart1,str_buffer,strlen(str_buffer),5000);
 80004f8:	003b      	movs	r3, r7
 80004fa:	0018      	movs	r0, r3
 80004fc:	f7ff fe04 	bl	8000108 <strlen>
 8000500:	0003      	movs	r3, r0
 8000502:	b29a      	uxth	r2, r3
 8000504:	4b0c      	ldr	r3, [pc, #48]	@ (8000538 <main+0xc8>)
 8000506:	0039      	movs	r1, r7
 8000508:	480c      	ldr	r0, [pc, #48]	@ (800053c <main+0xcc>)
 800050a:	f002 ffa1 	bl	8003450 <HAL_UART_Transmit>
	  //      HAL_UART_Transmit(&hlpuart1,&iteration,sizeof(iteration),100);
	  //      HAL_UART_Transmit(&hlpuart1,newline,sizeof(newline),100);
	        HAL_Delay(500);
 800050e:	23fa      	movs	r3, #250	@ 0xfa
 8000510:	005b      	lsls	r3, r3, #1
 8000512:	0018      	movs	r0, r3
 8000514:	f000 fc08 	bl	8000d28 <HAL_Delay>
	        //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);

	        //HAL_UART_Transmit(&hlpuart1,str_buffer,strlen(str_buffer),5000);
	  //      HAL_UART_Transmit(&hlpuart1,&iteration,sizeof(iteration),100);
	  //      HAL_UART_Transmit(&hlpuart1,newline,sizeof(newline),100);
	        iteration = iteration + 1;
 8000518:	227f      	movs	r2, #127	@ 0x7f
 800051a:	18bb      	adds	r3, r7, r2
 800051c:	18ba      	adds	r2, r7, r2
 800051e:	7812      	ldrb	r2, [r2, #0]
 8000520:	3201      	adds	r2, #1
 8000522:	701a      	strb	r2, [r3, #0]
  {
 8000524:	46c0      	nop			@ (mov r8, r8)
 8000526:	e7cd      	b.n	80004c4 <main+0x54>
 8000528:	080047e4 	.word	0x080047e4
 800052c:	080047f0 	.word	0x080047f0
 8000530:	20000078 	.word	0x20000078
 8000534:	080047d4 	.word	0x080047d4
 8000538:	00001388 	.word	0x00001388
 800053c:	2000011c 	.word	0x2000011c

08000540 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000540:	b590      	push	{r4, r7, lr}
 8000542:	b099      	sub	sp, #100	@ 0x64
 8000544:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000546:	242c      	movs	r4, #44	@ 0x2c
 8000548:	193b      	adds	r3, r7, r4
 800054a:	0018      	movs	r0, r3
 800054c:	2334      	movs	r3, #52	@ 0x34
 800054e:	001a      	movs	r2, r3
 8000550:	2100      	movs	r1, #0
 8000552:	f003 fcb9 	bl	8003ec8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000556:	2318      	movs	r3, #24
 8000558:	18fb      	adds	r3, r7, r3
 800055a:	0018      	movs	r0, r3
 800055c:	2314      	movs	r3, #20
 800055e:	001a      	movs	r2, r3
 8000560:	2100      	movs	r1, #0
 8000562:	f003 fcb1 	bl	8003ec8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000566:	003b      	movs	r3, r7
 8000568:	0018      	movs	r0, r3
 800056a:	2318      	movs	r3, #24
 800056c:	001a      	movs	r2, r3
 800056e:	2100      	movs	r1, #0
 8000570:	f003 fcaa 	bl	8003ec8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000574:	4b26      	ldr	r3, [pc, #152]	@ (8000610 <SystemClock_Config+0xd0>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a26      	ldr	r2, [pc, #152]	@ (8000614 <SystemClock_Config+0xd4>)
 800057a:	401a      	ands	r2, r3
 800057c:	4b24      	ldr	r3, [pc, #144]	@ (8000610 <SystemClock_Config+0xd0>)
 800057e:	2180      	movs	r1, #128	@ 0x80
 8000580:	0109      	lsls	r1, r1, #4
 8000582:	430a      	orrs	r2, r1
 8000584:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000586:	0021      	movs	r1, r4
 8000588:	187b      	adds	r3, r7, r1
 800058a:	2210      	movs	r2, #16
 800058c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800058e:	187b      	adds	r3, r7, r1
 8000590:	2201      	movs	r2, #1
 8000592:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000594:	187b      	adds	r3, r7, r1
 8000596:	2200      	movs	r2, #0
 8000598:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800059a:	187b      	adds	r3, r7, r1
 800059c:	22a0      	movs	r2, #160	@ 0xa0
 800059e:	0212      	lsls	r2, r2, #8
 80005a0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005a2:	187b      	adds	r3, r7, r1
 80005a4:	2200      	movs	r2, #0
 80005a6:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a8:	187b      	adds	r3, r7, r1
 80005aa:	0018      	movs	r0, r3
 80005ac:	f001 fbde 	bl	8001d6c <HAL_RCC_OscConfig>
 80005b0:	1e03      	subs	r3, r0, #0
 80005b2:	d001      	beq.n	80005b8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80005b4:	f000 f99c 	bl	80008f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b8:	2118      	movs	r1, #24
 80005ba:	187b      	adds	r3, r7, r1
 80005bc:	220f      	movs	r2, #15
 80005be:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80005c0:	187b      	adds	r3, r7, r1
 80005c2:	2200      	movs	r2, #0
 80005c4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005c6:	187b      	adds	r3, r7, r1
 80005c8:	2200      	movs	r2, #0
 80005ca:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005cc:	187b      	adds	r3, r7, r1
 80005ce:	2200      	movs	r2, #0
 80005d0:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d2:	187b      	adds	r3, r7, r1
 80005d4:	2200      	movs	r2, #0
 80005d6:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005d8:	187b      	adds	r3, r7, r1
 80005da:	2100      	movs	r1, #0
 80005dc:	0018      	movs	r0, r3
 80005de:	f001 ff41 	bl	8002464 <HAL_RCC_ClockConfig>
 80005e2:	1e03      	subs	r3, r0, #0
 80005e4:	d001      	beq.n	80005ea <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80005e6:	f000 f983 	bl	80008f0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80005ea:	003b      	movs	r3, r7
 80005ec:	2204      	movs	r2, #4
 80005ee:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80005f0:	003b      	movs	r3, r7
 80005f2:	2200      	movs	r2, #0
 80005f4:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005f6:	003b      	movs	r3, r7
 80005f8:	0018      	movs	r0, r3
 80005fa:	f002 f937 	bl	800286c <HAL_RCCEx_PeriphCLKConfig>
 80005fe:	1e03      	subs	r3, r0, #0
 8000600:	d001      	beq.n	8000606 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000602:	f000 f975 	bl	80008f0 <Error_Handler>
  }
}
 8000606:	46c0      	nop			@ (mov r8, r8)
 8000608:	46bd      	mov	sp, r7
 800060a:	b019      	add	sp, #100	@ 0x64
 800060c:	bd90      	pop	{r4, r7, pc}
 800060e:	46c0      	nop			@ (mov r8, r8)
 8000610:	40007000 	.word	0x40007000
 8000614:	ffffe7ff 	.word	0xffffe7ff

08000618 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800061e:	003b      	movs	r3, r7
 8000620:	0018      	movs	r0, r3
 8000622:	2308      	movs	r3, #8
 8000624:	001a      	movs	r2, r3
 8000626:	2100      	movs	r1, #0
 8000628:	f003 fc4e 	bl	8003ec8 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800062c:	4b30      	ldr	r3, [pc, #192]	@ (80006f0 <MX_ADC_Init+0xd8>)
 800062e:	4a31      	ldr	r2, [pc, #196]	@ (80006f4 <MX_ADC_Init+0xdc>)
 8000630:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000632:	4b2f      	ldr	r3, [pc, #188]	@ (80006f0 <MX_ADC_Init+0xd8>)
 8000634:	2200      	movs	r2, #0
 8000636:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000638:	4b2d      	ldr	r3, [pc, #180]	@ (80006f0 <MX_ADC_Init+0xd8>)
 800063a:	22c0      	movs	r2, #192	@ 0xc0
 800063c:	0612      	lsls	r2, r2, #24
 800063e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000640:	4b2b      	ldr	r3, [pc, #172]	@ (80006f0 <MX_ADC_Init+0xd8>)
 8000642:	2200      	movs	r2, #0
 8000644:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000646:	4b2a      	ldr	r3, [pc, #168]	@ (80006f0 <MX_ADC_Init+0xd8>)
 8000648:	2200      	movs	r2, #0
 800064a:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800064c:	4b28      	ldr	r3, [pc, #160]	@ (80006f0 <MX_ADC_Init+0xd8>)
 800064e:	2201      	movs	r2, #1
 8000650:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000652:	4b27      	ldr	r3, [pc, #156]	@ (80006f0 <MX_ADC_Init+0xd8>)
 8000654:	2200      	movs	r2, #0
 8000656:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000658:	4b25      	ldr	r3, [pc, #148]	@ (80006f0 <MX_ADC_Init+0xd8>)
 800065a:	2220      	movs	r2, #32
 800065c:	2101      	movs	r1, #1
 800065e:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000660:	4b23      	ldr	r3, [pc, #140]	@ (80006f0 <MX_ADC_Init+0xd8>)
 8000662:	2221      	movs	r2, #33	@ 0x21
 8000664:	2100      	movs	r1, #0
 8000666:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000668:	4b21      	ldr	r3, [pc, #132]	@ (80006f0 <MX_ADC_Init+0xd8>)
 800066a:	2200      	movs	r2, #0
 800066c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800066e:	4b20      	ldr	r3, [pc, #128]	@ (80006f0 <MX_ADC_Init+0xd8>)
 8000670:	22c2      	movs	r2, #194	@ 0xc2
 8000672:	32ff      	adds	r2, #255	@ 0xff
 8000674:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000676:	4b1e      	ldr	r3, [pc, #120]	@ (80006f0 <MX_ADC_Init+0xd8>)
 8000678:	222c      	movs	r2, #44	@ 0x2c
 800067a:	2100      	movs	r1, #0
 800067c:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800067e:	4b1c      	ldr	r3, [pc, #112]	@ (80006f0 <MX_ADC_Init+0xd8>)
 8000680:	2204      	movs	r2, #4
 8000682:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000684:	4b1a      	ldr	r3, [pc, #104]	@ (80006f0 <MX_ADC_Init+0xd8>)
 8000686:	2200      	movs	r2, #0
 8000688:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800068a:	4b19      	ldr	r3, [pc, #100]	@ (80006f0 <MX_ADC_Init+0xd8>)
 800068c:	2200      	movs	r2, #0
 800068e:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8000690:	4b17      	ldr	r3, [pc, #92]	@ (80006f0 <MX_ADC_Init+0xd8>)
 8000692:	2201      	movs	r2, #1
 8000694:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000696:	4b16      	ldr	r3, [pc, #88]	@ (80006f0 <MX_ADC_Init+0xd8>)
 8000698:	2200      	movs	r2, #0
 800069a:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800069c:	4b14      	ldr	r3, [pc, #80]	@ (80006f0 <MX_ADC_Init+0xd8>)
 800069e:	0018      	movs	r0, r3
 80006a0:	f000 fb66 	bl	8000d70 <HAL_ADC_Init>
 80006a4:	1e03      	subs	r3, r0, #0
 80006a6:	d001      	beq.n	80006ac <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80006a8:	f000 f922 	bl	80008f0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80006ac:	003b      	movs	r3, r7
 80006ae:	2201      	movs	r2, #1
 80006b0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80006b2:	003b      	movs	r3, r7
 80006b4:	2280      	movs	r2, #128	@ 0x80
 80006b6:	0152      	lsls	r2, r2, #5
 80006b8:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80006ba:	003a      	movs	r2, r7
 80006bc:	4b0c      	ldr	r3, [pc, #48]	@ (80006f0 <MX_ADC_Init+0xd8>)
 80006be:	0011      	movs	r1, r2
 80006c0:	0018      	movs	r0, r3
 80006c2:	f000 fdbb 	bl	800123c <HAL_ADC_ConfigChannel>
 80006c6:	1e03      	subs	r3, r0, #0
 80006c8:	d001      	beq.n	80006ce <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 80006ca:	f000 f911 	bl	80008f0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80006ce:	003b      	movs	r3, r7
 80006d0:	4a09      	ldr	r2, [pc, #36]	@ (80006f8 <MX_ADC_Init+0xe0>)
 80006d2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80006d4:	003a      	movs	r2, r7
 80006d6:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <MX_ADC_Init+0xd8>)
 80006d8:	0011      	movs	r1, r2
 80006da:	0018      	movs	r0, r3
 80006dc:	f000 fdae 	bl	800123c <HAL_ADC_ConfigChannel>
 80006e0:	1e03      	subs	r3, r0, #0
 80006e2:	d001      	beq.n	80006e8 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 80006e4:	f000 f904 	bl	80008f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80006e8:	46c0      	nop			@ (mov r8, r8)
 80006ea:	46bd      	mov	sp, r7
 80006ec:	b002      	add	sp, #8
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	20000078 	.word	0x20000078
 80006f4:	40012400 	.word	0x40012400
 80006f8:	04000002 	.word	0x04000002

080006fc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000700:	4b13      	ldr	r3, [pc, #76]	@ (8000750 <MX_LPUART1_UART_Init+0x54>)
 8000702:	4a14      	ldr	r2, [pc, #80]	@ (8000754 <MX_LPUART1_UART_Init+0x58>)
 8000704:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 19200;
 8000706:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <MX_LPUART1_UART_Init+0x54>)
 8000708:	2296      	movs	r2, #150	@ 0x96
 800070a:	01d2      	lsls	r2, r2, #7
 800070c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800070e:	4b10      	ldr	r3, [pc, #64]	@ (8000750 <MX_LPUART1_UART_Init+0x54>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000714:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <MX_LPUART1_UART_Init+0x54>)
 8000716:	2200      	movs	r2, #0
 8000718:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800071a:	4b0d      	ldr	r3, [pc, #52]	@ (8000750 <MX_LPUART1_UART_Init+0x54>)
 800071c:	2200      	movs	r2, #0
 800071e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000720:	4b0b      	ldr	r3, [pc, #44]	@ (8000750 <MX_LPUART1_UART_Init+0x54>)
 8000722:	220c      	movs	r2, #12
 8000724:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000726:	4b0a      	ldr	r3, [pc, #40]	@ (8000750 <MX_LPUART1_UART_Init+0x54>)
 8000728:	2200      	movs	r2, #0
 800072a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800072c:	4b08      	ldr	r3, [pc, #32]	@ (8000750 <MX_LPUART1_UART_Init+0x54>)
 800072e:	2200      	movs	r2, #0
 8000730:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000732:	4b07      	ldr	r3, [pc, #28]	@ (8000750 <MX_LPUART1_UART_Init+0x54>)
 8000734:	2200      	movs	r2, #0
 8000736:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000738:	4b05      	ldr	r3, [pc, #20]	@ (8000750 <MX_LPUART1_UART_Init+0x54>)
 800073a:	0018      	movs	r0, r3
 800073c:	f002 fe34 	bl	80033a8 <HAL_UART_Init>
 8000740:	1e03      	subs	r3, r0, #0
 8000742:	d001      	beq.n	8000748 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000744:	f000 f8d4 	bl	80008f0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000748:	46c0      	nop			@ (mov r8, r8)
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	46c0      	nop			@ (mov r8, r8)
 8000750:	2000011c 	.word	0x2000011c
 8000754:	40004800 	.word	0x40004800

08000758 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b08a      	sub	sp, #40	@ 0x28
 800075c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800075e:	2318      	movs	r3, #24
 8000760:	18fb      	adds	r3, r7, r3
 8000762:	0018      	movs	r0, r3
 8000764:	2310      	movs	r3, #16
 8000766:	001a      	movs	r2, r3
 8000768:	2100      	movs	r1, #0
 800076a:	f003 fbad 	bl	8003ec8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800076e:	2310      	movs	r3, #16
 8000770:	18fb      	adds	r3, r7, r3
 8000772:	0018      	movs	r0, r3
 8000774:	2308      	movs	r3, #8
 8000776:	001a      	movs	r2, r3
 8000778:	2100      	movs	r1, #0
 800077a:	f003 fba5 	bl	8003ec8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800077e:	003b      	movs	r3, r7
 8000780:	0018      	movs	r0, r3
 8000782:	2310      	movs	r3, #16
 8000784:	001a      	movs	r2, r3
 8000786:	2100      	movs	r1, #0
 8000788:	f003 fb9e 	bl	8003ec8 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 800078c:	4b2f      	ldr	r3, [pc, #188]	@ (800084c <MX_TIM21_Init+0xf4>)
 800078e:	4a30      	ldr	r2, [pc, #192]	@ (8000850 <MX_TIM21_Init+0xf8>)
 8000790:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 0;
 8000792:	4b2e      	ldr	r3, [pc, #184]	@ (800084c <MX_TIM21_Init+0xf4>)
 8000794:	2200      	movs	r2, #0
 8000796:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000798:	4b2c      	ldr	r3, [pc, #176]	@ (800084c <MX_TIM21_Init+0xf4>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 65535;
 800079e:	4b2b      	ldr	r3, [pc, #172]	@ (800084c <MX_TIM21_Init+0xf4>)
 80007a0:	4a2c      	ldr	r2, [pc, #176]	@ (8000854 <MX_TIM21_Init+0xfc>)
 80007a2:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007a4:	4b29      	ldr	r3, [pc, #164]	@ (800084c <MX_TIM21_Init+0xf4>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007aa:	4b28      	ldr	r3, [pc, #160]	@ (800084c <MX_TIM21_Init+0xf4>)
 80007ac:	2280      	movs	r2, #128	@ 0x80
 80007ae:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 80007b0:	4b26      	ldr	r3, [pc, #152]	@ (800084c <MX_TIM21_Init+0xf4>)
 80007b2:	0018      	movs	r0, r3
 80007b4:	f002 f986 	bl	8002ac4 <HAL_TIM_Base_Init>
 80007b8:	1e03      	subs	r3, r0, #0
 80007ba:	d001      	beq.n	80007c0 <MX_TIM21_Init+0x68>
  {
    Error_Handler();
 80007bc:	f000 f898 	bl	80008f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007c0:	2118      	movs	r1, #24
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	2280      	movs	r2, #128	@ 0x80
 80007c6:	0152      	lsls	r2, r2, #5
 80007c8:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 80007ca:	187a      	adds	r2, r7, r1
 80007cc:	4b1f      	ldr	r3, [pc, #124]	@ (800084c <MX_TIM21_Init+0xf4>)
 80007ce:	0011      	movs	r1, r2
 80007d0:	0018      	movs	r0, r3
 80007d2:	f002 fac5 	bl	8002d60 <HAL_TIM_ConfigClockSource>
 80007d6:	1e03      	subs	r3, r0, #0
 80007d8:	d001      	beq.n	80007de <MX_TIM21_Init+0x86>
  {
    Error_Handler();
 80007da:	f000 f889 	bl	80008f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim21) != HAL_OK)
 80007de:	4b1b      	ldr	r3, [pc, #108]	@ (800084c <MX_TIM21_Init+0xf4>)
 80007e0:	0018      	movs	r0, r3
 80007e2:	f002 f9af 	bl	8002b44 <HAL_TIM_PWM_Init>
 80007e6:	1e03      	subs	r3, r0, #0
 80007e8:	d001      	beq.n	80007ee <MX_TIM21_Init+0x96>
  {
    Error_Handler();
 80007ea:	f000 f881 	bl	80008f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007ee:	2110      	movs	r1, #16
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007f6:	187b      	adds	r3, r7, r1
 80007f8:	2200      	movs	r2, #0
 80007fa:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 80007fc:	187a      	adds	r2, r7, r1
 80007fe:	4b13      	ldr	r3, [pc, #76]	@ (800084c <MX_TIM21_Init+0xf4>)
 8000800:	0011      	movs	r1, r2
 8000802:	0018      	movs	r0, r3
 8000804:	f002 fd78 	bl	80032f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000808:	1e03      	subs	r3, r0, #0
 800080a:	d001      	beq.n	8000810 <MX_TIM21_Init+0xb8>
  {
    Error_Handler();
 800080c:	f000 f870 	bl	80008f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000810:	003b      	movs	r3, r7
 8000812:	2260      	movs	r2, #96	@ 0x60
 8000814:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000816:	003b      	movs	r3, r7
 8000818:	2200      	movs	r2, #0
 800081a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800081c:	003b      	movs	r3, r7
 800081e:	2200      	movs	r2, #0
 8000820:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000822:	003b      	movs	r3, r7
 8000824:	2200      	movs	r2, #0
 8000826:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000828:	0039      	movs	r1, r7
 800082a:	4b08      	ldr	r3, [pc, #32]	@ (800084c <MX_TIM21_Init+0xf4>)
 800082c:	2200      	movs	r2, #0
 800082e:	0018      	movs	r0, r3
 8000830:	f002 f9d0 	bl	8002bd4 <HAL_TIM_PWM_ConfigChannel>
 8000834:	1e03      	subs	r3, r0, #0
 8000836:	d001      	beq.n	800083c <MX_TIM21_Init+0xe4>
  {
    Error_Handler();
 8000838:	f000 f85a 	bl	80008f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */
  HAL_TIM_MspPostInit(&htim21);
 800083c:	4b03      	ldr	r3, [pc, #12]	@ (800084c <MX_TIM21_Init+0xf4>)
 800083e:	0018      	movs	r0, r3
 8000840:	f000 f938 	bl	8000ab4 <HAL_TIM_MspPostInit>

}
 8000844:	46c0      	nop			@ (mov r8, r8)
 8000846:	46bd      	mov	sp, r7
 8000848:	b00a      	add	sp, #40	@ 0x28
 800084a:	bd80      	pop	{r7, pc}
 800084c:	200001a4 	.word	0x200001a4
 8000850:	40010800 	.word	0x40010800
 8000854:	0000ffff 	.word	0x0000ffff

08000858 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800085e:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <MX_DMA_Init+0x38>)
 8000860:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000862:	4b0b      	ldr	r3, [pc, #44]	@ (8000890 <MX_DMA_Init+0x38>)
 8000864:	2101      	movs	r1, #1
 8000866:	430a      	orrs	r2, r1
 8000868:	631a      	str	r2, [r3, #48]	@ 0x30
 800086a:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <MX_DMA_Init+0x38>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	2201      	movs	r2, #1
 8000870:	4013      	ands	r3, r2
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000876:	2200      	movs	r2, #0
 8000878:	2100      	movs	r1, #0
 800087a:	2009      	movs	r0, #9
 800087c:	f000 ff1c 	bl	80016b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000880:	2009      	movs	r0, #9
 8000882:	f000 ff2e 	bl	80016e2 <HAL_NVIC_EnableIRQ>

}
 8000886:	46c0      	nop			@ (mov r8, r8)
 8000888:	46bd      	mov	sp, r7
 800088a:	b002      	add	sp, #8
 800088c:	bd80      	pop	{r7, pc}
 800088e:	46c0      	nop			@ (mov r8, r8)
 8000890:	40021000 	.word	0x40021000

08000894 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800089a:	4b14      	ldr	r3, [pc, #80]	@ (80008ec <MX_GPIO_Init+0x58>)
 800089c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800089e:	4b13      	ldr	r3, [pc, #76]	@ (80008ec <MX_GPIO_Init+0x58>)
 80008a0:	2104      	movs	r1, #4
 80008a2:	430a      	orrs	r2, r1
 80008a4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008a6:	4b11      	ldr	r3, [pc, #68]	@ (80008ec <MX_GPIO_Init+0x58>)
 80008a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008aa:	2204      	movs	r2, #4
 80008ac:	4013      	ands	r3, r2
 80008ae:	60fb      	str	r3, [r7, #12]
 80008b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b2:	4b0e      	ldr	r3, [pc, #56]	@ (80008ec <MX_GPIO_Init+0x58>)
 80008b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008b6:	4b0d      	ldr	r3, [pc, #52]	@ (80008ec <MX_GPIO_Init+0x58>)
 80008b8:	2101      	movs	r1, #1
 80008ba:	430a      	orrs	r2, r1
 80008bc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008be:	4b0b      	ldr	r3, [pc, #44]	@ (80008ec <MX_GPIO_Init+0x58>)
 80008c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008c2:	2201      	movs	r2, #1
 80008c4:	4013      	ands	r3, r2
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ca:	4b08      	ldr	r3, [pc, #32]	@ (80008ec <MX_GPIO_Init+0x58>)
 80008cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008ce:	4b07      	ldr	r3, [pc, #28]	@ (80008ec <MX_GPIO_Init+0x58>)
 80008d0:	2102      	movs	r1, #2
 80008d2:	430a      	orrs	r2, r1
 80008d4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008d6:	4b05      	ldr	r3, [pc, #20]	@ (80008ec <MX_GPIO_Init+0x58>)
 80008d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008da:	2202      	movs	r2, #2
 80008dc:	4013      	ands	r3, r2
 80008de:	607b      	str	r3, [r7, #4]
 80008e0:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008e2:	46c0      	nop			@ (mov r8, r8)
 80008e4:	46bd      	mov	sp, r7
 80008e6:	b004      	add	sp, #16
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	46c0      	nop			@ (mov r8, r8)
 80008ec:	40021000 	.word	0x40021000

080008f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f4:	b672      	cpsid	i
}
 80008f6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008f8:	46c0      	nop			@ (mov r8, r8)
 80008fa:	e7fd      	b.n	80008f8 <Error_Handler+0x8>

080008fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000900:	4b07      	ldr	r3, [pc, #28]	@ (8000920 <HAL_MspInit+0x24>)
 8000902:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000904:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <HAL_MspInit+0x24>)
 8000906:	2101      	movs	r1, #1
 8000908:	430a      	orrs	r2, r1
 800090a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800090c:	4b04      	ldr	r3, [pc, #16]	@ (8000920 <HAL_MspInit+0x24>)
 800090e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000910:	4b03      	ldr	r3, [pc, #12]	@ (8000920 <HAL_MspInit+0x24>)
 8000912:	2180      	movs	r1, #128	@ 0x80
 8000914:	0549      	lsls	r1, r1, #21
 8000916:	430a      	orrs	r2, r1
 8000918:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800091a:	46c0      	nop			@ (mov r8, r8)
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	40021000 	.word	0x40021000

08000924 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000924:	b590      	push	{r4, r7, lr}
 8000926:	b089      	sub	sp, #36	@ 0x24
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800092c:	240c      	movs	r4, #12
 800092e:	193b      	adds	r3, r7, r4
 8000930:	0018      	movs	r0, r3
 8000932:	2314      	movs	r3, #20
 8000934:	001a      	movs	r2, r3
 8000936:	2100      	movs	r1, #0
 8000938:	f003 fac6 	bl	8003ec8 <memset>
  if(hadc->Instance==ADC1)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a2a      	ldr	r2, [pc, #168]	@ (80009ec <HAL_ADC_MspInit+0xc8>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d14d      	bne.n	80009e2 <HAL_ADC_MspInit+0xbe>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000946:	4b2a      	ldr	r3, [pc, #168]	@ (80009f0 <HAL_ADC_MspInit+0xcc>)
 8000948:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800094a:	4b29      	ldr	r3, [pc, #164]	@ (80009f0 <HAL_ADC_MspInit+0xcc>)
 800094c:	2180      	movs	r1, #128	@ 0x80
 800094e:	0089      	lsls	r1, r1, #2
 8000950:	430a      	orrs	r2, r1
 8000952:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000954:	4b26      	ldr	r3, [pc, #152]	@ (80009f0 <HAL_ADC_MspInit+0xcc>)
 8000956:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000958:	4b25      	ldr	r3, [pc, #148]	@ (80009f0 <HAL_ADC_MspInit+0xcc>)
 800095a:	2101      	movs	r1, #1
 800095c:	430a      	orrs	r2, r1
 800095e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000960:	4b23      	ldr	r3, [pc, #140]	@ (80009f0 <HAL_ADC_MspInit+0xcc>)
 8000962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000964:	2201      	movs	r2, #1
 8000966:	4013      	ands	r3, r2
 8000968:	60bb      	str	r3, [r7, #8]
 800096a:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0-CK_IN     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800096c:	193b      	adds	r3, r7, r4
 800096e:	2203      	movs	r2, #3
 8000970:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000972:	193b      	adds	r3, r7, r4
 8000974:	2203      	movs	r2, #3
 8000976:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	193b      	adds	r3, r7, r4
 800097a:	2200      	movs	r2, #0
 800097c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097e:	193a      	adds	r2, r7, r4
 8000980:	23a0      	movs	r3, #160	@ 0xa0
 8000982:	05db      	lsls	r3, r3, #23
 8000984:	0011      	movs	r1, r2
 8000986:	0018      	movs	r0, r3
 8000988:	f001 f882 	bl	8001a90 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 800098c:	4b19      	ldr	r3, [pc, #100]	@ (80009f4 <HAL_ADC_MspInit+0xd0>)
 800098e:	4a1a      	ldr	r2, [pc, #104]	@ (80009f8 <HAL_ADC_MspInit+0xd4>)
 8000990:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 8000992:	4b18      	ldr	r3, [pc, #96]	@ (80009f4 <HAL_ADC_MspInit+0xd0>)
 8000994:	2200      	movs	r2, #0
 8000996:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000998:	4b16      	ldr	r3, [pc, #88]	@ (80009f4 <HAL_ADC_MspInit+0xd0>)
 800099a:	2200      	movs	r2, #0
 800099c:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 800099e:	4b15      	ldr	r3, [pc, #84]	@ (80009f4 <HAL_ADC_MspInit+0xd0>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80009a4:	4b13      	ldr	r3, [pc, #76]	@ (80009f4 <HAL_ADC_MspInit+0xd0>)
 80009a6:	2280      	movs	r2, #128	@ 0x80
 80009a8:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80009aa:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <HAL_ADC_MspInit+0xd0>)
 80009ac:	2280      	movs	r2, #128	@ 0x80
 80009ae:	0052      	lsls	r2, r2, #1
 80009b0:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80009b2:	4b10      	ldr	r3, [pc, #64]	@ (80009f4 <HAL_ADC_MspInit+0xd0>)
 80009b4:	2280      	movs	r2, #128	@ 0x80
 80009b6:	00d2      	lsls	r2, r2, #3
 80009b8:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80009ba:	4b0e      	ldr	r3, [pc, #56]	@ (80009f4 <HAL_ADC_MspInit+0xd0>)
 80009bc:	2220      	movs	r2, #32
 80009be:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80009c0:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <HAL_ADC_MspInit+0xd0>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80009c6:	4b0b      	ldr	r3, [pc, #44]	@ (80009f4 <HAL_ADC_MspInit+0xd0>)
 80009c8:	0018      	movs	r0, r3
 80009ca:	f000 fea7 	bl	800171c <HAL_DMA_Init>
 80009ce:	1e03      	subs	r3, r0, #0
 80009d0:	d001      	beq.n	80009d6 <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 80009d2:	f7ff ff8d 	bl	80008f0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4a06      	ldr	r2, [pc, #24]	@ (80009f4 <HAL_ADC_MspInit+0xd0>)
 80009da:	64da      	str	r2, [r3, #76]	@ 0x4c
 80009dc:	4b05      	ldr	r3, [pc, #20]	@ (80009f4 <HAL_ADC_MspInit+0xd0>)
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80009e2:	46c0      	nop			@ (mov r8, r8)
 80009e4:	46bd      	mov	sp, r7
 80009e6:	b009      	add	sp, #36	@ 0x24
 80009e8:	bd90      	pop	{r4, r7, pc}
 80009ea:	46c0      	nop			@ (mov r8, r8)
 80009ec:	40012400 	.word	0x40012400
 80009f0:	40021000 	.word	0x40021000
 80009f4:	200000d4 	.word	0x200000d4
 80009f8:	40020008 	.word	0x40020008

080009fc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009fc:	b590      	push	{r4, r7, lr}
 80009fe:	b089      	sub	sp, #36	@ 0x24
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a04:	240c      	movs	r4, #12
 8000a06:	193b      	adds	r3, r7, r4
 8000a08:	0018      	movs	r0, r3
 8000a0a:	2314      	movs	r3, #20
 8000a0c:	001a      	movs	r2, r3
 8000a0e:	2100      	movs	r1, #0
 8000a10:	f003 fa5a 	bl	8003ec8 <memset>
  if(huart->Instance==LPUART1)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a18      	ldr	r2, [pc, #96]	@ (8000a7c <HAL_UART_MspInit+0x80>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d129      	bne.n	8000a72 <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN LPUART1_MspInit 0 */

    /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000a1e:	4b18      	ldr	r3, [pc, #96]	@ (8000a80 <HAL_UART_MspInit+0x84>)
 8000a20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a22:	4b17      	ldr	r3, [pc, #92]	@ (8000a80 <HAL_UART_MspInit+0x84>)
 8000a24:	2180      	movs	r1, #128	@ 0x80
 8000a26:	02c9      	lsls	r1, r1, #11
 8000a28:	430a      	orrs	r2, r1
 8000a2a:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2c:	4b14      	ldr	r3, [pc, #80]	@ (8000a80 <HAL_UART_MspInit+0x84>)
 8000a2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a30:	4b13      	ldr	r3, [pc, #76]	@ (8000a80 <HAL_UART_MspInit+0x84>)
 8000a32:	2101      	movs	r1, #1
 8000a34:	430a      	orrs	r2, r1
 8000a36:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a38:	4b11      	ldr	r3, [pc, #68]	@ (8000a80 <HAL_UART_MspInit+0x84>)
 8000a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	4013      	ands	r3, r2
 8000a40:	60bb      	str	r3, [r7, #8]
 8000a42:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a44:	0021      	movs	r1, r4
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	220c      	movs	r2, #12
 8000a4a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	2202      	movs	r2, #2
 8000a50:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a58:	187b      	adds	r3, r7, r1
 8000a5a:	2203      	movs	r2, #3
 8000a5c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	2206      	movs	r2, #6
 8000a62:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a64:	187a      	adds	r2, r7, r1
 8000a66:	23a0      	movs	r3, #160	@ 0xa0
 8000a68:	05db      	lsls	r3, r3, #23
 8000a6a:	0011      	movs	r1, r2
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f001 f80f 	bl	8001a90 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8000a72:	46c0      	nop			@ (mov r8, r8)
 8000a74:	46bd      	mov	sp, r7
 8000a76:	b009      	add	sp, #36	@ 0x24
 8000a78:	bd90      	pop	{r4, r7, pc}
 8000a7a:	46c0      	nop			@ (mov r8, r8)
 8000a7c:	40004800 	.word	0x40004800
 8000a80:	40021000 	.word	0x40021000

08000a84 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM21)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a06      	ldr	r2, [pc, #24]	@ (8000aac <HAL_TIM_Base_MspInit+0x28>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d105      	bne.n	8000aa2 <HAL_TIM_Base_MspInit+0x1e>
  {
    /* USER CODE BEGIN TIM21_MspInit 0 */

    /* USER CODE END TIM21_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM21_CLK_ENABLE();
 8000a96:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <HAL_TIM_Base_MspInit+0x2c>)
 8000a98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a9a:	4b05      	ldr	r3, [pc, #20]	@ (8000ab0 <HAL_TIM_Base_MspInit+0x2c>)
 8000a9c:	2104      	movs	r1, #4
 8000a9e:	430a      	orrs	r2, r1
 8000aa0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* USER CODE END TIM21_MspInit 1 */

  }

}
 8000aa2:	46c0      	nop			@ (mov r8, r8)
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	b002      	add	sp, #8
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	46c0      	nop			@ (mov r8, r8)
 8000aac:	40010800 	.word	0x40010800
 8000ab0:	40021000 	.word	0x40021000

08000ab4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ab4:	b590      	push	{r4, r7, lr}
 8000ab6:	b089      	sub	sp, #36	@ 0x24
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abc:	240c      	movs	r4, #12
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	2314      	movs	r3, #20
 8000ac4:	001a      	movs	r2, r3
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	f003 f9fe 	bl	8003ec8 <memset>
  if(htim->Instance==TIM21)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a14      	ldr	r2, [pc, #80]	@ (8000b24 <HAL_TIM_MspPostInit+0x70>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d121      	bne.n	8000b1a <HAL_TIM_MspPostInit+0x66>
  {
    /* USER CODE BEGIN TIM21_MspPostInit 0 */

    /* USER CODE END TIM21_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad6:	4b14      	ldr	r3, [pc, #80]	@ (8000b28 <HAL_TIM_MspPostInit+0x74>)
 8000ad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ada:	4b13      	ldr	r3, [pc, #76]	@ (8000b28 <HAL_TIM_MspPostInit+0x74>)
 8000adc:	2102      	movs	r1, #2
 8000ade:	430a      	orrs	r2, r1
 8000ae0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ae2:	4b11      	ldr	r3, [pc, #68]	@ (8000b28 <HAL_TIM_MspPostInit+0x74>)
 8000ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ae6:	2202      	movs	r2, #2
 8000ae8:	4013      	ands	r3, r2
 8000aea:	60bb      	str	r3, [r7, #8]
 8000aec:	68bb      	ldr	r3, [r7, #8]
    /**TIM21 GPIO Configuration
    PB6     ------> TIM21_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000aee:	0021      	movs	r1, r4
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	2240      	movs	r2, #64	@ 0x40
 8000af4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	2202      	movs	r2, #2
 8000afa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	187b      	adds	r3, r7, r1
 8000afe:	2200      	movs	r2, #0
 8000b00:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b02:	187b      	adds	r3, r7, r1
 8000b04:	2200      	movs	r2, #0
 8000b06:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM21;
 8000b08:	187b      	adds	r3, r7, r1
 8000b0a:	2205      	movs	r2, #5
 8000b0c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b0e:	187b      	adds	r3, r7, r1
 8000b10:	4a06      	ldr	r2, [pc, #24]	@ (8000b2c <HAL_TIM_MspPostInit+0x78>)
 8000b12:	0019      	movs	r1, r3
 8000b14:	0010      	movs	r0, r2
 8000b16:	f000 ffbb 	bl	8001a90 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM21_MspPostInit 1 */

    /* USER CODE END TIM21_MspPostInit 1 */
  }

}
 8000b1a:	46c0      	nop			@ (mov r8, r8)
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	b009      	add	sp, #36	@ 0x24
 8000b20:	bd90      	pop	{r4, r7, pc}
 8000b22:	46c0      	nop			@ (mov r8, r8)
 8000b24:	40010800 	.word	0x40010800
 8000b28:	40021000 	.word	0x40021000
 8000b2c:	50000400 	.word	0x50000400

08000b30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b34:	46c0      	nop			@ (mov r8, r8)
 8000b36:	e7fd      	b.n	8000b34 <NMI_Handler+0x4>

08000b38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b3c:	46c0      	nop			@ (mov r8, r8)
 8000b3e:	e7fd      	b.n	8000b3c <HardFault_Handler+0x4>

08000b40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b44:	46c0      	nop			@ (mov r8, r8)
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b4e:	46c0      	nop			@ (mov r8, r8)
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}

08000b54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b58:	f000 f8ca 	bl	8000cf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b5c:	46c0      	nop			@ (mov r8, r8)
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
	...

08000b64 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000b68:	4b03      	ldr	r3, [pc, #12]	@ (8000b78 <DMA1_Channel1_IRQHandler+0x14>)
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f000 feb4 	bl	80018d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000b70:	46c0      	nop			@ (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	46c0      	nop			@ (mov r8, r8)
 8000b78:	200000d4 	.word	0x200000d4

08000b7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b84:	4a14      	ldr	r2, [pc, #80]	@ (8000bd8 <_sbrk+0x5c>)
 8000b86:	4b15      	ldr	r3, [pc, #84]	@ (8000bdc <_sbrk+0x60>)
 8000b88:	1ad3      	subs	r3, r2, r3
 8000b8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b90:	4b13      	ldr	r3, [pc, #76]	@ (8000be0 <_sbrk+0x64>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d102      	bne.n	8000b9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b98:	4b11      	ldr	r3, [pc, #68]	@ (8000be0 <_sbrk+0x64>)
 8000b9a:	4a12      	ldr	r2, [pc, #72]	@ (8000be4 <_sbrk+0x68>)
 8000b9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b9e:	4b10      	ldr	r3, [pc, #64]	@ (8000be0 <_sbrk+0x64>)
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	18d3      	adds	r3, r2, r3
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d207      	bcs.n	8000bbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bac:	f003 f994 	bl	8003ed8 <__errno>
 8000bb0:	0003      	movs	r3, r0
 8000bb2:	220c      	movs	r2, #12
 8000bb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	425b      	negs	r3, r3
 8000bba:	e009      	b.n	8000bd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bbc:	4b08      	ldr	r3, [pc, #32]	@ (8000be0 <_sbrk+0x64>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bc2:	4b07      	ldr	r3, [pc, #28]	@ (8000be0 <_sbrk+0x64>)
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	18d2      	adds	r2, r2, r3
 8000bca:	4b05      	ldr	r3, [pc, #20]	@ (8000be0 <_sbrk+0x64>)
 8000bcc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000bce:	68fb      	ldr	r3, [r7, #12]
}
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	b006      	add	sp, #24
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	20002000 	.word	0x20002000
 8000bdc:	00000400 	.word	0x00000400
 8000be0:	200001e4 	.word	0x200001e4
 8000be4:	20000338 	.word	0x20000338

08000be8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bec:	46c0      	nop			@ (mov r8, r8)
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
	...

08000bf4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000bf4:	480d      	ldr	r0, [pc, #52]	@ (8000c2c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000bf6:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bf8:	f7ff fff6 	bl	8000be8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bfc:	480c      	ldr	r0, [pc, #48]	@ (8000c30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bfe:	490d      	ldr	r1, [pc, #52]	@ (8000c34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c00:	4a0d      	ldr	r2, [pc, #52]	@ (8000c38 <LoopForever+0xe>)
  movs r3, #0
 8000c02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c04:	e002      	b.n	8000c0c <LoopCopyDataInit>

08000c06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c0a:	3304      	adds	r3, #4

08000c0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c10:	d3f9      	bcc.n	8000c06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c12:	4a0a      	ldr	r2, [pc, #40]	@ (8000c3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c14:	4c0a      	ldr	r4, [pc, #40]	@ (8000c40 <LoopForever+0x16>)
  movs r3, #0
 8000c16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c18:	e001      	b.n	8000c1e <LoopFillZerobss>

08000c1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c1c:	3204      	adds	r2, #4

08000c1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c20:	d3fb      	bcc.n	8000c1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c22:	f003 f95f 	bl	8003ee4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c26:	f7ff fc23 	bl	8000470 <main>

08000c2a <LoopForever>:

LoopForever:
    b LoopForever
 8000c2a:	e7fe      	b.n	8000c2a <LoopForever>
   ldr   r0, =_estack
 8000c2c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000c30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c34:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000c38:	080048ac 	.word	0x080048ac
  ldr r2, =_sbss
 8000c3c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c40:	20000334 	.word	0x20000334

08000c44 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c44:	e7fe      	b.n	8000c44 <ADC1_COMP_IRQHandler>
	...

08000c48 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c4e:	1dfb      	adds	r3, r7, #7
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000c54:	4b0b      	ldr	r3, [pc, #44]	@ (8000c84 <HAL_Init+0x3c>)
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	4b0a      	ldr	r3, [pc, #40]	@ (8000c84 <HAL_Init+0x3c>)
 8000c5a:	2140      	movs	r1, #64	@ 0x40
 8000c5c:	430a      	orrs	r2, r1
 8000c5e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c60:	2003      	movs	r0, #3
 8000c62:	f000 f811 	bl	8000c88 <HAL_InitTick>
 8000c66:	1e03      	subs	r3, r0, #0
 8000c68:	d003      	beq.n	8000c72 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000c6a:	1dfb      	adds	r3, r7, #7
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	701a      	strb	r2, [r3, #0]
 8000c70:	e001      	b.n	8000c76 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c72:	f7ff fe43 	bl	80008fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c76:	1dfb      	adds	r3, r7, #7
 8000c78:	781b      	ldrb	r3, [r3, #0]
}
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	b002      	add	sp, #8
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	46c0      	nop			@ (mov r8, r8)
 8000c84:	40022000 	.word	0x40022000

08000c88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c88:	b590      	push	{r4, r7, lr}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c90:	4b14      	ldr	r3, [pc, #80]	@ (8000ce4 <HAL_InitTick+0x5c>)
 8000c92:	681c      	ldr	r4, [r3, #0]
 8000c94:	4b14      	ldr	r3, [pc, #80]	@ (8000ce8 <HAL_InitTick+0x60>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	0019      	movs	r1, r3
 8000c9a:	23fa      	movs	r3, #250	@ 0xfa
 8000c9c:	0098      	lsls	r0, r3, #2
 8000c9e:	f7ff fa45 	bl	800012c <__udivsi3>
 8000ca2:	0003      	movs	r3, r0
 8000ca4:	0019      	movs	r1, r3
 8000ca6:	0020      	movs	r0, r4
 8000ca8:	f7ff fa40 	bl	800012c <__udivsi3>
 8000cac:	0003      	movs	r3, r0
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f000 fd27 	bl	8001702 <HAL_SYSTICK_Config>
 8000cb4:	1e03      	subs	r3, r0, #0
 8000cb6:	d001      	beq.n	8000cbc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	e00f      	b.n	8000cdc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2b03      	cmp	r3, #3
 8000cc0:	d80b      	bhi.n	8000cda <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cc2:	6879      	ldr	r1, [r7, #4]
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	425b      	negs	r3, r3
 8000cc8:	2200      	movs	r2, #0
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f000 fcf4 	bl	80016b8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cd0:	4b06      	ldr	r3, [pc, #24]	@ (8000cec <HAL_InitTick+0x64>)
 8000cd2:	687a      	ldr	r2, [r7, #4]
 8000cd4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	e000      	b.n	8000cdc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
}
 8000cdc:	0018      	movs	r0, r3
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	b003      	add	sp, #12
 8000ce2:	bd90      	pop	{r4, r7, pc}
 8000ce4:	20000000 	.word	0x20000000
 8000ce8:	20000008 	.word	0x20000008
 8000cec:	20000004 	.word	0x20000004

08000cf0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cf4:	4b05      	ldr	r3, [pc, #20]	@ (8000d0c <HAL_IncTick+0x1c>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	001a      	movs	r2, r3
 8000cfa:	4b05      	ldr	r3, [pc, #20]	@ (8000d10 <HAL_IncTick+0x20>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	18d2      	adds	r2, r2, r3
 8000d00:	4b03      	ldr	r3, [pc, #12]	@ (8000d10 <HAL_IncTick+0x20>)
 8000d02:	601a      	str	r2, [r3, #0]
}
 8000d04:	46c0      	nop			@ (mov r8, r8)
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	46c0      	nop			@ (mov r8, r8)
 8000d0c:	20000008 	.word	0x20000008
 8000d10:	200001e8 	.word	0x200001e8

08000d14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  return uwTick;
 8000d18:	4b02      	ldr	r3, [pc, #8]	@ (8000d24 <HAL_GetTick+0x10>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
}
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	200001e8 	.word	0x200001e8

08000d28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b084      	sub	sp, #16
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d30:	f7ff fff0 	bl	8000d14 <HAL_GetTick>
 8000d34:	0003      	movs	r3, r0
 8000d36:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	d005      	beq.n	8000d4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d42:	4b0a      	ldr	r3, [pc, #40]	@ (8000d6c <HAL_Delay+0x44>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	001a      	movs	r2, r3
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	189b      	adds	r3, r3, r2
 8000d4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d4e:	46c0      	nop			@ (mov r8, r8)
 8000d50:	f7ff ffe0 	bl	8000d14 <HAL_GetTick>
 8000d54:	0002      	movs	r2, r0
 8000d56:	68bb      	ldr	r3, [r7, #8]
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	68fa      	ldr	r2, [r7, #12]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d8f7      	bhi.n	8000d50 <HAL_Delay+0x28>
  {
  }
}
 8000d60:	46c0      	nop			@ (mov r8, r8)
 8000d62:	46c0      	nop			@ (mov r8, r8)
 8000d64:	46bd      	mov	sp, r7
 8000d66:	b004      	add	sp, #16
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	46c0      	nop			@ (mov r8, r8)
 8000d6c:	20000008 	.word	0x20000008

08000d70 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d101      	bne.n	8000d82 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e159      	b.n	8001036 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d10a      	bne.n	8000da0 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2250      	movs	r2, #80	@ 0x50
 8000d94:	2100      	movs	r1, #0
 8000d96:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f7ff fdc2 	bl	8000924 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000da4:	2210      	movs	r2, #16
 8000da6:	4013      	ands	r3, r2
 8000da8:	2b10      	cmp	r3, #16
 8000daa:	d005      	beq.n	8000db8 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	689b      	ldr	r3, [r3, #8]
 8000db2:	2204      	movs	r2, #4
 8000db4:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000db6:	d00b      	beq.n	8000dd0 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000dbc:	2210      	movs	r2, #16
 8000dbe:	431a      	orrs	r2, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2250      	movs	r2, #80	@ 0x50
 8000dc8:	2100      	movs	r1, #0
 8000dca:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	e132      	b.n	8001036 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000dd4:	4a9a      	ldr	r2, [pc, #616]	@ (8001040 <HAL_ADC_Init+0x2d0>)
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	2202      	movs	r2, #2
 8000dda:	431a      	orrs	r2, r3
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	2203      	movs	r2, #3
 8000de8:	4013      	ands	r3, r2
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d108      	bne.n	8000e00 <HAL_ADC_Init+0x90>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2201      	movs	r2, #1
 8000df6:	4013      	ands	r3, r2
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d101      	bne.n	8000e00 <HAL_ADC_Init+0x90>
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	e000      	b.n	8000e02 <HAL_ADC_Init+0x92>
 8000e00:	2300      	movs	r3, #0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d149      	bne.n	8000e9a <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	685a      	ldr	r2, [r3, #4]
 8000e0a:	23c0      	movs	r3, #192	@ 0xc0
 8000e0c:	061b      	lsls	r3, r3, #24
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d00b      	beq.n	8000e2a <HAL_ADC_Init+0xba>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	685a      	ldr	r2, [r3, #4]
 8000e16:	2380      	movs	r3, #128	@ 0x80
 8000e18:	05db      	lsls	r3, r3, #23
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d005      	beq.n	8000e2a <HAL_ADC_Init+0xba>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	2380      	movs	r3, #128	@ 0x80
 8000e24:	061b      	lsls	r3, r3, #24
 8000e26:	429a      	cmp	r2, r3
 8000e28:	d111      	bne.n	8000e4e <HAL_ADC_Init+0xde>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	691a      	ldr	r2, [r3, #16]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	0092      	lsls	r2, r2, #2
 8000e36:	0892      	lsrs	r2, r2, #2
 8000e38:	611a      	str	r2, [r3, #16]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	6919      	ldr	r1, [r3, #16]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	685a      	ldr	r2, [r3, #4]
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	611a      	str	r2, [r3, #16]
 8000e4c:	e014      	b.n	8000e78 <HAL_ADC_Init+0x108>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	691a      	ldr	r2, [r3, #16]
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	0092      	lsls	r2, r2, #2
 8000e5a:	0892      	lsrs	r2, r2, #2
 8000e5c:	611a      	str	r2, [r3, #16]
 8000e5e:	4b79      	ldr	r3, [pc, #484]	@ (8001044 <HAL_ADC_Init+0x2d4>)
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	4b78      	ldr	r3, [pc, #480]	@ (8001044 <HAL_ADC_Init+0x2d4>)
 8000e64:	4978      	ldr	r1, [pc, #480]	@ (8001048 <HAL_ADC_Init+0x2d8>)
 8000e66:	400a      	ands	r2, r1
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	4b76      	ldr	r3, [pc, #472]	@ (8001044 <HAL_ADC_Init+0x2d4>)
 8000e6c:	6819      	ldr	r1, [r3, #0]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	685a      	ldr	r2, [r3, #4]
 8000e72:	4b74      	ldr	r3, [pc, #464]	@ (8001044 <HAL_ADC_Init+0x2d4>)
 8000e74:	430a      	orrs	r2, r1
 8000e76:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	68da      	ldr	r2, [r3, #12]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	2118      	movs	r1, #24
 8000e84:	438a      	bics	r2, r1
 8000e86:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	68d9      	ldr	r1, [r3, #12]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	689a      	ldr	r2, [r3, #8]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	430a      	orrs	r2, r1
 8000e98:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8000e9a:	4b6a      	ldr	r3, [pc, #424]	@ (8001044 <HAL_ADC_Init+0x2d4>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	4b69      	ldr	r3, [pc, #420]	@ (8001044 <HAL_ADC_Init+0x2d4>)
 8000ea0:	496a      	ldr	r1, [pc, #424]	@ (800104c <HAL_ADC_Init+0x2dc>)
 8000ea2:	400a      	ands	r2, r1
 8000ea4:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8000ea6:	4b67      	ldr	r3, [pc, #412]	@ (8001044 <HAL_ADC_Init+0x2d4>)
 8000ea8:	6819      	ldr	r1, [r3, #0]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000eae:	065a      	lsls	r2, r3, #25
 8000eb0:	4b64      	ldr	r3, [pc, #400]	@ (8001044 <HAL_ADC_Init+0x2d4>)
 8000eb2:	430a      	orrs	r2, r1
 8000eb4:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	689a      	ldr	r2, [r3, #8]
 8000ebc:	2380      	movs	r3, #128	@ 0x80
 8000ebe:	055b      	lsls	r3, r3, #21
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	d108      	bne.n	8000ed6 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	689a      	ldr	r2, [r3, #8]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	2180      	movs	r1, #128	@ 0x80
 8000ed0:	0549      	lsls	r1, r1, #21
 8000ed2:	430a      	orrs	r2, r1
 8000ed4:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	68da      	ldr	r2, [r3, #12]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	495b      	ldr	r1, [pc, #364]	@ (8001050 <HAL_ADC_Init+0x2e0>)
 8000ee2:	400a      	ands	r2, r1
 8000ee4:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	68d9      	ldr	r1, [r3, #12]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	691b      	ldr	r3, [r3, #16]
 8000ef4:	2b02      	cmp	r3, #2
 8000ef6:	d101      	bne.n	8000efc <HAL_ADC_Init+0x18c>
 8000ef8:	2304      	movs	r3, #4
 8000efa:	e000      	b.n	8000efe <HAL_ADC_Init+0x18e>
 8000efc:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000efe:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2020      	movs	r0, #32
 8000f04:	5c1b      	ldrb	r3, [r3, r0]
 8000f06:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000f08:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	202c      	movs	r0, #44	@ 0x2c
 8000f0e:	5c1b      	ldrb	r3, [r3, r0]
 8000f10:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000f12:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000f18:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8000f20:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	69db      	ldr	r3, [r3, #28]
 8000f26:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000f28:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	430a      	orrs	r2, r1
 8000f30:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f36:	23c2      	movs	r3, #194	@ 0xc2
 8000f38:	33ff      	adds	r3, #255	@ 0xff
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d00b      	beq.n	8000f56 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	68d9      	ldr	r1, [r3, #12]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000f4c:	431a      	orrs	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	430a      	orrs	r2, r1
 8000f54:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2221      	movs	r2, #33	@ 0x21
 8000f5a:	5c9b      	ldrb	r3, [r3, r2]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d11a      	bne.n	8000f96 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2220      	movs	r2, #32
 8000f64:	5c9b      	ldrb	r3, [r3, r2]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d109      	bne.n	8000f7e <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	68da      	ldr	r2, [r3, #12]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2180      	movs	r1, #128	@ 0x80
 8000f76:	0249      	lsls	r1, r1, #9
 8000f78:	430a      	orrs	r2, r1
 8000f7a:	60da      	str	r2, [r3, #12]
 8000f7c:	e00b      	b.n	8000f96 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f82:	2220      	movs	r2, #32
 8000f84:	431a      	orrs	r2, r3
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f8e:	2201      	movs	r2, #1
 8000f90:	431a      	orrs	r2, r3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d11f      	bne.n	8000fde <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	691a      	ldr	r2, [r3, #16]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	492a      	ldr	r1, [pc, #168]	@ (8001054 <HAL_ADC_Init+0x2e4>)
 8000faa:	400a      	ands	r2, r1
 8000fac:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	6919      	ldr	r1, [r3, #16]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8000fbc:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8000fc2:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	430a      	orrs	r2, r1
 8000fca:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	691a      	ldr	r2, [r3, #16]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2101      	movs	r1, #1
 8000fd8:	430a      	orrs	r2, r1
 8000fda:	611a      	str	r2, [r3, #16]
 8000fdc:	e00e      	b.n	8000ffc <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	691b      	ldr	r3, [r3, #16]
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d107      	bne.n	8000ffc <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	691a      	ldr	r2, [r3, #16]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	2101      	movs	r1, #1
 8000ff8:	438a      	bics	r2, r1
 8000ffa:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	695a      	ldr	r2, [r3, #20]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2107      	movs	r1, #7
 8001008:	438a      	bics	r2, r1
 800100a:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	6959      	ldr	r1, [r3, #20]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	430a      	orrs	r2, r1
 800101c:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2200      	movs	r2, #0
 8001022:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001028:	2203      	movs	r2, #3
 800102a:	4393      	bics	r3, r2
 800102c:	2201      	movs	r2, #1
 800102e:	431a      	orrs	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001034:	2300      	movs	r3, #0
}
 8001036:	0018      	movs	r0, r3
 8001038:	46bd      	mov	sp, r7
 800103a:	b002      	add	sp, #8
 800103c:	bd80      	pop	{r7, pc}
 800103e:	46c0      	nop			@ (mov r8, r8)
 8001040:	fffffefd 	.word	0xfffffefd
 8001044:	40012708 	.word	0x40012708
 8001048:	ffc3ffff 	.word	0xffc3ffff
 800104c:	fdffffff 	.word	0xfdffffff
 8001050:	fffe0219 	.word	0xfffe0219
 8001054:	fffffc03 	.word	0xfffffc03

08001058 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b085      	sub	sp, #20
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001060:	230f      	movs	r3, #15
 8001062:	18fb      	adds	r3, r7, r3
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	689b      	ldr	r3, [r3, #8]
 800106e:	2204      	movs	r2, #4
 8001070:	4013      	ands	r3, r2
 8001072:	d138      	bne.n	80010e6 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2250      	movs	r2, #80	@ 0x50
 8001078:	5c9b      	ldrb	r3, [r3, r2]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d101      	bne.n	8001082 <HAL_ADC_Start+0x2a>
 800107e:	2302      	movs	r3, #2
 8001080:	e038      	b.n	80010f4 <HAL_ADC_Start+0x9c>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2250      	movs	r2, #80	@ 0x50
 8001086:	2101      	movs	r1, #1
 8001088:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	69db      	ldr	r3, [r3, #28]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d007      	beq.n	80010a2 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001092:	230f      	movs	r3, #15
 8001094:	18fc      	adds	r4, r7, r3
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	0018      	movs	r0, r3
 800109a:	f000 f955 	bl	8001348 <ADC_Enable>
 800109e:	0003      	movs	r3, r0
 80010a0:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80010a2:	230f      	movs	r3, #15
 80010a4:	18fb      	adds	r3, r7, r3
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d120      	bne.n	80010ee <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80010b0:	4a12      	ldr	r2, [pc, #72]	@ (80010fc <HAL_ADC_Start+0xa4>)
 80010b2:	4013      	ands	r3, r2
 80010b4:	2280      	movs	r2, #128	@ 0x80
 80010b6:	0052      	lsls	r2, r2, #1
 80010b8:	431a      	orrs	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2200      	movs	r2, #0
 80010c2:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2250      	movs	r2, #80	@ 0x50
 80010c8:	2100      	movs	r1, #0
 80010ca:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	221c      	movs	r2, #28
 80010d2:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	689a      	ldr	r2, [r3, #8]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2104      	movs	r1, #4
 80010e0:	430a      	orrs	r2, r1
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	e003      	b.n	80010ee <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80010e6:	230f      	movs	r3, #15
 80010e8:	18fb      	adds	r3, r7, r3
 80010ea:	2202      	movs	r2, #2
 80010ec:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80010ee:	230f      	movs	r3, #15
 80010f0:	18fb      	adds	r3, r7, r3
 80010f2:	781b      	ldrb	r3, [r3, #0]
}
 80010f4:	0018      	movs	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	b005      	add	sp, #20
 80010fa:	bd90      	pop	{r4, r7, pc}
 80010fc:	fffff0fe 	.word	0xfffff0fe

08001100 <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001100:	b590      	push	{r4, r7, lr}
 8001102:	b087      	sub	sp, #28
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800110c:	2317      	movs	r3, #23
 800110e:	18fb      	adds	r3, r7, r3
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	2204      	movs	r2, #4
 800111c:	4013      	ands	r3, r2
 800111e:	d161      	bne.n	80011e4 <HAL_ADC_Start_DMA+0xe4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	2250      	movs	r2, #80	@ 0x50
 8001124:	5c9b      	ldrb	r3, [r3, r2]
 8001126:	2b01      	cmp	r3, #1
 8001128:	d101      	bne.n	800112e <HAL_ADC_Start_DMA+0x2e>
 800112a:	2302      	movs	r3, #2
 800112c:	e061      	b.n	80011f2 <HAL_ADC_Start_DMA+0xf2>
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	2250      	movs	r2, #80	@ 0x50
 8001132:	2101      	movs	r1, #1
 8001134:	5499      	strb	r1, [r3, r2]

    /* Enable ADC DMA mode */
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	68da      	ldr	r2, [r3, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2101      	movs	r1, #1
 8001142:	430a      	orrs	r2, r1
 8001144:	60da      	str	r2, [r3, #12]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	69db      	ldr	r3, [r3, #28]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d007      	beq.n	800115e <HAL_ADC_Start_DMA+0x5e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800114e:	2317      	movs	r3, #23
 8001150:	18fc      	adds	r4, r7, r3
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	0018      	movs	r0, r3
 8001156:	f000 f8f7 	bl	8001348 <ADC_Enable>
 800115a:	0003      	movs	r3, r0
 800115c:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800115e:	2417      	movs	r4, #23
 8001160:	193b      	adds	r3, r7, r4
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d141      	bne.n	80011ec <HAL_ADC_Start_DMA+0xec>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800116c:	4a23      	ldr	r2, [pc, #140]	@ (80011fc <HAL_ADC_Start_DMA+0xfc>)
 800116e:	4013      	ands	r3, r2
 8001170:	2280      	movs	r2, #128	@ 0x80
 8001172:	0052      	lsls	r2, r2, #1
 8001174:	431a      	orrs	r2, r3
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	2200      	movs	r2, #0
 800117e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2250      	movs	r2, #80	@ 0x50
 8001184:	2100      	movs	r1, #0
 8001186:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118c:	4a1c      	ldr	r2, [pc, #112]	@ (8001200 <HAL_ADC_Start_DMA+0x100>)
 800118e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001194:	4a1b      	ldr	r2, [pc, #108]	@ (8001204 <HAL_ADC_Start_DMA+0x104>)
 8001196:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119c:	4a1a      	ldr	r2, [pc, #104]	@ (8001208 <HAL_ADC_Start_DMA+0x108>)
 800119e:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	221c      	movs	r2, #28
 80011a6:	601a      	str	r2, [r3, #0]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	685a      	ldr	r2, [r3, #4]
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2110      	movs	r1, #16
 80011b4:	430a      	orrs	r2, r1
 80011b6:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	3340      	adds	r3, #64	@ 0x40
 80011c2:	0019      	movs	r1, r3
 80011c4:	68ba      	ldr	r2, [r7, #8]
 80011c6:	193c      	adds	r4, r7, r4
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f000 fb1f 	bl	800180c <HAL_DMA_Start_IT>
 80011ce:	0003      	movs	r3, r0
 80011d0:	7023      	strb	r3, [r4, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	689a      	ldr	r2, [r3, #8]
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2104      	movs	r1, #4
 80011de:	430a      	orrs	r2, r1
 80011e0:	609a      	str	r2, [r3, #8]
 80011e2:	e003      	b.n	80011ec <HAL_ADC_Start_DMA+0xec>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80011e4:	2317      	movs	r3, #23
 80011e6:	18fb      	adds	r3, r7, r3
 80011e8:	2202      	movs	r2, #2
 80011ea:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80011ec:	2317      	movs	r3, #23
 80011ee:	18fb      	adds	r3, r7, r3
 80011f0:	781b      	ldrb	r3, [r3, #0]
}
 80011f2:	0018      	movs	r0, r3
 80011f4:	46bd      	mov	sp, r7
 80011f6:	b007      	add	sp, #28
 80011f8:	bd90      	pop	{r4, r7, pc}
 80011fa:	46c0      	nop			@ (mov r8, r8)
 80011fc:	fffff0fe 	.word	0xfffff0fe
 8001200:	08001419 	.word	0x08001419
 8001204:	080014cd 	.word	0x080014cd
 8001208:	080014eb 	.word	0x080014eb

0800120c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001214:	46c0      	nop			@ (mov r8, r8)
 8001216:	46bd      	mov	sp, r7
 8001218:	b002      	add	sp, #8
 800121a:	bd80      	pop	{r7, pc}

0800121c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001224:	46c0      	nop			@ (mov r8, r8)
 8001226:	46bd      	mov	sp, r7
 8001228:	b002      	add	sp, #8
 800122a:	bd80      	pop	{r7, pc}

0800122c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001234:	46c0      	nop			@ (mov r8, r8)
 8001236:	46bd      	mov	sp, r7
 8001238:	b002      	add	sp, #8
 800123a:	bd80      	pop	{r7, pc}

0800123c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
 8001244:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2250      	movs	r2, #80	@ 0x50
 800124a:	5c9b      	ldrb	r3, [r3, r2]
 800124c:	2b01      	cmp	r3, #1
 800124e:	d101      	bne.n	8001254 <HAL_ADC_ConfigChannel+0x18>
 8001250:	2302      	movs	r3, #2
 8001252:	e06c      	b.n	800132e <HAL_ADC_ConfigChannel+0xf2>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2250      	movs	r2, #80	@ 0x50
 8001258:	2101      	movs	r1, #1
 800125a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	2204      	movs	r2, #4
 8001264:	4013      	ands	r3, r2
 8001266:	d00b      	beq.n	8001280 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800126c:	2220      	movs	r2, #32
 800126e:	431a      	orrs	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2250      	movs	r2, #80	@ 0x50
 8001278:	2100      	movs	r1, #0
 800127a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e056      	b.n	800132e <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	4a2c      	ldr	r2, [pc, #176]	@ (8001338 <HAL_ADC_ConfigChannel+0xfc>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d028      	beq.n	80012dc <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	035b      	lsls	r3, r3, #13
 8001296:	0b5a      	lsrs	r2, r3, #13
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	430a      	orrs	r2, r1
 800129e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	2380      	movs	r3, #128	@ 0x80
 80012a6:	02db      	lsls	r3, r3, #11
 80012a8:	4013      	ands	r3, r2
 80012aa:	d009      	beq.n	80012c0 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 80012ac:	4b23      	ldr	r3, [pc, #140]	@ (800133c <HAL_ADC_ConfigChannel+0x100>)
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	4b22      	ldr	r3, [pc, #136]	@ (800133c <HAL_ADC_ConfigChannel+0x100>)
 80012b2:	2180      	movs	r1, #128	@ 0x80
 80012b4:	0409      	lsls	r1, r1, #16
 80012b6:	430a      	orrs	r2, r1
 80012b8:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80012ba:	200a      	movs	r0, #10
 80012bc:	f000 f930 	bl	8001520 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	2380      	movs	r3, #128	@ 0x80
 80012c6:	029b      	lsls	r3, r3, #10
 80012c8:	4013      	ands	r3, r2
 80012ca:	d02b      	beq.n	8001324 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80012cc:	4b1b      	ldr	r3, [pc, #108]	@ (800133c <HAL_ADC_ConfigChannel+0x100>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b1a      	ldr	r3, [pc, #104]	@ (800133c <HAL_ADC_ConfigChannel+0x100>)
 80012d2:	2180      	movs	r1, #128	@ 0x80
 80012d4:	03c9      	lsls	r1, r1, #15
 80012d6:	430a      	orrs	r2, r1
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	e023      	b.n	8001324 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	035b      	lsls	r3, r3, #13
 80012e8:	0b5b      	lsrs	r3, r3, #13
 80012ea:	43d9      	mvns	r1, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	400a      	ands	r2, r1
 80012f2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	2380      	movs	r3, #128	@ 0x80
 80012fa:	02db      	lsls	r3, r3, #11
 80012fc:	4013      	ands	r3, r2
 80012fe:	d005      	beq.n	800130c <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8001300:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <HAL_ADC_ConfigChannel+0x100>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4b0d      	ldr	r3, [pc, #52]	@ (800133c <HAL_ADC_ConfigChannel+0x100>)
 8001306:	490e      	ldr	r1, [pc, #56]	@ (8001340 <HAL_ADC_ConfigChannel+0x104>)
 8001308:	400a      	ands	r2, r1
 800130a:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	2380      	movs	r3, #128	@ 0x80
 8001312:	029b      	lsls	r3, r3, #10
 8001314:	4013      	ands	r3, r2
 8001316:	d005      	beq.n	8001324 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8001318:	4b08      	ldr	r3, [pc, #32]	@ (800133c <HAL_ADC_ConfigChannel+0x100>)
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	4b07      	ldr	r3, [pc, #28]	@ (800133c <HAL_ADC_ConfigChannel+0x100>)
 800131e:	4909      	ldr	r1, [pc, #36]	@ (8001344 <HAL_ADC_ConfigChannel+0x108>)
 8001320:	400a      	ands	r2, r1
 8001322:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2250      	movs	r2, #80	@ 0x50
 8001328:	2100      	movs	r1, #0
 800132a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800132c:	2300      	movs	r3, #0
}
 800132e:	0018      	movs	r0, r3
 8001330:	46bd      	mov	sp, r7
 8001332:	b002      	add	sp, #8
 8001334:	bd80      	pop	{r7, pc}
 8001336:	46c0      	nop			@ (mov r8, r8)
 8001338:	00001001 	.word	0x00001001
 800133c:	40012708 	.word	0x40012708
 8001340:	ff7fffff 	.word	0xff7fffff
 8001344:	ffbfffff 	.word	0xffbfffff

08001348 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	2203      	movs	r2, #3
 800135c:	4013      	ands	r3, r2
 800135e:	2b01      	cmp	r3, #1
 8001360:	d108      	bne.n	8001374 <ADC_Enable+0x2c>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2201      	movs	r2, #1
 800136a:	4013      	ands	r3, r2
 800136c:	2b01      	cmp	r3, #1
 800136e:	d101      	bne.n	8001374 <ADC_Enable+0x2c>
 8001370:	2301      	movs	r3, #1
 8001372:	e000      	b.n	8001376 <ADC_Enable+0x2e>
 8001374:	2300      	movs	r3, #0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d146      	bne.n	8001408 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	4a24      	ldr	r2, [pc, #144]	@ (8001414 <ADC_Enable+0xcc>)
 8001382:	4013      	ands	r3, r2
 8001384:	d00d      	beq.n	80013a2 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800138a:	2210      	movs	r2, #16
 800138c:	431a      	orrs	r2, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001396:	2201      	movs	r2, #1
 8001398:	431a      	orrs	r2, r3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e033      	b.n	800140a <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	689a      	ldr	r2, [r3, #8]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2101      	movs	r1, #1
 80013ae:	430a      	orrs	r2, r1
 80013b0:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80013b2:	2001      	movs	r0, #1
 80013b4:	f000 f8b4 	bl	8001520 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80013b8:	f7ff fcac 	bl	8000d14 <HAL_GetTick>
 80013bc:	0003      	movs	r3, r0
 80013be:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80013c0:	e01b      	b.n	80013fa <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80013c2:	f7ff fca7 	bl	8000d14 <HAL_GetTick>
 80013c6:	0002      	movs	r2, r0
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b0a      	cmp	r3, #10
 80013ce:	d914      	bls.n	80013fa <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2201      	movs	r2, #1
 80013d8:	4013      	ands	r3, r2
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d00d      	beq.n	80013fa <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013e2:	2210      	movs	r2, #16
 80013e4:	431a      	orrs	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013ee:	2201      	movs	r2, #1
 80013f0:	431a      	orrs	r2, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e007      	b.n	800140a <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2201      	movs	r2, #1
 8001402:	4013      	ands	r3, r2
 8001404:	2b01      	cmp	r3, #1
 8001406:	d1dc      	bne.n	80013c2 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001408:	2300      	movs	r3, #0
}
 800140a:	0018      	movs	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	b004      	add	sp, #16
 8001410:	bd80      	pop	{r7, pc}
 8001412:	46c0      	nop			@ (mov r8, r8)
 8001414:	80000017 	.word	0x80000017

08001418 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001424:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800142a:	2250      	movs	r2, #80	@ 0x50
 800142c:	4013      	ands	r3, r2
 800142e:	d141      	bne.n	80014b4 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001434:	2280      	movs	r2, #128	@ 0x80
 8001436:	0092      	lsls	r2, r2, #2
 8001438:	431a      	orrs	r2, r3
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	68da      	ldr	r2, [r3, #12]
 8001444:	23c0      	movs	r3, #192	@ 0xc0
 8001446:	011b      	lsls	r3, r3, #4
 8001448:	4013      	ands	r3, r2
 800144a:	d12e      	bne.n	80014aa <ADC_DMAConvCplt+0x92>
        (hadc->Init.ContinuousConvMode == DISABLE))
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	2220      	movs	r2, #32
 8001450:	5c9b      	ldrb	r3, [r3, r2]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001452:	2b00      	cmp	r3, #0
 8001454:	d129      	bne.n	80014aa <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	2208      	movs	r2, #8
 800145e:	4013      	ands	r3, r2
 8001460:	2b08      	cmp	r3, #8
 8001462:	d122      	bne.n	80014aa <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2204      	movs	r2, #4
 800146c:	4013      	ands	r3, r2
 800146e:	d110      	bne.n	8001492 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	685a      	ldr	r2, [r3, #4]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	210c      	movs	r1, #12
 800147c:	438a      	bics	r2, r1
 800147e:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001484:	4a10      	ldr	r2, [pc, #64]	@ (80014c8 <ADC_DMAConvCplt+0xb0>)
 8001486:	4013      	ands	r3, r2
 8001488:	2201      	movs	r2, #1
 800148a:	431a      	orrs	r2, r3
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	655a      	str	r2, [r3, #84]	@ 0x54
 8001490:	e00b      	b.n	80014aa <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001496:	2220      	movs	r2, #32
 8001498:	431a      	orrs	r2, r3
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a2:	2201      	movs	r2, #1
 80014a4:	431a      	orrs	r2, r3
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	0018      	movs	r0, r3
 80014ae:	f7ff fead 	bl	800120c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80014b2:	e005      	b.n	80014c0 <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	0010      	movs	r0, r2
 80014be:	4798      	blx	r3
}
 80014c0:	46c0      	nop			@ (mov r8, r8)
 80014c2:	46bd      	mov	sp, r7
 80014c4:	b004      	add	sp, #16
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	fffffefe 	.word	0xfffffefe

080014cc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014d8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	0018      	movs	r0, r3
 80014de:	f7ff fe9d 	bl	800121c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80014e2:	46c0      	nop			@ (mov r8, r8)
 80014e4:	46bd      	mov	sp, r7
 80014e6:	b004      	add	sp, #16
 80014e8:	bd80      	pop	{r7, pc}

080014ea <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b084      	sub	sp, #16
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014f6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014fc:	2240      	movs	r2, #64	@ 0x40
 80014fe:	431a      	orrs	r2, r3
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001508:	2204      	movs	r2, #4
 800150a:	431a      	orrs	r2, r3
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	0018      	movs	r0, r3
 8001514:	f7ff fe8a 	bl	800122c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001518:	46c0      	nop			@ (mov r8, r8)
 800151a:	46bd      	mov	sp, r7
 800151c:	b004      	add	sp, #16
 800151e:	bd80      	pop	{r7, pc}

08001520 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001528:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <ADC_DelayMicroSecond+0x38>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	490b      	ldr	r1, [pc, #44]	@ (800155c <ADC_DelayMicroSecond+0x3c>)
 800152e:	0018      	movs	r0, r3
 8001530:	f7fe fdfc 	bl	800012c <__udivsi3>
 8001534:	0003      	movs	r3, r0
 8001536:	001a      	movs	r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	4353      	muls	r3, r2
 800153c:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 800153e:	e002      	b.n	8001546 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	3b01      	subs	r3, #1
 8001544:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d1f9      	bne.n	8001540 <ADC_DelayMicroSecond+0x20>
  }
}
 800154c:	46c0      	nop			@ (mov r8, r8)
 800154e:	46c0      	nop			@ (mov r8, r8)
 8001550:	46bd      	mov	sp, r7
 8001552:	b004      	add	sp, #16
 8001554:	bd80      	pop	{r7, pc}
 8001556:	46c0      	nop			@ (mov r8, r8)
 8001558:	20000000 	.word	0x20000000
 800155c:	000f4240 	.word	0x000f4240

08001560 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	0002      	movs	r2, r0
 8001568:	1dfb      	adds	r3, r7, #7
 800156a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800156c:	1dfb      	adds	r3, r7, #7
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b7f      	cmp	r3, #127	@ 0x7f
 8001572:	d809      	bhi.n	8001588 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001574:	1dfb      	adds	r3, r7, #7
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	001a      	movs	r2, r3
 800157a:	231f      	movs	r3, #31
 800157c:	401a      	ands	r2, r3
 800157e:	4b04      	ldr	r3, [pc, #16]	@ (8001590 <__NVIC_EnableIRQ+0x30>)
 8001580:	2101      	movs	r1, #1
 8001582:	4091      	lsls	r1, r2
 8001584:	000a      	movs	r2, r1
 8001586:	601a      	str	r2, [r3, #0]
  }
}
 8001588:	46c0      	nop			@ (mov r8, r8)
 800158a:	46bd      	mov	sp, r7
 800158c:	b002      	add	sp, #8
 800158e:	bd80      	pop	{r7, pc}
 8001590:	e000e100 	.word	0xe000e100

08001594 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001594:	b590      	push	{r4, r7, lr}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	0002      	movs	r2, r0
 800159c:	6039      	str	r1, [r7, #0]
 800159e:	1dfb      	adds	r3, r7, #7
 80015a0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80015a2:	1dfb      	adds	r3, r7, #7
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80015a8:	d828      	bhi.n	80015fc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015aa:	4a2f      	ldr	r2, [pc, #188]	@ (8001668 <__NVIC_SetPriority+0xd4>)
 80015ac:	1dfb      	adds	r3, r7, #7
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	b25b      	sxtb	r3, r3
 80015b2:	089b      	lsrs	r3, r3, #2
 80015b4:	33c0      	adds	r3, #192	@ 0xc0
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	589b      	ldr	r3, [r3, r2]
 80015ba:	1dfa      	adds	r2, r7, #7
 80015bc:	7812      	ldrb	r2, [r2, #0]
 80015be:	0011      	movs	r1, r2
 80015c0:	2203      	movs	r2, #3
 80015c2:	400a      	ands	r2, r1
 80015c4:	00d2      	lsls	r2, r2, #3
 80015c6:	21ff      	movs	r1, #255	@ 0xff
 80015c8:	4091      	lsls	r1, r2
 80015ca:	000a      	movs	r2, r1
 80015cc:	43d2      	mvns	r2, r2
 80015ce:	401a      	ands	r2, r3
 80015d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	019b      	lsls	r3, r3, #6
 80015d6:	22ff      	movs	r2, #255	@ 0xff
 80015d8:	401a      	ands	r2, r3
 80015da:	1dfb      	adds	r3, r7, #7
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	0018      	movs	r0, r3
 80015e0:	2303      	movs	r3, #3
 80015e2:	4003      	ands	r3, r0
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015e8:	481f      	ldr	r0, [pc, #124]	@ (8001668 <__NVIC_SetPriority+0xd4>)
 80015ea:	1dfb      	adds	r3, r7, #7
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	b25b      	sxtb	r3, r3
 80015f0:	089b      	lsrs	r3, r3, #2
 80015f2:	430a      	orrs	r2, r1
 80015f4:	33c0      	adds	r3, #192	@ 0xc0
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80015fa:	e031      	b.n	8001660 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015fc:	4a1b      	ldr	r2, [pc, #108]	@ (800166c <__NVIC_SetPriority+0xd8>)
 80015fe:	1dfb      	adds	r3, r7, #7
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	0019      	movs	r1, r3
 8001604:	230f      	movs	r3, #15
 8001606:	400b      	ands	r3, r1
 8001608:	3b08      	subs	r3, #8
 800160a:	089b      	lsrs	r3, r3, #2
 800160c:	3306      	adds	r3, #6
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	18d3      	adds	r3, r2, r3
 8001612:	3304      	adds	r3, #4
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	1dfa      	adds	r2, r7, #7
 8001618:	7812      	ldrb	r2, [r2, #0]
 800161a:	0011      	movs	r1, r2
 800161c:	2203      	movs	r2, #3
 800161e:	400a      	ands	r2, r1
 8001620:	00d2      	lsls	r2, r2, #3
 8001622:	21ff      	movs	r1, #255	@ 0xff
 8001624:	4091      	lsls	r1, r2
 8001626:	000a      	movs	r2, r1
 8001628:	43d2      	mvns	r2, r2
 800162a:	401a      	ands	r2, r3
 800162c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	019b      	lsls	r3, r3, #6
 8001632:	22ff      	movs	r2, #255	@ 0xff
 8001634:	401a      	ands	r2, r3
 8001636:	1dfb      	adds	r3, r7, #7
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	0018      	movs	r0, r3
 800163c:	2303      	movs	r3, #3
 800163e:	4003      	ands	r3, r0
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001644:	4809      	ldr	r0, [pc, #36]	@ (800166c <__NVIC_SetPriority+0xd8>)
 8001646:	1dfb      	adds	r3, r7, #7
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	001c      	movs	r4, r3
 800164c:	230f      	movs	r3, #15
 800164e:	4023      	ands	r3, r4
 8001650:	3b08      	subs	r3, #8
 8001652:	089b      	lsrs	r3, r3, #2
 8001654:	430a      	orrs	r2, r1
 8001656:	3306      	adds	r3, #6
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	18c3      	adds	r3, r0, r3
 800165c:	3304      	adds	r3, #4
 800165e:	601a      	str	r2, [r3, #0]
}
 8001660:	46c0      	nop			@ (mov r8, r8)
 8001662:	46bd      	mov	sp, r7
 8001664:	b003      	add	sp, #12
 8001666:	bd90      	pop	{r4, r7, pc}
 8001668:	e000e100 	.word	0xe000e100
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	1e5a      	subs	r2, r3, #1
 800167c:	2380      	movs	r3, #128	@ 0x80
 800167e:	045b      	lsls	r3, r3, #17
 8001680:	429a      	cmp	r2, r3
 8001682:	d301      	bcc.n	8001688 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001684:	2301      	movs	r3, #1
 8001686:	e010      	b.n	80016aa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001688:	4b0a      	ldr	r3, [pc, #40]	@ (80016b4 <SysTick_Config+0x44>)
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	3a01      	subs	r2, #1
 800168e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001690:	2301      	movs	r3, #1
 8001692:	425b      	negs	r3, r3
 8001694:	2103      	movs	r1, #3
 8001696:	0018      	movs	r0, r3
 8001698:	f7ff ff7c 	bl	8001594 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800169c:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <SysTick_Config+0x44>)
 800169e:	2200      	movs	r2, #0
 80016a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016a2:	4b04      	ldr	r3, [pc, #16]	@ (80016b4 <SysTick_Config+0x44>)
 80016a4:	2207      	movs	r2, #7
 80016a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	0018      	movs	r0, r3
 80016ac:	46bd      	mov	sp, r7
 80016ae:	b002      	add	sp, #8
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	46c0      	nop			@ (mov r8, r8)
 80016b4:	e000e010 	.word	0xe000e010

080016b8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60b9      	str	r1, [r7, #8]
 80016c0:	607a      	str	r2, [r7, #4]
 80016c2:	210f      	movs	r1, #15
 80016c4:	187b      	adds	r3, r7, r1
 80016c6:	1c02      	adds	r2, r0, #0
 80016c8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80016ca:	68ba      	ldr	r2, [r7, #8]
 80016cc:	187b      	adds	r3, r7, r1
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	b25b      	sxtb	r3, r3
 80016d2:	0011      	movs	r1, r2
 80016d4:	0018      	movs	r0, r3
 80016d6:	f7ff ff5d 	bl	8001594 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80016da:	46c0      	nop			@ (mov r8, r8)
 80016dc:	46bd      	mov	sp, r7
 80016de:	b004      	add	sp, #16
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b082      	sub	sp, #8
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	0002      	movs	r2, r0
 80016ea:	1dfb      	adds	r3, r7, #7
 80016ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016ee:	1dfb      	adds	r3, r7, #7
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	b25b      	sxtb	r3, r3
 80016f4:	0018      	movs	r0, r3
 80016f6:	f7ff ff33 	bl	8001560 <__NVIC_EnableIRQ>
}
 80016fa:	46c0      	nop			@ (mov r8, r8)
 80016fc:	46bd      	mov	sp, r7
 80016fe:	b002      	add	sp, #8
 8001700:	bd80      	pop	{r7, pc}

08001702 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b082      	sub	sp, #8
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	0018      	movs	r0, r3
 800170e:	f7ff ffaf 	bl	8001670 <SysTick_Config>
 8001712:	0003      	movs	r3, r0
}
 8001714:	0018      	movs	r0, r3
 8001716:	46bd      	mov	sp, r7
 8001718:	b002      	add	sp, #8
 800171a:	bd80      	pop	{r7, pc}

0800171c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d101      	bne.n	800172e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e061      	b.n	80017f2 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a32      	ldr	r2, [pc, #200]	@ (80017fc <HAL_DMA_Init+0xe0>)
 8001734:	4694      	mov	ip, r2
 8001736:	4463      	add	r3, ip
 8001738:	2114      	movs	r1, #20
 800173a:	0018      	movs	r0, r3
 800173c:	f7fe fcf6 	bl	800012c <__udivsi3>
 8001740:	0003      	movs	r3, r0
 8001742:	009a      	lsls	r2, r3, #2
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	4a2d      	ldr	r2, [pc, #180]	@ (8001800 <HAL_DMA_Init+0xe4>)
 800174c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2225      	movs	r2, #37	@ 0x25
 8001752:	2102      	movs	r1, #2
 8001754:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	4a28      	ldr	r2, [pc, #160]	@ (8001804 <HAL_DMA_Init+0xe8>)
 8001762:	4013      	ands	r3, r2
 8001764:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800176e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	691b      	ldr	r3, [r3, #16]
 8001774:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800177a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001786:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a1b      	ldr	r3, [r3, #32]
 800178c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800178e:	68fa      	ldr	r2, [r7, #12]
 8001790:	4313      	orrs	r3, r2
 8001792:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	68fa      	ldr	r2, [r7, #12]
 800179a:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	689a      	ldr	r2, [r3, #8]
 80017a0:	2380      	movs	r3, #128	@ 0x80
 80017a2:	01db      	lsls	r3, r3, #7
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d018      	beq.n	80017da <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80017a8:	4b17      	ldr	r3, [pc, #92]	@ (8001808 <HAL_DMA_Init+0xec>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017b0:	211c      	movs	r1, #28
 80017b2:	400b      	ands	r3, r1
 80017b4:	210f      	movs	r1, #15
 80017b6:	4099      	lsls	r1, r3
 80017b8:	000b      	movs	r3, r1
 80017ba:	43d9      	mvns	r1, r3
 80017bc:	4b12      	ldr	r3, [pc, #72]	@ (8001808 <HAL_DMA_Init+0xec>)
 80017be:	400a      	ands	r2, r1
 80017c0:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80017c2:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <HAL_DMA_Init+0xec>)
 80017c4:	6819      	ldr	r1, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	685a      	ldr	r2, [r3, #4]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ce:	201c      	movs	r0, #28
 80017d0:	4003      	ands	r3, r0
 80017d2:	409a      	lsls	r2, r3
 80017d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001808 <HAL_DMA_Init+0xec>)
 80017d6:	430a      	orrs	r2, r1
 80017d8:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2200      	movs	r2, #0
 80017de:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2225      	movs	r2, #37	@ 0x25
 80017e4:	2101      	movs	r1, #1
 80017e6:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2224      	movs	r2, #36	@ 0x24
 80017ec:	2100      	movs	r1, #0
 80017ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80017f0:	2300      	movs	r3, #0
}
 80017f2:	0018      	movs	r0, r3
 80017f4:	46bd      	mov	sp, r7
 80017f6:	b004      	add	sp, #16
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	46c0      	nop			@ (mov r8, r8)
 80017fc:	bffdfff8 	.word	0xbffdfff8
 8001800:	40020000 	.word	0x40020000
 8001804:	ffff800f 	.word	0xffff800f
 8001808:	400200a8 	.word	0x400200a8

0800180c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
 8001818:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800181a:	2317      	movs	r3, #23
 800181c:	18fb      	adds	r3, r7, r3
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	2224      	movs	r2, #36	@ 0x24
 8001826:	5c9b      	ldrb	r3, [r3, r2]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d101      	bne.n	8001830 <HAL_DMA_Start_IT+0x24>
 800182c:	2302      	movs	r3, #2
 800182e:	e04f      	b.n	80018d0 <HAL_DMA_Start_IT+0xc4>
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2224      	movs	r2, #36	@ 0x24
 8001834:	2101      	movs	r1, #1
 8001836:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2225      	movs	r2, #37	@ 0x25
 800183c:	5c9b      	ldrb	r3, [r3, r2]
 800183e:	b2db      	uxtb	r3, r3
 8001840:	2b01      	cmp	r3, #1
 8001842:	d13a      	bne.n	80018ba <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2225      	movs	r2, #37	@ 0x25
 8001848:	2102      	movs	r1, #2
 800184a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	2200      	movs	r2, #0
 8001850:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2101      	movs	r1, #1
 800185e:	438a      	bics	r2, r1
 8001860:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	68b9      	ldr	r1, [r7, #8]
 8001868:	68f8      	ldr	r0, [r7, #12]
 800186a:	f000 f8e3 	bl	8001a34 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	2b00      	cmp	r3, #0
 8001874:	d008      	beq.n	8001888 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	210e      	movs	r1, #14
 8001882:	430a      	orrs	r2, r1
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	e00f      	b.n	80018a8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	2104      	movs	r1, #4
 8001894:	438a      	bics	r2, r1
 8001896:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	210a      	movs	r1, #10
 80018a4:	430a      	orrs	r2, r1
 80018a6:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2101      	movs	r1, #1
 80018b4:	430a      	orrs	r2, r1
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	e007      	b.n	80018ca <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2224      	movs	r2, #36	@ 0x24
 80018be:	2100      	movs	r1, #0
 80018c0:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80018c2:	2317      	movs	r3, #23
 80018c4:	18fb      	adds	r3, r7, r3
 80018c6:	2202      	movs	r2, #2
 80018c8:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80018ca:	2317      	movs	r3, #23
 80018cc:	18fb      	adds	r3, r7, r3
 80018ce:	781b      	ldrb	r3, [r3, #0]
}
 80018d0:	0018      	movs	r0, r3
 80018d2:	46bd      	mov	sp, r7
 80018d4:	b006      	add	sp, #24
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018f4:	221c      	movs	r2, #28
 80018f6:	4013      	ands	r3, r2
 80018f8:	2204      	movs	r2, #4
 80018fa:	409a      	lsls	r2, r3
 80018fc:	0013      	movs	r3, r2
 80018fe:	68fa      	ldr	r2, [r7, #12]
 8001900:	4013      	ands	r3, r2
 8001902:	d026      	beq.n	8001952 <HAL_DMA_IRQHandler+0x7a>
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	2204      	movs	r2, #4
 8001908:	4013      	ands	r3, r2
 800190a:	d022      	beq.n	8001952 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2220      	movs	r2, #32
 8001914:	4013      	ands	r3, r2
 8001916:	d107      	bne.n	8001928 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2104      	movs	r1, #4
 8001924:	438a      	bics	r2, r1
 8001926:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800192c:	221c      	movs	r2, #28
 800192e:	401a      	ands	r2, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001934:	2104      	movs	r1, #4
 8001936:	4091      	lsls	r1, r2
 8001938:	000a      	movs	r2, r1
 800193a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001940:	2b00      	cmp	r3, #0
 8001942:	d100      	bne.n	8001946 <HAL_DMA_IRQHandler+0x6e>
 8001944:	e071      	b.n	8001a2a <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	0010      	movs	r0, r2
 800194e:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001950:	e06b      	b.n	8001a2a <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001956:	221c      	movs	r2, #28
 8001958:	4013      	ands	r3, r2
 800195a:	2202      	movs	r2, #2
 800195c:	409a      	lsls	r2, r3
 800195e:	0013      	movs	r3, r2
 8001960:	68fa      	ldr	r2, [r7, #12]
 8001962:	4013      	ands	r3, r2
 8001964:	d02d      	beq.n	80019c2 <HAL_DMA_IRQHandler+0xea>
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	2202      	movs	r2, #2
 800196a:	4013      	ands	r3, r2
 800196c:	d029      	beq.n	80019c2 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2220      	movs	r2, #32
 8001976:	4013      	ands	r3, r2
 8001978:	d10b      	bne.n	8001992 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	210a      	movs	r1, #10
 8001986:	438a      	bics	r2, r1
 8001988:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2225      	movs	r2, #37	@ 0x25
 800198e:	2101      	movs	r1, #1
 8001990:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001996:	221c      	movs	r2, #28
 8001998:	401a      	ands	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199e:	2102      	movs	r1, #2
 80019a0:	4091      	lsls	r1, r2
 80019a2:	000a      	movs	r2, r1
 80019a4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2224      	movs	r2, #36	@ 0x24
 80019aa:	2100      	movs	r1, #0
 80019ac:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d039      	beq.n	8001a2a <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	0010      	movs	r0, r2
 80019be:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80019c0:	e033      	b.n	8001a2a <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c6:	221c      	movs	r2, #28
 80019c8:	4013      	ands	r3, r2
 80019ca:	2208      	movs	r2, #8
 80019cc:	409a      	lsls	r2, r3
 80019ce:	0013      	movs	r3, r2
 80019d0:	68fa      	ldr	r2, [r7, #12]
 80019d2:	4013      	ands	r3, r2
 80019d4:	d02a      	beq.n	8001a2c <HAL_DMA_IRQHandler+0x154>
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	2208      	movs	r2, #8
 80019da:	4013      	ands	r3, r2
 80019dc:	d026      	beq.n	8001a2c <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	210e      	movs	r1, #14
 80019ea:	438a      	bics	r2, r1
 80019ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019f2:	221c      	movs	r2, #28
 80019f4:	401a      	ands	r2, r3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fa:	2101      	movs	r1, #1
 80019fc:	4091      	lsls	r1, r2
 80019fe:	000a      	movs	r2, r1
 8001a00:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2225      	movs	r2, #37	@ 0x25
 8001a0c:	2101      	movs	r1, #1
 8001a0e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2224      	movs	r2, #36	@ 0x24
 8001a14:	2100      	movs	r1, #0
 8001a16:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d005      	beq.n	8001a2c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	0010      	movs	r0, r2
 8001a28:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001a2a:	46c0      	nop			@ (mov r8, r8)
 8001a2c:	46c0      	nop			@ (mov r8, r8)
}
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	b004      	add	sp, #16
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
 8001a40:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a46:	221c      	movs	r2, #28
 8001a48:	401a      	ands	r2, r3
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4e:	2101      	movs	r1, #1
 8001a50:	4091      	lsls	r1, r2
 8001a52:	000a      	movs	r2, r1
 8001a54:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	683a      	ldr	r2, [r7, #0]
 8001a5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	2b10      	cmp	r3, #16
 8001a64:	d108      	bne.n	8001a78 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	68ba      	ldr	r2, [r7, #8]
 8001a74:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a76:	e007      	b.n	8001a88 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	68ba      	ldr	r2, [r7, #8]
 8001a7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	687a      	ldr	r2, [r7, #4]
 8001a86:	60da      	str	r2, [r3, #12]
}
 8001a88:	46c0      	nop			@ (mov r8, r8)
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	b004      	add	sp, #16
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001aa6:	e149      	b.n	8001d3c <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2101      	movs	r1, #1
 8001aae:	697a      	ldr	r2, [r7, #20]
 8001ab0:	4091      	lsls	r1, r2
 8001ab2:	000a      	movs	r2, r1
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d100      	bne.n	8001ac0 <HAL_GPIO_Init+0x30>
 8001abe:	e13a      	b.n	8001d36 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	2203      	movs	r2, #3
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d005      	beq.n	8001ad8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	2203      	movs	r2, #3
 8001ad2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d130      	bne.n	8001b3a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	2203      	movs	r2, #3
 8001ae4:	409a      	lsls	r2, r3
 8001ae6:	0013      	movs	r3, r2
 8001ae8:	43da      	mvns	r2, r3
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	4013      	ands	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	68da      	ldr	r2, [r3, #12]
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	409a      	lsls	r2, r3
 8001afa:	0013      	movs	r3, r2
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b0e:	2201      	movs	r2, #1
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	409a      	lsls	r2, r3
 8001b14:	0013      	movs	r3, r2
 8001b16:	43da      	mvns	r2, r3
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	091b      	lsrs	r3, r3, #4
 8001b24:	2201      	movs	r2, #1
 8001b26:	401a      	ands	r2, r3
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	409a      	lsls	r2, r3
 8001b2c:	0013      	movs	r3, r2
 8001b2e:	693a      	ldr	r2, [r7, #16]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	2203      	movs	r2, #3
 8001b40:	4013      	ands	r3, r2
 8001b42:	2b03      	cmp	r3, #3
 8001b44:	d017      	beq.n	8001b76 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	2203      	movs	r2, #3
 8001b52:	409a      	lsls	r2, r3
 8001b54:	0013      	movs	r3, r2
 8001b56:	43da      	mvns	r2, r3
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	689a      	ldr	r2, [r3, #8]
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	409a      	lsls	r2, r3
 8001b68:	0013      	movs	r3, r2
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	2203      	movs	r2, #3
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d123      	bne.n	8001bca <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	08da      	lsrs	r2, r3, #3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	3208      	adds	r2, #8
 8001b8a:	0092      	lsls	r2, r2, #2
 8001b8c:	58d3      	ldr	r3, [r2, r3]
 8001b8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	2207      	movs	r2, #7
 8001b94:	4013      	ands	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	220f      	movs	r2, #15
 8001b9a:	409a      	lsls	r2, r3
 8001b9c:	0013      	movs	r3, r2
 8001b9e:	43da      	mvns	r2, r3
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	691a      	ldr	r2, [r3, #16]
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	2107      	movs	r1, #7
 8001bae:	400b      	ands	r3, r1
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	409a      	lsls	r2, r3
 8001bb4:	0013      	movs	r3, r2
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	08da      	lsrs	r2, r3, #3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3208      	adds	r2, #8
 8001bc4:	0092      	lsls	r2, r2, #2
 8001bc6:	6939      	ldr	r1, [r7, #16]
 8001bc8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	2203      	movs	r2, #3
 8001bd6:	409a      	lsls	r2, r3
 8001bd8:	0013      	movs	r3, r2
 8001bda:	43da      	mvns	r2, r3
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	4013      	ands	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2203      	movs	r2, #3
 8001be8:	401a      	ands	r2, r3
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	409a      	lsls	r2, r3
 8001bf0:	0013      	movs	r3, r2
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685a      	ldr	r2, [r3, #4]
 8001c02:	23c0      	movs	r3, #192	@ 0xc0
 8001c04:	029b      	lsls	r3, r3, #10
 8001c06:	4013      	ands	r3, r2
 8001c08:	d100      	bne.n	8001c0c <HAL_GPIO_Init+0x17c>
 8001c0a:	e094      	b.n	8001d36 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0c:	4b51      	ldr	r3, [pc, #324]	@ (8001d54 <HAL_GPIO_Init+0x2c4>)
 8001c0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c10:	4b50      	ldr	r3, [pc, #320]	@ (8001d54 <HAL_GPIO_Init+0x2c4>)
 8001c12:	2101      	movs	r1, #1
 8001c14:	430a      	orrs	r2, r1
 8001c16:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c18:	4a4f      	ldr	r2, [pc, #316]	@ (8001d58 <HAL_GPIO_Init+0x2c8>)
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	089b      	lsrs	r3, r3, #2
 8001c1e:	3302      	adds	r3, #2
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	589b      	ldr	r3, [r3, r2]
 8001c24:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	2203      	movs	r2, #3
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	220f      	movs	r2, #15
 8001c30:	409a      	lsls	r2, r3
 8001c32:	0013      	movs	r3, r2
 8001c34:	43da      	mvns	r2, r3
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	23a0      	movs	r3, #160	@ 0xa0
 8001c40:	05db      	lsls	r3, r3, #23
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d013      	beq.n	8001c6e <HAL_GPIO_Init+0x1de>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a44      	ldr	r2, [pc, #272]	@ (8001d5c <HAL_GPIO_Init+0x2cc>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d00d      	beq.n	8001c6a <HAL_GPIO_Init+0x1da>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a43      	ldr	r2, [pc, #268]	@ (8001d60 <HAL_GPIO_Init+0x2d0>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d007      	beq.n	8001c66 <HAL_GPIO_Init+0x1d6>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a42      	ldr	r2, [pc, #264]	@ (8001d64 <HAL_GPIO_Init+0x2d4>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d101      	bne.n	8001c62 <HAL_GPIO_Init+0x1d2>
 8001c5e:	2305      	movs	r3, #5
 8001c60:	e006      	b.n	8001c70 <HAL_GPIO_Init+0x1e0>
 8001c62:	2306      	movs	r3, #6
 8001c64:	e004      	b.n	8001c70 <HAL_GPIO_Init+0x1e0>
 8001c66:	2302      	movs	r3, #2
 8001c68:	e002      	b.n	8001c70 <HAL_GPIO_Init+0x1e0>
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e000      	b.n	8001c70 <HAL_GPIO_Init+0x1e0>
 8001c6e:	2300      	movs	r3, #0
 8001c70:	697a      	ldr	r2, [r7, #20]
 8001c72:	2103      	movs	r1, #3
 8001c74:	400a      	ands	r2, r1
 8001c76:	0092      	lsls	r2, r2, #2
 8001c78:	4093      	lsls	r3, r2
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c80:	4935      	ldr	r1, [pc, #212]	@ (8001d58 <HAL_GPIO_Init+0x2c8>)
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	089b      	lsrs	r3, r3, #2
 8001c86:	3302      	adds	r3, #2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c8e:	4b36      	ldr	r3, [pc, #216]	@ (8001d68 <HAL_GPIO_Init+0x2d8>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	43da      	mvns	r2, r3
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685a      	ldr	r2, [r3, #4]
 8001ca2:	2380      	movs	r3, #128	@ 0x80
 8001ca4:	035b      	lsls	r3, r3, #13
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	d003      	beq.n	8001cb2 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001cb2:	4b2d      	ldr	r3, [pc, #180]	@ (8001d68 <HAL_GPIO_Init+0x2d8>)
 8001cb4:	693a      	ldr	r2, [r7, #16]
 8001cb6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001cb8:	4b2b      	ldr	r3, [pc, #172]	@ (8001d68 <HAL_GPIO_Init+0x2d8>)
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	43da      	mvns	r2, r3
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685a      	ldr	r2, [r3, #4]
 8001ccc:	2380      	movs	r3, #128	@ 0x80
 8001cce:	039b      	lsls	r3, r3, #14
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d003      	beq.n	8001cdc <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8001cd4:	693a      	ldr	r2, [r7, #16]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001cdc:	4b22      	ldr	r3, [pc, #136]	@ (8001d68 <HAL_GPIO_Init+0x2d8>)
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001ce2:	4b21      	ldr	r3, [pc, #132]	@ (8001d68 <HAL_GPIO_Init+0x2d8>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	43da      	mvns	r2, r3
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685a      	ldr	r2, [r3, #4]
 8001cf6:	2380      	movs	r3, #128	@ 0x80
 8001cf8:	029b      	lsls	r3, r3, #10
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d003      	beq.n	8001d06 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d06:	4b18      	ldr	r3, [pc, #96]	@ (8001d68 <HAL_GPIO_Init+0x2d8>)
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d0c:	4b16      	ldr	r3, [pc, #88]	@ (8001d68 <HAL_GPIO_Init+0x2d8>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	43da      	mvns	r2, r3
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685a      	ldr	r2, [r3, #4]
 8001d20:	2380      	movs	r3, #128	@ 0x80
 8001d22:	025b      	lsls	r3, r3, #9
 8001d24:	4013      	ands	r3, r2
 8001d26:	d003      	beq.n	8001d30 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001d28:	693a      	ldr	r2, [r7, #16]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001d30:	4b0d      	ldr	r3, [pc, #52]	@ (8001d68 <HAL_GPIO_Init+0x2d8>)
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	40da      	lsrs	r2, r3
 8001d44:	1e13      	subs	r3, r2, #0
 8001d46:	d000      	beq.n	8001d4a <HAL_GPIO_Init+0x2ba>
 8001d48:	e6ae      	b.n	8001aa8 <HAL_GPIO_Init+0x18>
  }
}
 8001d4a:	46c0      	nop			@ (mov r8, r8)
 8001d4c:	46c0      	nop			@ (mov r8, r8)
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	b006      	add	sp, #24
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40021000 	.word	0x40021000
 8001d58:	40010000 	.word	0x40010000
 8001d5c:	50000400 	.word	0x50000400
 8001d60:	50000800 	.word	0x50000800
 8001d64:	50001c00 	.word	0x50001c00
 8001d68:	40010400 	.word	0x40010400

08001d6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d6c:	b5b0      	push	{r4, r5, r7, lr}
 8001d6e:	b08a      	sub	sp, #40	@ 0x28
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d102      	bne.n	8001d80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	f000 fb6c 	bl	8002458 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d80:	4bc8      	ldr	r3, [pc, #800]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	220c      	movs	r2, #12
 8001d86:	4013      	ands	r3, r2
 8001d88:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d8a:	4bc6      	ldr	r3, [pc, #792]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001d8c:	68da      	ldr	r2, [r3, #12]
 8001d8e:	2380      	movs	r3, #128	@ 0x80
 8001d90:	025b      	lsls	r3, r3, #9
 8001d92:	4013      	ands	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d100      	bne.n	8001da2 <HAL_RCC_OscConfig+0x36>
 8001da0:	e07d      	b.n	8001e9e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	2b08      	cmp	r3, #8
 8001da6:	d007      	beq.n	8001db8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	2b0c      	cmp	r3, #12
 8001dac:	d112      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x68>
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	2380      	movs	r3, #128	@ 0x80
 8001db2:	025b      	lsls	r3, r3, #9
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d10d      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001db8:	4bba      	ldr	r3, [pc, #744]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	2380      	movs	r3, #128	@ 0x80
 8001dbe:	029b      	lsls	r3, r3, #10
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	d100      	bne.n	8001dc6 <HAL_RCC_OscConfig+0x5a>
 8001dc4:	e06a      	b.n	8001e9c <HAL_RCC_OscConfig+0x130>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d166      	bne.n	8001e9c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	f000 fb42 	bl	8002458 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685a      	ldr	r2, [r3, #4]
 8001dd8:	2380      	movs	r3, #128	@ 0x80
 8001dda:	025b      	lsls	r3, r3, #9
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d107      	bne.n	8001df0 <HAL_RCC_OscConfig+0x84>
 8001de0:	4bb0      	ldr	r3, [pc, #704]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	4baf      	ldr	r3, [pc, #700]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001de6:	2180      	movs	r1, #128	@ 0x80
 8001de8:	0249      	lsls	r1, r1, #9
 8001dea:	430a      	orrs	r2, r1
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	e027      	b.n	8001e40 <HAL_RCC_OscConfig+0xd4>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685a      	ldr	r2, [r3, #4]
 8001df4:	23a0      	movs	r3, #160	@ 0xa0
 8001df6:	02db      	lsls	r3, r3, #11
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d10e      	bne.n	8001e1a <HAL_RCC_OscConfig+0xae>
 8001dfc:	4ba9      	ldr	r3, [pc, #676]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	4ba8      	ldr	r3, [pc, #672]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001e02:	2180      	movs	r1, #128	@ 0x80
 8001e04:	02c9      	lsls	r1, r1, #11
 8001e06:	430a      	orrs	r2, r1
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	4ba6      	ldr	r3, [pc, #664]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	4ba5      	ldr	r3, [pc, #660]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001e10:	2180      	movs	r1, #128	@ 0x80
 8001e12:	0249      	lsls	r1, r1, #9
 8001e14:	430a      	orrs	r2, r1
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	e012      	b.n	8001e40 <HAL_RCC_OscConfig+0xd4>
 8001e1a:	4ba2      	ldr	r3, [pc, #648]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	4ba1      	ldr	r3, [pc, #644]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001e20:	49a1      	ldr	r1, [pc, #644]	@ (80020a8 <HAL_RCC_OscConfig+0x33c>)
 8001e22:	400a      	ands	r2, r1
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	4b9f      	ldr	r3, [pc, #636]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	2380      	movs	r3, #128	@ 0x80
 8001e2c:	025b      	lsls	r3, r3, #9
 8001e2e:	4013      	ands	r3, r2
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	4b9b      	ldr	r3, [pc, #620]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	4b9a      	ldr	r3, [pc, #616]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001e3a:	499c      	ldr	r1, [pc, #624]	@ (80020ac <HAL_RCC_OscConfig+0x340>)
 8001e3c:	400a      	ands	r2, r1
 8001e3e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d014      	beq.n	8001e72 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e48:	f7fe ff64 	bl	8000d14 <HAL_GetTick>
 8001e4c:	0003      	movs	r3, r0
 8001e4e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e50:	e008      	b.n	8001e64 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e52:	f7fe ff5f 	bl	8000d14 <HAL_GetTick>
 8001e56:	0002      	movs	r2, r0
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	2b64      	cmp	r3, #100	@ 0x64
 8001e5e:	d901      	bls.n	8001e64 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	e2f9      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e64:	4b8f      	ldr	r3, [pc, #572]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	2380      	movs	r3, #128	@ 0x80
 8001e6a:	029b      	lsls	r3, r3, #10
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	d0f0      	beq.n	8001e52 <HAL_RCC_OscConfig+0xe6>
 8001e70:	e015      	b.n	8001e9e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e72:	f7fe ff4f 	bl	8000d14 <HAL_GetTick>
 8001e76:	0003      	movs	r3, r0
 8001e78:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e7a:	e008      	b.n	8001e8e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e7c:	f7fe ff4a 	bl	8000d14 <HAL_GetTick>
 8001e80:	0002      	movs	r2, r0
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	2b64      	cmp	r3, #100	@ 0x64
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e2e4      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e8e:	4b85      	ldr	r3, [pc, #532]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	2380      	movs	r3, #128	@ 0x80
 8001e94:	029b      	lsls	r3, r3, #10
 8001e96:	4013      	ands	r3, r2
 8001e98:	d1f0      	bne.n	8001e7c <HAL_RCC_OscConfig+0x110>
 8001e9a:	e000      	b.n	8001e9e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e9c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	2202      	movs	r2, #2
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	d100      	bne.n	8001eaa <HAL_RCC_OscConfig+0x13e>
 8001ea8:	e099      	b.n	8001fde <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb2:	2220      	movs	r2, #32
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	d009      	beq.n	8001ecc <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001eb8:	4b7a      	ldr	r3, [pc, #488]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	4b79      	ldr	r3, [pc, #484]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001ebe:	2120      	movs	r1, #32
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec6:	2220      	movs	r2, #32
 8001ec8:	4393      	bics	r3, r2
 8001eca:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	2b04      	cmp	r3, #4
 8001ed0:	d005      	beq.n	8001ede <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	2b0c      	cmp	r3, #12
 8001ed6:	d13e      	bne.n	8001f56 <HAL_RCC_OscConfig+0x1ea>
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d13b      	bne.n	8001f56 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001ede:	4b71      	ldr	r3, [pc, #452]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2204      	movs	r2, #4
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	d004      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x186>
 8001ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d101      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e2b2      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef2:	4b6c      	ldr	r3, [pc, #432]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	4a6e      	ldr	r2, [pc, #440]	@ (80020b0 <HAL_RCC_OscConfig+0x344>)
 8001ef8:	4013      	ands	r3, r2
 8001efa:	0019      	movs	r1, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	021a      	lsls	r2, r3, #8
 8001f02:	4b68      	ldr	r3, [pc, #416]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001f04:	430a      	orrs	r2, r1
 8001f06:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001f08:	4b66      	ldr	r3, [pc, #408]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2209      	movs	r2, #9
 8001f0e:	4393      	bics	r3, r2
 8001f10:	0019      	movs	r1, r3
 8001f12:	4b64      	ldr	r3, [pc, #400]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f16:	430a      	orrs	r2, r1
 8001f18:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f1a:	f000 fbeb 	bl	80026f4 <HAL_RCC_GetSysClockFreq>
 8001f1e:	0001      	movs	r1, r0
 8001f20:	4b60      	ldr	r3, [pc, #384]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	091b      	lsrs	r3, r3, #4
 8001f26:	220f      	movs	r2, #15
 8001f28:	4013      	ands	r3, r2
 8001f2a:	4a62      	ldr	r2, [pc, #392]	@ (80020b4 <HAL_RCC_OscConfig+0x348>)
 8001f2c:	5cd3      	ldrb	r3, [r2, r3]
 8001f2e:	000a      	movs	r2, r1
 8001f30:	40da      	lsrs	r2, r3
 8001f32:	4b61      	ldr	r3, [pc, #388]	@ (80020b8 <HAL_RCC_OscConfig+0x34c>)
 8001f34:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001f36:	4b61      	ldr	r3, [pc, #388]	@ (80020bc <HAL_RCC_OscConfig+0x350>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2513      	movs	r5, #19
 8001f3c:	197c      	adds	r4, r7, r5
 8001f3e:	0018      	movs	r0, r3
 8001f40:	f7fe fea2 	bl	8000c88 <HAL_InitTick>
 8001f44:	0003      	movs	r3, r0
 8001f46:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001f48:	197b      	adds	r3, r7, r5
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d046      	beq.n	8001fde <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001f50:	197b      	adds	r3, r7, r5
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	e280      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d027      	beq.n	8001fac <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001f5c:	4b51      	ldr	r3, [pc, #324]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2209      	movs	r2, #9
 8001f62:	4393      	bics	r3, r2
 8001f64:	0019      	movs	r1, r3
 8001f66:	4b4f      	ldr	r3, [pc, #316]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f6e:	f7fe fed1 	bl	8000d14 <HAL_GetTick>
 8001f72:	0003      	movs	r3, r0
 8001f74:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f76:	e008      	b.n	8001f8a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f78:	f7fe fecc 	bl	8000d14 <HAL_GetTick>
 8001f7c:	0002      	movs	r2, r0
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e266      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f8a:	4b46      	ldr	r3, [pc, #280]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2204      	movs	r2, #4
 8001f90:	4013      	ands	r3, r2
 8001f92:	d0f1      	beq.n	8001f78 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f94:	4b43      	ldr	r3, [pc, #268]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	4a45      	ldr	r2, [pc, #276]	@ (80020b0 <HAL_RCC_OscConfig+0x344>)
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	0019      	movs	r1, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	021a      	lsls	r2, r3, #8
 8001fa4:	4b3f      	ldr	r3, [pc, #252]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	605a      	str	r2, [r3, #4]
 8001faa:	e018      	b.n	8001fde <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fac:	4b3d      	ldr	r3, [pc, #244]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	4b3c      	ldr	r3, [pc, #240]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001fb2:	2101      	movs	r1, #1
 8001fb4:	438a      	bics	r2, r1
 8001fb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb8:	f7fe feac 	bl	8000d14 <HAL_GetTick>
 8001fbc:	0003      	movs	r3, r0
 8001fbe:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fc2:	f7fe fea7 	bl	8000d14 <HAL_GetTick>
 8001fc6:	0002      	movs	r2, r0
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e241      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001fd4:	4b33      	ldr	r3, [pc, #204]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2204      	movs	r2, #4
 8001fda:	4013      	ands	r3, r2
 8001fdc:	d1f1      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2210      	movs	r2, #16
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	d100      	bne.n	8001fea <HAL_RCC_OscConfig+0x27e>
 8001fe8:	e0a1      	b.n	800212e <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d140      	bne.n	8002072 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ff0:	4b2c      	ldr	r3, [pc, #176]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	2380      	movs	r3, #128	@ 0x80
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	d005      	beq.n	8002008 <HAL_RCC_OscConfig+0x29c>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d101      	bne.n	8002008 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e227      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002008:	4b26      	ldr	r3, [pc, #152]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	4a2c      	ldr	r2, [pc, #176]	@ (80020c0 <HAL_RCC_OscConfig+0x354>)
 800200e:	4013      	ands	r3, r2
 8002010:	0019      	movs	r1, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a1a      	ldr	r2, [r3, #32]
 8002016:	4b23      	ldr	r3, [pc, #140]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8002018:	430a      	orrs	r2, r1
 800201a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800201c:	4b21      	ldr	r3, [pc, #132]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	021b      	lsls	r3, r3, #8
 8002022:	0a19      	lsrs	r1, r3, #8
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	69db      	ldr	r3, [r3, #28]
 8002028:	061a      	lsls	r2, r3, #24
 800202a:	4b1e      	ldr	r3, [pc, #120]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 800202c:	430a      	orrs	r2, r1
 800202e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a1b      	ldr	r3, [r3, #32]
 8002034:	0b5b      	lsrs	r3, r3, #13
 8002036:	3301      	adds	r3, #1
 8002038:	2280      	movs	r2, #128	@ 0x80
 800203a:	0212      	lsls	r2, r2, #8
 800203c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800203e:	4b19      	ldr	r3, [pc, #100]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	091b      	lsrs	r3, r3, #4
 8002044:	210f      	movs	r1, #15
 8002046:	400b      	ands	r3, r1
 8002048:	491a      	ldr	r1, [pc, #104]	@ (80020b4 <HAL_RCC_OscConfig+0x348>)
 800204a:	5ccb      	ldrb	r3, [r1, r3]
 800204c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800204e:	4b1a      	ldr	r3, [pc, #104]	@ (80020b8 <HAL_RCC_OscConfig+0x34c>)
 8002050:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002052:	4b1a      	ldr	r3, [pc, #104]	@ (80020bc <HAL_RCC_OscConfig+0x350>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2513      	movs	r5, #19
 8002058:	197c      	adds	r4, r7, r5
 800205a:	0018      	movs	r0, r3
 800205c:	f7fe fe14 	bl	8000c88 <HAL_InitTick>
 8002060:	0003      	movs	r3, r0
 8002062:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002064:	197b      	adds	r3, r7, r5
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d060      	beq.n	800212e <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 800206c:	197b      	adds	r3, r7, r5
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	e1f2      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	699b      	ldr	r3, [r3, #24]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d03f      	beq.n	80020fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800207a:	4b0a      	ldr	r3, [pc, #40]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	4b09      	ldr	r3, [pc, #36]	@ (80020a4 <HAL_RCC_OscConfig+0x338>)
 8002080:	2180      	movs	r1, #128	@ 0x80
 8002082:	0049      	lsls	r1, r1, #1
 8002084:	430a      	orrs	r2, r1
 8002086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002088:	f7fe fe44 	bl	8000d14 <HAL_GetTick>
 800208c:	0003      	movs	r3, r0
 800208e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002090:	e018      	b.n	80020c4 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002092:	f7fe fe3f 	bl	8000d14 <HAL_GetTick>
 8002096:	0002      	movs	r2, r0
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	2b02      	cmp	r3, #2
 800209e:	d911      	bls.n	80020c4 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e1d9      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
 80020a4:	40021000 	.word	0x40021000
 80020a8:	fffeffff 	.word	0xfffeffff
 80020ac:	fffbffff 	.word	0xfffbffff
 80020b0:	ffffe0ff 	.word	0xffffe0ff
 80020b4:	080047fc 	.word	0x080047fc
 80020b8:	20000000 	.word	0x20000000
 80020bc:	20000004 	.word	0x20000004
 80020c0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80020c4:	4bc9      	ldr	r3, [pc, #804]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	2380      	movs	r3, #128	@ 0x80
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	4013      	ands	r3, r2
 80020ce:	d0e0      	beq.n	8002092 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020d0:	4bc6      	ldr	r3, [pc, #792]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	4ac6      	ldr	r2, [pc, #792]	@ (80023f0 <HAL_RCC_OscConfig+0x684>)
 80020d6:	4013      	ands	r3, r2
 80020d8:	0019      	movs	r1, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6a1a      	ldr	r2, [r3, #32]
 80020de:	4bc3      	ldr	r3, [pc, #780]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80020e0:	430a      	orrs	r2, r1
 80020e2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020e4:	4bc1      	ldr	r3, [pc, #772]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	021b      	lsls	r3, r3, #8
 80020ea:	0a19      	lsrs	r1, r3, #8
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	69db      	ldr	r3, [r3, #28]
 80020f0:	061a      	lsls	r2, r3, #24
 80020f2:	4bbe      	ldr	r3, [pc, #760]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80020f4:	430a      	orrs	r2, r1
 80020f6:	605a      	str	r2, [r3, #4]
 80020f8:	e019      	b.n	800212e <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80020fa:	4bbc      	ldr	r3, [pc, #752]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	4bbb      	ldr	r3, [pc, #748]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002100:	49bc      	ldr	r1, [pc, #752]	@ (80023f4 <HAL_RCC_OscConfig+0x688>)
 8002102:	400a      	ands	r2, r1
 8002104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002106:	f7fe fe05 	bl	8000d14 <HAL_GetTick>
 800210a:	0003      	movs	r3, r0
 800210c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002110:	f7fe fe00 	bl	8000d14 <HAL_GetTick>
 8002114:	0002      	movs	r2, r0
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b02      	cmp	r3, #2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e19a      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002122:	4bb2      	ldr	r3, [pc, #712]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	2380      	movs	r3, #128	@ 0x80
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	4013      	ands	r3, r2
 800212c:	d1f0      	bne.n	8002110 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2208      	movs	r2, #8
 8002134:	4013      	ands	r3, r2
 8002136:	d036      	beq.n	80021a6 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	695b      	ldr	r3, [r3, #20]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d019      	beq.n	8002174 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002140:	4baa      	ldr	r3, [pc, #680]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002142:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002144:	4ba9      	ldr	r3, [pc, #676]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002146:	2101      	movs	r1, #1
 8002148:	430a      	orrs	r2, r1
 800214a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800214c:	f7fe fde2 	bl	8000d14 <HAL_GetTick>
 8002150:	0003      	movs	r3, r0
 8002152:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002154:	e008      	b.n	8002168 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002156:	f7fe fddd 	bl	8000d14 <HAL_GetTick>
 800215a:	0002      	movs	r2, r0
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d901      	bls.n	8002168 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e177      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002168:	4ba0      	ldr	r3, [pc, #640]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 800216a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800216c:	2202      	movs	r2, #2
 800216e:	4013      	ands	r3, r2
 8002170:	d0f1      	beq.n	8002156 <HAL_RCC_OscConfig+0x3ea>
 8002172:	e018      	b.n	80021a6 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002174:	4b9d      	ldr	r3, [pc, #628]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002176:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002178:	4b9c      	ldr	r3, [pc, #624]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 800217a:	2101      	movs	r1, #1
 800217c:	438a      	bics	r2, r1
 800217e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002180:	f7fe fdc8 	bl	8000d14 <HAL_GetTick>
 8002184:	0003      	movs	r3, r0
 8002186:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002188:	e008      	b.n	800219c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800218a:	f7fe fdc3 	bl	8000d14 <HAL_GetTick>
 800218e:	0002      	movs	r2, r0
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d901      	bls.n	800219c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e15d      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800219c:	4b93      	ldr	r3, [pc, #588]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 800219e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021a0:	2202      	movs	r2, #2
 80021a2:	4013      	ands	r3, r2
 80021a4:	d1f1      	bne.n	800218a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2204      	movs	r2, #4
 80021ac:	4013      	ands	r3, r2
 80021ae:	d100      	bne.n	80021b2 <HAL_RCC_OscConfig+0x446>
 80021b0:	e0ae      	b.n	8002310 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021b2:	2023      	movs	r0, #35	@ 0x23
 80021b4:	183b      	adds	r3, r7, r0
 80021b6:	2200      	movs	r2, #0
 80021b8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021ba:	4b8c      	ldr	r3, [pc, #560]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80021bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021be:	2380      	movs	r3, #128	@ 0x80
 80021c0:	055b      	lsls	r3, r3, #21
 80021c2:	4013      	ands	r3, r2
 80021c4:	d109      	bne.n	80021da <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021c6:	4b89      	ldr	r3, [pc, #548]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80021c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021ca:	4b88      	ldr	r3, [pc, #544]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80021cc:	2180      	movs	r1, #128	@ 0x80
 80021ce:	0549      	lsls	r1, r1, #21
 80021d0:	430a      	orrs	r2, r1
 80021d2:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80021d4:	183b      	adds	r3, r7, r0
 80021d6:	2201      	movs	r2, #1
 80021d8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021da:	4b87      	ldr	r3, [pc, #540]	@ (80023f8 <HAL_RCC_OscConfig+0x68c>)
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	2380      	movs	r3, #128	@ 0x80
 80021e0:	005b      	lsls	r3, r3, #1
 80021e2:	4013      	ands	r3, r2
 80021e4:	d11a      	bne.n	800221c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021e6:	4b84      	ldr	r3, [pc, #528]	@ (80023f8 <HAL_RCC_OscConfig+0x68c>)
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	4b83      	ldr	r3, [pc, #524]	@ (80023f8 <HAL_RCC_OscConfig+0x68c>)
 80021ec:	2180      	movs	r1, #128	@ 0x80
 80021ee:	0049      	lsls	r1, r1, #1
 80021f0:	430a      	orrs	r2, r1
 80021f2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021f4:	f7fe fd8e 	bl	8000d14 <HAL_GetTick>
 80021f8:	0003      	movs	r3, r0
 80021fa:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021fc:	e008      	b.n	8002210 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021fe:	f7fe fd89 	bl	8000d14 <HAL_GetTick>
 8002202:	0002      	movs	r2, r0
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	2b64      	cmp	r3, #100	@ 0x64
 800220a:	d901      	bls.n	8002210 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 800220c:	2303      	movs	r3, #3
 800220e:	e123      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002210:	4b79      	ldr	r3, [pc, #484]	@ (80023f8 <HAL_RCC_OscConfig+0x68c>)
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	2380      	movs	r3, #128	@ 0x80
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	4013      	ands	r3, r2
 800221a:	d0f0      	beq.n	80021fe <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	2380      	movs	r3, #128	@ 0x80
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	429a      	cmp	r2, r3
 8002226:	d107      	bne.n	8002238 <HAL_RCC_OscConfig+0x4cc>
 8002228:	4b70      	ldr	r3, [pc, #448]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 800222a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800222c:	4b6f      	ldr	r3, [pc, #444]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 800222e:	2180      	movs	r1, #128	@ 0x80
 8002230:	0049      	lsls	r1, r1, #1
 8002232:	430a      	orrs	r2, r1
 8002234:	651a      	str	r2, [r3, #80]	@ 0x50
 8002236:	e031      	b.n	800229c <HAL_RCC_OscConfig+0x530>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d10c      	bne.n	800225a <HAL_RCC_OscConfig+0x4ee>
 8002240:	4b6a      	ldr	r3, [pc, #424]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002242:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002244:	4b69      	ldr	r3, [pc, #420]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002246:	496b      	ldr	r1, [pc, #428]	@ (80023f4 <HAL_RCC_OscConfig+0x688>)
 8002248:	400a      	ands	r2, r1
 800224a:	651a      	str	r2, [r3, #80]	@ 0x50
 800224c:	4b67      	ldr	r3, [pc, #412]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 800224e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002250:	4b66      	ldr	r3, [pc, #408]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002252:	496a      	ldr	r1, [pc, #424]	@ (80023fc <HAL_RCC_OscConfig+0x690>)
 8002254:	400a      	ands	r2, r1
 8002256:	651a      	str	r2, [r3, #80]	@ 0x50
 8002258:	e020      	b.n	800229c <HAL_RCC_OscConfig+0x530>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	689a      	ldr	r2, [r3, #8]
 800225e:	23a0      	movs	r3, #160	@ 0xa0
 8002260:	00db      	lsls	r3, r3, #3
 8002262:	429a      	cmp	r2, r3
 8002264:	d10e      	bne.n	8002284 <HAL_RCC_OscConfig+0x518>
 8002266:	4b61      	ldr	r3, [pc, #388]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002268:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800226a:	4b60      	ldr	r3, [pc, #384]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 800226c:	2180      	movs	r1, #128	@ 0x80
 800226e:	00c9      	lsls	r1, r1, #3
 8002270:	430a      	orrs	r2, r1
 8002272:	651a      	str	r2, [r3, #80]	@ 0x50
 8002274:	4b5d      	ldr	r3, [pc, #372]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002276:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002278:	4b5c      	ldr	r3, [pc, #368]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 800227a:	2180      	movs	r1, #128	@ 0x80
 800227c:	0049      	lsls	r1, r1, #1
 800227e:	430a      	orrs	r2, r1
 8002280:	651a      	str	r2, [r3, #80]	@ 0x50
 8002282:	e00b      	b.n	800229c <HAL_RCC_OscConfig+0x530>
 8002284:	4b59      	ldr	r3, [pc, #356]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002286:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002288:	4b58      	ldr	r3, [pc, #352]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 800228a:	495a      	ldr	r1, [pc, #360]	@ (80023f4 <HAL_RCC_OscConfig+0x688>)
 800228c:	400a      	ands	r2, r1
 800228e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002290:	4b56      	ldr	r3, [pc, #344]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002292:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002294:	4b55      	ldr	r3, [pc, #340]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002296:	4959      	ldr	r1, [pc, #356]	@ (80023fc <HAL_RCC_OscConfig+0x690>)
 8002298:	400a      	ands	r2, r1
 800229a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d015      	beq.n	80022d0 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a4:	f7fe fd36 	bl	8000d14 <HAL_GetTick>
 80022a8:	0003      	movs	r3, r0
 80022aa:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80022ac:	e009      	b.n	80022c2 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022ae:	f7fe fd31 	bl	8000d14 <HAL_GetTick>
 80022b2:	0002      	movs	r2, r0
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	4a51      	ldr	r2, [pc, #324]	@ (8002400 <HAL_RCC_OscConfig+0x694>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d901      	bls.n	80022c2 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e0ca      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80022c2:	4b4a      	ldr	r3, [pc, #296]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80022c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80022c6:	2380      	movs	r3, #128	@ 0x80
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4013      	ands	r3, r2
 80022cc:	d0ef      	beq.n	80022ae <HAL_RCC_OscConfig+0x542>
 80022ce:	e014      	b.n	80022fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022d0:	f7fe fd20 	bl	8000d14 <HAL_GetTick>
 80022d4:	0003      	movs	r3, r0
 80022d6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80022d8:	e009      	b.n	80022ee <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022da:	f7fe fd1b 	bl	8000d14 <HAL_GetTick>
 80022de:	0002      	movs	r2, r0
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	4a46      	ldr	r2, [pc, #280]	@ (8002400 <HAL_RCC_OscConfig+0x694>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d901      	bls.n	80022ee <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e0b4      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80022ee:	4b3f      	ldr	r3, [pc, #252]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80022f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80022f2:	2380      	movs	r3, #128	@ 0x80
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	4013      	ands	r3, r2
 80022f8:	d1ef      	bne.n	80022da <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022fa:	2323      	movs	r3, #35	@ 0x23
 80022fc:	18fb      	adds	r3, r7, r3
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d105      	bne.n	8002310 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002304:	4b39      	ldr	r3, [pc, #228]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002306:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002308:	4b38      	ldr	r3, [pc, #224]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 800230a:	493e      	ldr	r1, [pc, #248]	@ (8002404 <HAL_RCC_OscConfig+0x698>)
 800230c:	400a      	ands	r2, r1
 800230e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002314:	2b00      	cmp	r3, #0
 8002316:	d100      	bne.n	800231a <HAL_RCC_OscConfig+0x5ae>
 8002318:	e09d      	b.n	8002456 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	2b0c      	cmp	r3, #12
 800231e:	d100      	bne.n	8002322 <HAL_RCC_OscConfig+0x5b6>
 8002320:	e076      	b.n	8002410 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002326:	2b02      	cmp	r3, #2
 8002328:	d145      	bne.n	80023b6 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800232a:	4b30      	ldr	r3, [pc, #192]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	4b2f      	ldr	r3, [pc, #188]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002330:	4935      	ldr	r1, [pc, #212]	@ (8002408 <HAL_RCC_OscConfig+0x69c>)
 8002332:	400a      	ands	r2, r1
 8002334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002336:	f7fe fced 	bl	8000d14 <HAL_GetTick>
 800233a:	0003      	movs	r3, r0
 800233c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800233e:	e008      	b.n	8002352 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002340:	f7fe fce8 	bl	8000d14 <HAL_GetTick>
 8002344:	0002      	movs	r2, r0
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b02      	cmp	r3, #2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e082      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002352:	4b26      	ldr	r3, [pc, #152]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	2380      	movs	r3, #128	@ 0x80
 8002358:	049b      	lsls	r3, r3, #18
 800235a:	4013      	ands	r3, r2
 800235c:	d1f0      	bne.n	8002340 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800235e:	4b23      	ldr	r3, [pc, #140]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	4a2a      	ldr	r2, [pc, #168]	@ (800240c <HAL_RCC_OscConfig+0x6a0>)
 8002364:	4013      	ands	r3, r2
 8002366:	0019      	movs	r1, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002370:	431a      	orrs	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002376:	431a      	orrs	r2, r3
 8002378:	4b1c      	ldr	r3, [pc, #112]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 800237a:	430a      	orrs	r2, r1
 800237c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800237e:	4b1b      	ldr	r3, [pc, #108]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	4b1a      	ldr	r3, [pc, #104]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 8002384:	2180      	movs	r1, #128	@ 0x80
 8002386:	0449      	lsls	r1, r1, #17
 8002388:	430a      	orrs	r2, r1
 800238a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800238c:	f7fe fcc2 	bl	8000d14 <HAL_GetTick>
 8002390:	0003      	movs	r3, r0
 8002392:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002394:	e008      	b.n	80023a8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002396:	f7fe fcbd 	bl	8000d14 <HAL_GetTick>
 800239a:	0002      	movs	r2, r0
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d901      	bls.n	80023a8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e057      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80023a8:	4b10      	ldr	r3, [pc, #64]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	2380      	movs	r3, #128	@ 0x80
 80023ae:	049b      	lsls	r3, r3, #18
 80023b0:	4013      	ands	r3, r2
 80023b2:	d0f0      	beq.n	8002396 <HAL_RCC_OscConfig+0x62a>
 80023b4:	e04f      	b.n	8002456 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023b6:	4b0d      	ldr	r3, [pc, #52]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	4b0c      	ldr	r3, [pc, #48]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80023bc:	4912      	ldr	r1, [pc, #72]	@ (8002408 <HAL_RCC_OscConfig+0x69c>)
 80023be:	400a      	ands	r2, r1
 80023c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c2:	f7fe fca7 	bl	8000d14 <HAL_GetTick>
 80023c6:	0003      	movs	r3, r0
 80023c8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023cc:	f7fe fca2 	bl	8000d14 <HAL_GetTick>
 80023d0:	0002      	movs	r2, r0
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e03c      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80023de:	4b03      	ldr	r3, [pc, #12]	@ (80023ec <HAL_RCC_OscConfig+0x680>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	2380      	movs	r3, #128	@ 0x80
 80023e4:	049b      	lsls	r3, r3, #18
 80023e6:	4013      	ands	r3, r2
 80023e8:	d1f0      	bne.n	80023cc <HAL_RCC_OscConfig+0x660>
 80023ea:	e034      	b.n	8002456 <HAL_RCC_OscConfig+0x6ea>
 80023ec:	40021000 	.word	0x40021000
 80023f0:	ffff1fff 	.word	0xffff1fff
 80023f4:	fffffeff 	.word	0xfffffeff
 80023f8:	40007000 	.word	0x40007000
 80023fc:	fffffbff 	.word	0xfffffbff
 8002400:	00001388 	.word	0x00001388
 8002404:	efffffff 	.word	0xefffffff
 8002408:	feffffff 	.word	0xfeffffff
 800240c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002414:	2b01      	cmp	r3, #1
 8002416:	d101      	bne.n	800241c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e01d      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800241c:	4b10      	ldr	r3, [pc, #64]	@ (8002460 <HAL_RCC_OscConfig+0x6f4>)
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002422:	69ba      	ldr	r2, [r7, #24]
 8002424:	2380      	movs	r3, #128	@ 0x80
 8002426:	025b      	lsls	r3, r3, #9
 8002428:	401a      	ands	r2, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800242e:	429a      	cmp	r2, r3
 8002430:	d10f      	bne.n	8002452 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	23f0      	movs	r3, #240	@ 0xf0
 8002436:	039b      	lsls	r3, r3, #14
 8002438:	401a      	ands	r2, r3
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800243e:	429a      	cmp	r2, r3
 8002440:	d107      	bne.n	8002452 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	23c0      	movs	r3, #192	@ 0xc0
 8002446:	041b      	lsls	r3, r3, #16
 8002448:	401a      	ands	r2, r3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800244e:	429a      	cmp	r2, r3
 8002450:	d001      	beq.n	8002456 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e000      	b.n	8002458 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8002456:	2300      	movs	r3, #0
}
 8002458:	0018      	movs	r0, r3
 800245a:	46bd      	mov	sp, r7
 800245c:	b00a      	add	sp, #40	@ 0x28
 800245e:	bdb0      	pop	{r4, r5, r7, pc}
 8002460:	40021000 	.word	0x40021000

08002464 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002464:	b5b0      	push	{r4, r5, r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d101      	bne.n	8002478 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e128      	b.n	80026ca <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002478:	4b96      	ldr	r3, [pc, #600]	@ (80026d4 <HAL_RCC_ClockConfig+0x270>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2201      	movs	r2, #1
 800247e:	4013      	ands	r3, r2
 8002480:	683a      	ldr	r2, [r7, #0]
 8002482:	429a      	cmp	r2, r3
 8002484:	d91e      	bls.n	80024c4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002486:	4b93      	ldr	r3, [pc, #588]	@ (80026d4 <HAL_RCC_ClockConfig+0x270>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2201      	movs	r2, #1
 800248c:	4393      	bics	r3, r2
 800248e:	0019      	movs	r1, r3
 8002490:	4b90      	ldr	r3, [pc, #576]	@ (80026d4 <HAL_RCC_ClockConfig+0x270>)
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	430a      	orrs	r2, r1
 8002496:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002498:	f7fe fc3c 	bl	8000d14 <HAL_GetTick>
 800249c:	0003      	movs	r3, r0
 800249e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024a0:	e009      	b.n	80024b6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a2:	f7fe fc37 	bl	8000d14 <HAL_GetTick>
 80024a6:	0002      	movs	r2, r0
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	4a8a      	ldr	r2, [pc, #552]	@ (80026d8 <HAL_RCC_ClockConfig+0x274>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d901      	bls.n	80024b6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e109      	b.n	80026ca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024b6:	4b87      	ldr	r3, [pc, #540]	@ (80026d4 <HAL_RCC_ClockConfig+0x270>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	2201      	movs	r2, #1
 80024bc:	4013      	ands	r3, r2
 80024be:	683a      	ldr	r2, [r7, #0]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d1ee      	bne.n	80024a2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2202      	movs	r2, #2
 80024ca:	4013      	ands	r3, r2
 80024cc:	d009      	beq.n	80024e2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024ce:	4b83      	ldr	r3, [pc, #524]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	22f0      	movs	r2, #240	@ 0xf0
 80024d4:	4393      	bics	r3, r2
 80024d6:	0019      	movs	r1, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689a      	ldr	r2, [r3, #8]
 80024dc:	4b7f      	ldr	r3, [pc, #508]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 80024de:	430a      	orrs	r2, r1
 80024e0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2201      	movs	r2, #1
 80024e8:	4013      	ands	r3, r2
 80024ea:	d100      	bne.n	80024ee <HAL_RCC_ClockConfig+0x8a>
 80024ec:	e089      	b.n	8002602 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d107      	bne.n	8002506 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024f6:	4b79      	ldr	r3, [pc, #484]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	2380      	movs	r3, #128	@ 0x80
 80024fc:	029b      	lsls	r3, r3, #10
 80024fe:	4013      	ands	r3, r2
 8002500:	d120      	bne.n	8002544 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e0e1      	b.n	80026ca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	2b03      	cmp	r3, #3
 800250c:	d107      	bne.n	800251e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800250e:	4b73      	ldr	r3, [pc, #460]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	2380      	movs	r3, #128	@ 0x80
 8002514:	049b      	lsls	r3, r3, #18
 8002516:	4013      	ands	r3, r2
 8002518:	d114      	bne.n	8002544 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e0d5      	b.n	80026ca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d106      	bne.n	8002534 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002526:	4b6d      	ldr	r3, [pc, #436]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2204      	movs	r2, #4
 800252c:	4013      	ands	r3, r2
 800252e:	d109      	bne.n	8002544 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e0ca      	b.n	80026ca <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002534:	4b69      	ldr	r3, [pc, #420]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	2380      	movs	r3, #128	@ 0x80
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	4013      	ands	r3, r2
 800253e:	d101      	bne.n	8002544 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e0c2      	b.n	80026ca <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002544:	4b65      	ldr	r3, [pc, #404]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	2203      	movs	r2, #3
 800254a:	4393      	bics	r3, r2
 800254c:	0019      	movs	r1, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685a      	ldr	r2, [r3, #4]
 8002552:	4b62      	ldr	r3, [pc, #392]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 8002554:	430a      	orrs	r2, r1
 8002556:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002558:	f7fe fbdc 	bl	8000d14 <HAL_GetTick>
 800255c:	0003      	movs	r3, r0
 800255e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	2b02      	cmp	r3, #2
 8002566:	d111      	bne.n	800258c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002568:	e009      	b.n	800257e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800256a:	f7fe fbd3 	bl	8000d14 <HAL_GetTick>
 800256e:	0002      	movs	r2, r0
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	4a58      	ldr	r2, [pc, #352]	@ (80026d8 <HAL_RCC_ClockConfig+0x274>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d901      	bls.n	800257e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e0a5      	b.n	80026ca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800257e:	4b57      	ldr	r3, [pc, #348]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	220c      	movs	r2, #12
 8002584:	4013      	ands	r3, r2
 8002586:	2b08      	cmp	r3, #8
 8002588:	d1ef      	bne.n	800256a <HAL_RCC_ClockConfig+0x106>
 800258a:	e03a      	b.n	8002602 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	2b03      	cmp	r3, #3
 8002592:	d111      	bne.n	80025b8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002594:	e009      	b.n	80025aa <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002596:	f7fe fbbd 	bl	8000d14 <HAL_GetTick>
 800259a:	0002      	movs	r2, r0
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	4a4d      	ldr	r2, [pc, #308]	@ (80026d8 <HAL_RCC_ClockConfig+0x274>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d901      	bls.n	80025aa <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e08f      	b.n	80026ca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025aa:	4b4c      	ldr	r3, [pc, #304]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	220c      	movs	r2, #12
 80025b0:	4013      	ands	r3, r2
 80025b2:	2b0c      	cmp	r3, #12
 80025b4:	d1ef      	bne.n	8002596 <HAL_RCC_ClockConfig+0x132>
 80025b6:	e024      	b.n	8002602 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d11b      	bne.n	80025f8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80025c0:	e009      	b.n	80025d6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025c2:	f7fe fba7 	bl	8000d14 <HAL_GetTick>
 80025c6:	0002      	movs	r2, r0
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	4a42      	ldr	r2, [pc, #264]	@ (80026d8 <HAL_RCC_ClockConfig+0x274>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e079      	b.n	80026ca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80025d6:	4b41      	ldr	r3, [pc, #260]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	220c      	movs	r2, #12
 80025dc:	4013      	ands	r3, r2
 80025de:	2b04      	cmp	r3, #4
 80025e0:	d1ef      	bne.n	80025c2 <HAL_RCC_ClockConfig+0x15e>
 80025e2:	e00e      	b.n	8002602 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025e4:	f7fe fb96 	bl	8000d14 <HAL_GetTick>
 80025e8:	0002      	movs	r2, r0
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	4a3a      	ldr	r2, [pc, #232]	@ (80026d8 <HAL_RCC_ClockConfig+0x274>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d901      	bls.n	80025f8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e068      	b.n	80026ca <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80025f8:	4b38      	ldr	r3, [pc, #224]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	220c      	movs	r2, #12
 80025fe:	4013      	ands	r3, r2
 8002600:	d1f0      	bne.n	80025e4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002602:	4b34      	ldr	r3, [pc, #208]	@ (80026d4 <HAL_RCC_ClockConfig+0x270>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2201      	movs	r2, #1
 8002608:	4013      	ands	r3, r2
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	429a      	cmp	r2, r3
 800260e:	d21e      	bcs.n	800264e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002610:	4b30      	ldr	r3, [pc, #192]	@ (80026d4 <HAL_RCC_ClockConfig+0x270>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2201      	movs	r2, #1
 8002616:	4393      	bics	r3, r2
 8002618:	0019      	movs	r1, r3
 800261a:	4b2e      	ldr	r3, [pc, #184]	@ (80026d4 <HAL_RCC_ClockConfig+0x270>)
 800261c:	683a      	ldr	r2, [r7, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002622:	f7fe fb77 	bl	8000d14 <HAL_GetTick>
 8002626:	0003      	movs	r3, r0
 8002628:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800262a:	e009      	b.n	8002640 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800262c:	f7fe fb72 	bl	8000d14 <HAL_GetTick>
 8002630:	0002      	movs	r2, r0
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	4a28      	ldr	r2, [pc, #160]	@ (80026d8 <HAL_RCC_ClockConfig+0x274>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d901      	bls.n	8002640 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e044      	b.n	80026ca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002640:	4b24      	ldr	r3, [pc, #144]	@ (80026d4 <HAL_RCC_ClockConfig+0x270>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2201      	movs	r2, #1
 8002646:	4013      	ands	r3, r2
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	429a      	cmp	r2, r3
 800264c:	d1ee      	bne.n	800262c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2204      	movs	r2, #4
 8002654:	4013      	ands	r3, r2
 8002656:	d009      	beq.n	800266c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002658:	4b20      	ldr	r3, [pc, #128]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	4a20      	ldr	r2, [pc, #128]	@ (80026e0 <HAL_RCC_ClockConfig+0x27c>)
 800265e:	4013      	ands	r3, r2
 8002660:	0019      	movs	r1, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	68da      	ldr	r2, [r3, #12]
 8002666:	4b1d      	ldr	r3, [pc, #116]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 8002668:	430a      	orrs	r2, r1
 800266a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2208      	movs	r2, #8
 8002672:	4013      	ands	r3, r2
 8002674:	d00a      	beq.n	800268c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002676:	4b19      	ldr	r3, [pc, #100]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	4a1a      	ldr	r2, [pc, #104]	@ (80026e4 <HAL_RCC_ClockConfig+0x280>)
 800267c:	4013      	ands	r3, r2
 800267e:	0019      	movs	r1, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	691b      	ldr	r3, [r3, #16]
 8002684:	00da      	lsls	r2, r3, #3
 8002686:	4b15      	ldr	r3, [pc, #84]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 8002688:	430a      	orrs	r2, r1
 800268a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800268c:	f000 f832 	bl	80026f4 <HAL_RCC_GetSysClockFreq>
 8002690:	0001      	movs	r1, r0
 8002692:	4b12      	ldr	r3, [pc, #72]	@ (80026dc <HAL_RCC_ClockConfig+0x278>)
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	091b      	lsrs	r3, r3, #4
 8002698:	220f      	movs	r2, #15
 800269a:	4013      	ands	r3, r2
 800269c:	4a12      	ldr	r2, [pc, #72]	@ (80026e8 <HAL_RCC_ClockConfig+0x284>)
 800269e:	5cd3      	ldrb	r3, [r2, r3]
 80026a0:	000a      	movs	r2, r1
 80026a2:	40da      	lsrs	r2, r3
 80026a4:	4b11      	ldr	r3, [pc, #68]	@ (80026ec <HAL_RCC_ClockConfig+0x288>)
 80026a6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80026a8:	4b11      	ldr	r3, [pc, #68]	@ (80026f0 <HAL_RCC_ClockConfig+0x28c>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	250b      	movs	r5, #11
 80026ae:	197c      	adds	r4, r7, r5
 80026b0:	0018      	movs	r0, r3
 80026b2:	f7fe fae9 	bl	8000c88 <HAL_InitTick>
 80026b6:	0003      	movs	r3, r0
 80026b8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80026ba:	197b      	adds	r3, r7, r5
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d002      	beq.n	80026c8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80026c2:	197b      	adds	r3, r7, r5
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	e000      	b.n	80026ca <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	0018      	movs	r0, r3
 80026cc:	46bd      	mov	sp, r7
 80026ce:	b004      	add	sp, #16
 80026d0:	bdb0      	pop	{r4, r5, r7, pc}
 80026d2:	46c0      	nop			@ (mov r8, r8)
 80026d4:	40022000 	.word	0x40022000
 80026d8:	00001388 	.word	0x00001388
 80026dc:	40021000 	.word	0x40021000
 80026e0:	fffff8ff 	.word	0xfffff8ff
 80026e4:	ffffc7ff 	.word	0xffffc7ff
 80026e8:	080047fc 	.word	0x080047fc
 80026ec:	20000000 	.word	0x20000000
 80026f0:	20000004 	.word	0x20000004

080026f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80026fa:	4b3c      	ldr	r3, [pc, #240]	@ (80027ec <HAL_RCC_GetSysClockFreq+0xf8>)
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	220c      	movs	r2, #12
 8002704:	4013      	ands	r3, r2
 8002706:	2b0c      	cmp	r3, #12
 8002708:	d013      	beq.n	8002732 <HAL_RCC_GetSysClockFreq+0x3e>
 800270a:	d85c      	bhi.n	80027c6 <HAL_RCC_GetSysClockFreq+0xd2>
 800270c:	2b04      	cmp	r3, #4
 800270e:	d002      	beq.n	8002716 <HAL_RCC_GetSysClockFreq+0x22>
 8002710:	2b08      	cmp	r3, #8
 8002712:	d00b      	beq.n	800272c <HAL_RCC_GetSysClockFreq+0x38>
 8002714:	e057      	b.n	80027c6 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002716:	4b35      	ldr	r3, [pc, #212]	@ (80027ec <HAL_RCC_GetSysClockFreq+0xf8>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2210      	movs	r2, #16
 800271c:	4013      	ands	r3, r2
 800271e:	d002      	beq.n	8002726 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002720:	4b33      	ldr	r3, [pc, #204]	@ (80027f0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002722:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002724:	e05d      	b.n	80027e2 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8002726:	4b33      	ldr	r3, [pc, #204]	@ (80027f4 <HAL_RCC_GetSysClockFreq+0x100>)
 8002728:	613b      	str	r3, [r7, #16]
      break;
 800272a:	e05a      	b.n	80027e2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800272c:	4b32      	ldr	r3, [pc, #200]	@ (80027f8 <HAL_RCC_GetSysClockFreq+0x104>)
 800272e:	613b      	str	r3, [r7, #16]
      break;
 8002730:	e057      	b.n	80027e2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	0c9b      	lsrs	r3, r3, #18
 8002736:	220f      	movs	r2, #15
 8002738:	4013      	ands	r3, r2
 800273a:	4a30      	ldr	r2, [pc, #192]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x108>)
 800273c:	5cd3      	ldrb	r3, [r2, r3]
 800273e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	0d9b      	lsrs	r3, r3, #22
 8002744:	2203      	movs	r2, #3
 8002746:	4013      	ands	r3, r2
 8002748:	3301      	adds	r3, #1
 800274a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800274c:	4b27      	ldr	r3, [pc, #156]	@ (80027ec <HAL_RCC_GetSysClockFreq+0xf8>)
 800274e:	68da      	ldr	r2, [r3, #12]
 8002750:	2380      	movs	r3, #128	@ 0x80
 8002752:	025b      	lsls	r3, r3, #9
 8002754:	4013      	ands	r3, r2
 8002756:	d00f      	beq.n	8002778 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8002758:	68b9      	ldr	r1, [r7, #8]
 800275a:	000a      	movs	r2, r1
 800275c:	0152      	lsls	r2, r2, #5
 800275e:	1a52      	subs	r2, r2, r1
 8002760:	0193      	lsls	r3, r2, #6
 8002762:	1a9b      	subs	r3, r3, r2
 8002764:	00db      	lsls	r3, r3, #3
 8002766:	185b      	adds	r3, r3, r1
 8002768:	025b      	lsls	r3, r3, #9
 800276a:	6879      	ldr	r1, [r7, #4]
 800276c:	0018      	movs	r0, r3
 800276e:	f7fd fcdd 	bl	800012c <__udivsi3>
 8002772:	0003      	movs	r3, r0
 8002774:	617b      	str	r3, [r7, #20]
 8002776:	e023      	b.n	80027c0 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002778:	4b1c      	ldr	r3, [pc, #112]	@ (80027ec <HAL_RCC_GetSysClockFreq+0xf8>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2210      	movs	r2, #16
 800277e:	4013      	ands	r3, r2
 8002780:	d00f      	beq.n	80027a2 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8002782:	68b9      	ldr	r1, [r7, #8]
 8002784:	000a      	movs	r2, r1
 8002786:	0152      	lsls	r2, r2, #5
 8002788:	1a52      	subs	r2, r2, r1
 800278a:	0193      	lsls	r3, r2, #6
 800278c:	1a9b      	subs	r3, r3, r2
 800278e:	00db      	lsls	r3, r3, #3
 8002790:	185b      	adds	r3, r3, r1
 8002792:	021b      	lsls	r3, r3, #8
 8002794:	6879      	ldr	r1, [r7, #4]
 8002796:	0018      	movs	r0, r3
 8002798:	f7fd fcc8 	bl	800012c <__udivsi3>
 800279c:	0003      	movs	r3, r0
 800279e:	617b      	str	r3, [r7, #20]
 80027a0:	e00e      	b.n	80027c0 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80027a2:	68b9      	ldr	r1, [r7, #8]
 80027a4:	000a      	movs	r2, r1
 80027a6:	0152      	lsls	r2, r2, #5
 80027a8:	1a52      	subs	r2, r2, r1
 80027aa:	0193      	lsls	r3, r2, #6
 80027ac:	1a9b      	subs	r3, r3, r2
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	185b      	adds	r3, r3, r1
 80027b2:	029b      	lsls	r3, r3, #10
 80027b4:	6879      	ldr	r1, [r7, #4]
 80027b6:	0018      	movs	r0, r3
 80027b8:	f7fd fcb8 	bl	800012c <__udivsi3>
 80027bc:	0003      	movs	r3, r0
 80027be:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	613b      	str	r3, [r7, #16]
      break;
 80027c4:	e00d      	b.n	80027e2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80027c6:	4b09      	ldr	r3, [pc, #36]	@ (80027ec <HAL_RCC_GetSysClockFreq+0xf8>)
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	0b5b      	lsrs	r3, r3, #13
 80027cc:	2207      	movs	r2, #7
 80027ce:	4013      	ands	r3, r2
 80027d0:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	3301      	adds	r3, #1
 80027d6:	2280      	movs	r2, #128	@ 0x80
 80027d8:	0212      	lsls	r2, r2, #8
 80027da:	409a      	lsls	r2, r3
 80027dc:	0013      	movs	r3, r2
 80027de:	613b      	str	r3, [r7, #16]
      break;
 80027e0:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80027e2:	693b      	ldr	r3, [r7, #16]
}
 80027e4:	0018      	movs	r0, r3
 80027e6:	46bd      	mov	sp, r7
 80027e8:	b006      	add	sp, #24
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40021000 	.word	0x40021000
 80027f0:	003d0900 	.word	0x003d0900
 80027f4:	00f42400 	.word	0x00f42400
 80027f8:	007a1200 	.word	0x007a1200
 80027fc:	08004814 	.word	0x08004814

08002800 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002804:	4b02      	ldr	r3, [pc, #8]	@ (8002810 <HAL_RCC_GetHCLKFreq+0x10>)
 8002806:	681b      	ldr	r3, [r3, #0]
}
 8002808:	0018      	movs	r0, r3
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	46c0      	nop			@ (mov r8, r8)
 8002810:	20000000 	.word	0x20000000

08002814 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002818:	f7ff fff2 	bl	8002800 <HAL_RCC_GetHCLKFreq>
 800281c:	0001      	movs	r1, r0
 800281e:	4b06      	ldr	r3, [pc, #24]	@ (8002838 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002820:	68db      	ldr	r3, [r3, #12]
 8002822:	0a1b      	lsrs	r3, r3, #8
 8002824:	2207      	movs	r2, #7
 8002826:	4013      	ands	r3, r2
 8002828:	4a04      	ldr	r2, [pc, #16]	@ (800283c <HAL_RCC_GetPCLK1Freq+0x28>)
 800282a:	5cd3      	ldrb	r3, [r2, r3]
 800282c:	40d9      	lsrs	r1, r3
 800282e:	000b      	movs	r3, r1
}
 8002830:	0018      	movs	r0, r3
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	46c0      	nop			@ (mov r8, r8)
 8002838:	40021000 	.word	0x40021000
 800283c:	0800480c 	.word	0x0800480c

08002840 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002844:	f7ff ffdc 	bl	8002800 <HAL_RCC_GetHCLKFreq>
 8002848:	0001      	movs	r1, r0
 800284a:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <HAL_RCC_GetPCLK2Freq+0x24>)
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	0adb      	lsrs	r3, r3, #11
 8002850:	2207      	movs	r2, #7
 8002852:	4013      	ands	r3, r2
 8002854:	4a04      	ldr	r2, [pc, #16]	@ (8002868 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002856:	5cd3      	ldrb	r3, [r2, r3]
 8002858:	40d9      	lsrs	r1, r3
 800285a:	000b      	movs	r3, r1
}
 800285c:	0018      	movs	r0, r3
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	46c0      	nop			@ (mov r8, r8)
 8002864:	40021000 	.word	0x40021000
 8002868:	0800480c 	.word	0x0800480c

0800286c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b086      	sub	sp, #24
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002874:	2017      	movs	r0, #23
 8002876:	183b      	adds	r3, r7, r0
 8002878:	2200      	movs	r2, #0
 800287a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2220      	movs	r2, #32
 8002882:	4013      	ands	r3, r2
 8002884:	d100      	bne.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002886:	e0c7      	b.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002888:	4b84      	ldr	r3, [pc, #528]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800288a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800288c:	2380      	movs	r3, #128	@ 0x80
 800288e:	055b      	lsls	r3, r3, #21
 8002890:	4013      	ands	r3, r2
 8002892:	d109      	bne.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002894:	4b81      	ldr	r3, [pc, #516]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002896:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002898:	4b80      	ldr	r3, [pc, #512]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800289a:	2180      	movs	r1, #128	@ 0x80
 800289c:	0549      	lsls	r1, r1, #21
 800289e:	430a      	orrs	r2, r1
 80028a0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80028a2:	183b      	adds	r3, r7, r0
 80028a4:	2201      	movs	r2, #1
 80028a6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a8:	4b7d      	ldr	r3, [pc, #500]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	2380      	movs	r3, #128	@ 0x80
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	4013      	ands	r3, r2
 80028b2:	d11a      	bne.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028b4:	4b7a      	ldr	r3, [pc, #488]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	4b79      	ldr	r3, [pc, #484]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80028ba:	2180      	movs	r1, #128	@ 0x80
 80028bc:	0049      	lsls	r1, r1, #1
 80028be:	430a      	orrs	r2, r1
 80028c0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028c2:	f7fe fa27 	bl	8000d14 <HAL_GetTick>
 80028c6:	0003      	movs	r3, r0
 80028c8:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ca:	e008      	b.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028cc:	f7fe fa22 	bl	8000d14 <HAL_GetTick>
 80028d0:	0002      	movs	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b64      	cmp	r3, #100	@ 0x64
 80028d8:	d901      	bls.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e0d9      	b.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028de:	4b70      	ldr	r3, [pc, #448]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	2380      	movs	r3, #128	@ 0x80
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	4013      	ands	r3, r2
 80028e8:	d0f0      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80028ea:	4b6c      	ldr	r3, [pc, #432]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	23c0      	movs	r3, #192	@ 0xc0
 80028f0:	039b      	lsls	r3, r3, #14
 80028f2:	4013      	ands	r3, r2
 80028f4:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685a      	ldr	r2, [r3, #4]
 80028fa:	23c0      	movs	r3, #192	@ 0xc0
 80028fc:	039b      	lsls	r3, r3, #14
 80028fe:	4013      	ands	r3, r2
 8002900:	68fa      	ldr	r2, [r7, #12]
 8002902:	429a      	cmp	r2, r3
 8002904:	d013      	beq.n	800292e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685a      	ldr	r2, [r3, #4]
 800290a:	23c0      	movs	r3, #192	@ 0xc0
 800290c:	029b      	lsls	r3, r3, #10
 800290e:	401a      	ands	r2, r3
 8002910:	23c0      	movs	r3, #192	@ 0xc0
 8002912:	029b      	lsls	r3, r3, #10
 8002914:	429a      	cmp	r2, r3
 8002916:	d10a      	bne.n	800292e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002918:	4b60      	ldr	r3, [pc, #384]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	2380      	movs	r3, #128	@ 0x80
 800291e:	029b      	lsls	r3, r3, #10
 8002920:	401a      	ands	r2, r3
 8002922:	2380      	movs	r3, #128	@ 0x80
 8002924:	029b      	lsls	r3, r3, #10
 8002926:	429a      	cmp	r2, r3
 8002928:	d101      	bne.n	800292e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e0b1      	b.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800292e:	4b5b      	ldr	r3, [pc, #364]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002930:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002932:	23c0      	movs	r3, #192	@ 0xc0
 8002934:	029b      	lsls	r3, r3, #10
 8002936:	4013      	ands	r3, r2
 8002938:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d03b      	beq.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685a      	ldr	r2, [r3, #4]
 8002944:	23c0      	movs	r3, #192	@ 0xc0
 8002946:	029b      	lsls	r3, r3, #10
 8002948:	4013      	ands	r3, r2
 800294a:	68fa      	ldr	r2, [r7, #12]
 800294c:	429a      	cmp	r2, r3
 800294e:	d033      	beq.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2220      	movs	r2, #32
 8002956:	4013      	ands	r3, r2
 8002958:	d02e      	beq.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800295a:	4b50      	ldr	r3, [pc, #320]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800295c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800295e:	4a51      	ldr	r2, [pc, #324]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002960:	4013      	ands	r3, r2
 8002962:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002964:	4b4d      	ldr	r3, [pc, #308]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002966:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002968:	4b4c      	ldr	r3, [pc, #304]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800296a:	2180      	movs	r1, #128	@ 0x80
 800296c:	0309      	lsls	r1, r1, #12
 800296e:	430a      	orrs	r2, r1
 8002970:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002972:	4b4a      	ldr	r3, [pc, #296]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002974:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002976:	4b49      	ldr	r3, [pc, #292]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002978:	494b      	ldr	r1, [pc, #300]	@ (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800297a:	400a      	ands	r2, r1
 800297c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800297e:	4b47      	ldr	r3, [pc, #284]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002984:	68fa      	ldr	r2, [r7, #12]
 8002986:	2380      	movs	r3, #128	@ 0x80
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	4013      	ands	r3, r2
 800298c:	d014      	beq.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298e:	f7fe f9c1 	bl	8000d14 <HAL_GetTick>
 8002992:	0003      	movs	r3, r0
 8002994:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002996:	e009      	b.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002998:	f7fe f9bc 	bl	8000d14 <HAL_GetTick>
 800299c:	0002      	movs	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	4a42      	ldr	r2, [pc, #264]	@ (8002aac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d901      	bls.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e072      	b.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029ac:	4b3b      	ldr	r3, [pc, #236]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80029b0:	2380      	movs	r3, #128	@ 0x80
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	4013      	ands	r3, r2
 80029b6:	d0ef      	beq.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2220      	movs	r2, #32
 80029be:	4013      	ands	r3, r2
 80029c0:	d01f      	beq.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685a      	ldr	r2, [r3, #4]
 80029c6:	23c0      	movs	r3, #192	@ 0xc0
 80029c8:	029b      	lsls	r3, r3, #10
 80029ca:	401a      	ands	r2, r3
 80029cc:	23c0      	movs	r3, #192	@ 0xc0
 80029ce:	029b      	lsls	r3, r3, #10
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d10c      	bne.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x182>
 80029d4:	4b31      	ldr	r3, [pc, #196]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a35      	ldr	r2, [pc, #212]	@ (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80029da:	4013      	ands	r3, r2
 80029dc:	0019      	movs	r1, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685a      	ldr	r2, [r3, #4]
 80029e2:	23c0      	movs	r3, #192	@ 0xc0
 80029e4:	039b      	lsls	r3, r3, #14
 80029e6:	401a      	ands	r2, r3
 80029e8:	4b2c      	ldr	r3, [pc, #176]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029ea:	430a      	orrs	r2, r1
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	4b2b      	ldr	r3, [pc, #172]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029f0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685a      	ldr	r2, [r3, #4]
 80029f6:	23c0      	movs	r3, #192	@ 0xc0
 80029f8:	029b      	lsls	r3, r3, #10
 80029fa:	401a      	ands	r2, r3
 80029fc:	4b27      	ldr	r3, [pc, #156]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029fe:	430a      	orrs	r2, r1
 8002a00:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a02:	2317      	movs	r3, #23
 8002a04:	18fb      	adds	r3, r7, r3
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d105      	bne.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a0c:	4b23      	ldr	r3, [pc, #140]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a0e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a10:	4b22      	ldr	r3, [pc, #136]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a12:	4928      	ldr	r1, [pc, #160]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002a14:	400a      	ands	r2, r1
 8002a16:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	4013      	ands	r3, r2
 8002a20:	d009      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a22:	4b1e      	ldr	r3, [pc, #120]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a26:	220c      	movs	r2, #12
 8002a28:	4393      	bics	r3, r2
 8002a2a:	0019      	movs	r1, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	4b1a      	ldr	r3, [pc, #104]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a32:	430a      	orrs	r2, r1
 8002a34:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2204      	movs	r2, #4
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	d009      	beq.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a40:	4b16      	ldr	r3, [pc, #88]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a44:	4a1c      	ldr	r2, [pc, #112]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002a46:	4013      	ands	r3, r2
 8002a48:	0019      	movs	r1, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	68da      	ldr	r2, [r3, #12]
 8002a4e:	4b13      	ldr	r3, [pc, #76]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a50:	430a      	orrs	r2, r1
 8002a52:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2208      	movs	r2, #8
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	d009      	beq.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a62:	4a16      	ldr	r2, [pc, #88]	@ (8002abc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002a64:	4013      	ands	r3, r2
 8002a66:	0019      	movs	r1, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	691a      	ldr	r2, [r3, #16]
 8002a6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2280      	movs	r2, #128	@ 0x80
 8002a78:	4013      	ands	r3, r2
 8002a7a:	d009      	beq.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002a7c:	4b07      	ldr	r3, [pc, #28]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a80:	4a0f      	ldr	r2, [pc, #60]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002a82:	4013      	ands	r3, r2
 8002a84:	0019      	movs	r1, r3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	695a      	ldr	r2, [r3, #20]
 8002a8a:	4b04      	ldr	r3, [pc, #16]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	0018      	movs	r0, r3
 8002a94:	46bd      	mov	sp, r7
 8002a96:	b006      	add	sp, #24
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	46c0      	nop			@ (mov r8, r8)
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	40007000 	.word	0x40007000
 8002aa4:	fffcffff 	.word	0xfffcffff
 8002aa8:	fff7ffff 	.word	0xfff7ffff
 8002aac:	00001388 	.word	0x00001388
 8002ab0:	ffcfffff 	.word	0xffcfffff
 8002ab4:	efffffff 	.word	0xefffffff
 8002ab8:	fffff3ff 	.word	0xfffff3ff
 8002abc:	ffffcfff 	.word	0xffffcfff
 8002ac0:	fff3ffff 	.word	0xfff3ffff

08002ac4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e032      	b.n	8002b3c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2239      	movs	r2, #57	@ 0x39
 8002ada:	5c9b      	ldrb	r3, [r3, r2]
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d107      	bne.n	8002af2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2238      	movs	r2, #56	@ 0x38
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	0018      	movs	r0, r3
 8002aee:	f7fd ffc9 	bl	8000a84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2239      	movs	r2, #57	@ 0x39
 8002af6:	2102      	movs	r1, #2
 8002af8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	3304      	adds	r3, #4
 8002b02:	0019      	movs	r1, r3
 8002b04:	0010      	movs	r0, r2
 8002b06:	f000 f9ff 	bl	8002f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	223e      	movs	r2, #62	@ 0x3e
 8002b0e:	2101      	movs	r1, #1
 8002b10:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	223a      	movs	r2, #58	@ 0x3a
 8002b16:	2101      	movs	r1, #1
 8002b18:	5499      	strb	r1, [r3, r2]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	223b      	movs	r2, #59	@ 0x3b
 8002b1e:	2101      	movs	r1, #1
 8002b20:	5499      	strb	r1, [r3, r2]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	223c      	movs	r2, #60	@ 0x3c
 8002b26:	2101      	movs	r1, #1
 8002b28:	5499      	strb	r1, [r3, r2]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	223d      	movs	r2, #61	@ 0x3d
 8002b2e:	2101      	movs	r1, #1
 8002b30:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2239      	movs	r2, #57	@ 0x39
 8002b36:	2101      	movs	r1, #1
 8002b38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	b002      	add	sp, #8
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e032      	b.n	8002bbc <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2239      	movs	r2, #57	@ 0x39
 8002b5a:	5c9b      	ldrb	r3, [r3, r2]
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d107      	bne.n	8002b72 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2238      	movs	r2, #56	@ 0x38
 8002b66:	2100      	movs	r1, #0
 8002b68:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	f000 f829 	bl	8002bc4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2239      	movs	r2, #57	@ 0x39
 8002b76:	2102      	movs	r1, #2
 8002b78:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	3304      	adds	r3, #4
 8002b82:	0019      	movs	r1, r3
 8002b84:	0010      	movs	r0, r2
 8002b86:	f000 f9bf 	bl	8002f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	223e      	movs	r2, #62	@ 0x3e
 8002b8e:	2101      	movs	r1, #1
 8002b90:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	223a      	movs	r2, #58	@ 0x3a
 8002b96:	2101      	movs	r1, #1
 8002b98:	5499      	strb	r1, [r3, r2]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	223b      	movs	r2, #59	@ 0x3b
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	5499      	strb	r1, [r3, r2]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	223c      	movs	r2, #60	@ 0x3c
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	5499      	strb	r1, [r3, r2]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	223d      	movs	r2, #61	@ 0x3d
 8002bae:	2101      	movs	r1, #1
 8002bb0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2239      	movs	r2, #57	@ 0x39
 8002bb6:	2101      	movs	r1, #1
 8002bb8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	b002      	add	sp, #8
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002bcc:	46c0      	nop			@ (mov r8, r8)
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	b002      	add	sp, #8
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002be0:	2317      	movs	r3, #23
 8002be2:	18fb      	adds	r3, r7, r3
 8002be4:	2200      	movs	r2, #0
 8002be6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2238      	movs	r2, #56	@ 0x38
 8002bec:	5c9b      	ldrb	r3, [r3, r2]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d101      	bne.n	8002bf6 <HAL_TIM_PWM_ConfigChannel+0x22>
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	e0ad      	b.n	8002d52 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2238      	movs	r2, #56	@ 0x38
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2b0c      	cmp	r3, #12
 8002c02:	d100      	bne.n	8002c06 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002c04:	e076      	b.n	8002cf4 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2b0c      	cmp	r3, #12
 8002c0a:	d900      	bls.n	8002c0e <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002c0c:	e095      	b.n	8002d3a <HAL_TIM_PWM_ConfigChannel+0x166>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2b08      	cmp	r3, #8
 8002c12:	d04e      	beq.n	8002cb2 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b08      	cmp	r3, #8
 8002c18:	d900      	bls.n	8002c1c <HAL_TIM_PWM_ConfigChannel+0x48>
 8002c1a:	e08e      	b.n	8002d3a <HAL_TIM_PWM_ConfigChannel+0x166>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d003      	beq.n	8002c2a <HAL_TIM_PWM_ConfigChannel+0x56>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2b04      	cmp	r3, #4
 8002c26:	d021      	beq.n	8002c6c <HAL_TIM_PWM_ConfigChannel+0x98>
 8002c28:	e087      	b.n	8002d3a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68ba      	ldr	r2, [r7, #8]
 8002c30:	0011      	movs	r1, r2
 8002c32:	0018      	movs	r0, r3
 8002c34:	f000 f9c2 	bl	8002fbc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	699a      	ldr	r2, [r3, #24]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2108      	movs	r1, #8
 8002c44:	430a      	orrs	r2, r1
 8002c46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	699a      	ldr	r2, [r3, #24]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2104      	movs	r1, #4
 8002c54:	438a      	bics	r2, r1
 8002c56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	6999      	ldr	r1, [r3, #24]
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	68da      	ldr	r2, [r3, #12]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	430a      	orrs	r2, r1
 8002c68:	619a      	str	r2, [r3, #24]
      break;
 8002c6a:	e06b      	b.n	8002d44 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68ba      	ldr	r2, [r7, #8]
 8002c72:	0011      	movs	r1, r2
 8002c74:	0018      	movs	r0, r3
 8002c76:	f000 f9dd 	bl	8003034 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	699a      	ldr	r2, [r3, #24]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2180      	movs	r1, #128	@ 0x80
 8002c86:	0109      	lsls	r1, r1, #4
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	699a      	ldr	r2, [r3, #24]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4931      	ldr	r1, [pc, #196]	@ (8002d5c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002c98:	400a      	ands	r2, r1
 8002c9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	6999      	ldr	r1, [r3, #24]
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	021a      	lsls	r2, r3, #8
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	430a      	orrs	r2, r1
 8002cae:	619a      	str	r2, [r3, #24]
      break;
 8002cb0:	e048      	b.n	8002d44 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	68ba      	ldr	r2, [r7, #8]
 8002cb8:	0011      	movs	r1, r2
 8002cba:	0018      	movs	r0, r3
 8002cbc:	f000 f9fc 	bl	80030b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	69da      	ldr	r2, [r3, #28]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2108      	movs	r1, #8
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	69da      	ldr	r2, [r3, #28]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2104      	movs	r1, #4
 8002cdc:	438a      	bics	r2, r1
 8002cde:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	69d9      	ldr	r1, [r3, #28]
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	68da      	ldr	r2, [r3, #12]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	61da      	str	r2, [r3, #28]
      break;
 8002cf2:	e027      	b.n	8002d44 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	0011      	movs	r1, r2
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	f000 fa1b 	bl	8003138 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	69da      	ldr	r2, [r3, #28]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2180      	movs	r1, #128	@ 0x80
 8002d0e:	0109      	lsls	r1, r1, #4
 8002d10:	430a      	orrs	r2, r1
 8002d12:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	69da      	ldr	r2, [r3, #28]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	490f      	ldr	r1, [pc, #60]	@ (8002d5c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002d20:	400a      	ands	r2, r1
 8002d22:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	69d9      	ldr	r1, [r3, #28]
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	021a      	lsls	r2, r3, #8
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	430a      	orrs	r2, r1
 8002d36:	61da      	str	r2, [r3, #28]
      break;
 8002d38:	e004      	b.n	8002d44 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002d3a:	2317      	movs	r3, #23
 8002d3c:	18fb      	adds	r3, r7, r3
 8002d3e:	2201      	movs	r2, #1
 8002d40:	701a      	strb	r2, [r3, #0]
      break;
 8002d42:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2238      	movs	r2, #56	@ 0x38
 8002d48:	2100      	movs	r1, #0
 8002d4a:	5499      	strb	r1, [r3, r2]

  return status;
 8002d4c:	2317      	movs	r3, #23
 8002d4e:	18fb      	adds	r3, r7, r3
 8002d50:	781b      	ldrb	r3, [r3, #0]
}
 8002d52:	0018      	movs	r0, r3
 8002d54:	46bd      	mov	sp, r7
 8002d56:	b006      	add	sp, #24
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	46c0      	nop			@ (mov r8, r8)
 8002d5c:	fffffbff 	.word	0xfffffbff

08002d60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d6a:	230f      	movs	r3, #15
 8002d6c:	18fb      	adds	r3, r7, r3
 8002d6e:	2200      	movs	r2, #0
 8002d70:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2238      	movs	r2, #56	@ 0x38
 8002d76:	5c9b      	ldrb	r3, [r3, r2]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d101      	bne.n	8002d80 <HAL_TIM_ConfigClockSource+0x20>
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	e0bc      	b.n	8002efa <HAL_TIM_ConfigClockSource+0x19a>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2238      	movs	r2, #56	@ 0x38
 8002d84:	2101      	movs	r1, #1
 8002d86:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2239      	movs	r2, #57	@ 0x39
 8002d8c:	2102      	movs	r1, #2
 8002d8e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	2277      	movs	r2, #119	@ 0x77
 8002d9c:	4393      	bics	r3, r2
 8002d9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	4a58      	ldr	r2, [pc, #352]	@ (8002f04 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68ba      	ldr	r2, [r7, #8]
 8002dae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2280      	movs	r2, #128	@ 0x80
 8002db6:	0192      	lsls	r2, r2, #6
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d040      	beq.n	8002e3e <HAL_TIM_ConfigClockSource+0xde>
 8002dbc:	2280      	movs	r2, #128	@ 0x80
 8002dbe:	0192      	lsls	r2, r2, #6
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d900      	bls.n	8002dc6 <HAL_TIM_ConfigClockSource+0x66>
 8002dc4:	e088      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x178>
 8002dc6:	2280      	movs	r2, #128	@ 0x80
 8002dc8:	0152      	lsls	r2, r2, #5
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d100      	bne.n	8002dd0 <HAL_TIM_ConfigClockSource+0x70>
 8002dce:	e088      	b.n	8002ee2 <HAL_TIM_ConfigClockSource+0x182>
 8002dd0:	2280      	movs	r2, #128	@ 0x80
 8002dd2:	0152      	lsls	r2, r2, #5
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d900      	bls.n	8002dda <HAL_TIM_ConfigClockSource+0x7a>
 8002dd8:	e07e      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x178>
 8002dda:	2b70      	cmp	r3, #112	@ 0x70
 8002ddc:	d018      	beq.n	8002e10 <HAL_TIM_ConfigClockSource+0xb0>
 8002dde:	d900      	bls.n	8002de2 <HAL_TIM_ConfigClockSource+0x82>
 8002de0:	e07a      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x178>
 8002de2:	2b60      	cmp	r3, #96	@ 0x60
 8002de4:	d04f      	beq.n	8002e86 <HAL_TIM_ConfigClockSource+0x126>
 8002de6:	d900      	bls.n	8002dea <HAL_TIM_ConfigClockSource+0x8a>
 8002de8:	e076      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x178>
 8002dea:	2b50      	cmp	r3, #80	@ 0x50
 8002dec:	d03b      	beq.n	8002e66 <HAL_TIM_ConfigClockSource+0x106>
 8002dee:	d900      	bls.n	8002df2 <HAL_TIM_ConfigClockSource+0x92>
 8002df0:	e072      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x178>
 8002df2:	2b40      	cmp	r3, #64	@ 0x40
 8002df4:	d057      	beq.n	8002ea6 <HAL_TIM_ConfigClockSource+0x146>
 8002df6:	d900      	bls.n	8002dfa <HAL_TIM_ConfigClockSource+0x9a>
 8002df8:	e06e      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x178>
 8002dfa:	2b30      	cmp	r3, #48	@ 0x30
 8002dfc:	d063      	beq.n	8002ec6 <HAL_TIM_ConfigClockSource+0x166>
 8002dfe:	d86b      	bhi.n	8002ed8 <HAL_TIM_ConfigClockSource+0x178>
 8002e00:	2b20      	cmp	r3, #32
 8002e02:	d060      	beq.n	8002ec6 <HAL_TIM_ConfigClockSource+0x166>
 8002e04:	d868      	bhi.n	8002ed8 <HAL_TIM_ConfigClockSource+0x178>
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d05d      	beq.n	8002ec6 <HAL_TIM_ConfigClockSource+0x166>
 8002e0a:	2b10      	cmp	r3, #16
 8002e0c:	d05b      	beq.n	8002ec6 <HAL_TIM_ConfigClockSource+0x166>
 8002e0e:	e063      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e20:	f000 fa4a 	bl	80032b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	2277      	movs	r2, #119	@ 0x77
 8002e30:	4313      	orrs	r3, r2
 8002e32:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68ba      	ldr	r2, [r7, #8]
 8002e3a:	609a      	str	r2, [r3, #8]
      break;
 8002e3c:	e052      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e4e:	f000 fa33 	bl	80032b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	689a      	ldr	r2, [r3, #8]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2180      	movs	r1, #128	@ 0x80
 8002e5e:	01c9      	lsls	r1, r1, #7
 8002e60:	430a      	orrs	r2, r1
 8002e62:	609a      	str	r2, [r3, #8]
      break;
 8002e64:	e03e      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e72:	001a      	movs	r2, r3
 8002e74:	f000 f9a6 	bl	80031c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2150      	movs	r1, #80	@ 0x50
 8002e7e:	0018      	movs	r0, r3
 8002e80:	f000 fa00 	bl	8003284 <TIM_ITRx_SetConfig>
      break;
 8002e84:	e02e      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e92:	001a      	movs	r2, r3
 8002e94:	f000 f9c4 	bl	8003220 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2160      	movs	r1, #96	@ 0x60
 8002e9e:	0018      	movs	r0, r3
 8002ea0:	f000 f9f0 	bl	8003284 <TIM_ITRx_SetConfig>
      break;
 8002ea4:	e01e      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002eb2:	001a      	movs	r2, r3
 8002eb4:	f000 f986 	bl	80031c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2140      	movs	r1, #64	@ 0x40
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	f000 f9e0 	bl	8003284 <TIM_ITRx_SetConfig>
      break;
 8002ec4:	e00e      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	0019      	movs	r1, r3
 8002ed0:	0010      	movs	r0, r2
 8002ed2:	f000 f9d7 	bl	8003284 <TIM_ITRx_SetConfig>
      break;
 8002ed6:	e005      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002ed8:	230f      	movs	r3, #15
 8002eda:	18fb      	adds	r3, r7, r3
 8002edc:	2201      	movs	r2, #1
 8002ede:	701a      	strb	r2, [r3, #0]
      break;
 8002ee0:	e000      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002ee2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2239      	movs	r2, #57	@ 0x39
 8002ee8:	2101      	movs	r1, #1
 8002eea:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2238      	movs	r2, #56	@ 0x38
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	5499      	strb	r1, [r3, r2]

  return status;
 8002ef4:	230f      	movs	r3, #15
 8002ef6:	18fb      	adds	r3, r7, r3
 8002ef8:	781b      	ldrb	r3, [r3, #0]
}
 8002efa:	0018      	movs	r0, r3
 8002efc:	46bd      	mov	sp, r7
 8002efe:	b004      	add	sp, #16
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	46c0      	nop			@ (mov r8, r8)
 8002f04:	ffff00ff 	.word	0xffff00ff

08002f08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	2380      	movs	r3, #128	@ 0x80
 8002f1c:	05db      	lsls	r3, r3, #23
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d007      	beq.n	8002f32 <TIM_Base_SetConfig+0x2a>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a22      	ldr	r2, [pc, #136]	@ (8002fb0 <TIM_Base_SetConfig+0xa8>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d003      	beq.n	8002f32 <TIM_Base_SetConfig+0x2a>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a21      	ldr	r2, [pc, #132]	@ (8002fb4 <TIM_Base_SetConfig+0xac>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d108      	bne.n	8002f44 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2270      	movs	r2, #112	@ 0x70
 8002f36:	4393      	bics	r3, r2
 8002f38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	2380      	movs	r3, #128	@ 0x80
 8002f48:	05db      	lsls	r3, r3, #23
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d007      	beq.n	8002f5e <TIM_Base_SetConfig+0x56>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a17      	ldr	r2, [pc, #92]	@ (8002fb0 <TIM_Base_SetConfig+0xa8>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d003      	beq.n	8002f5e <TIM_Base_SetConfig+0x56>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a16      	ldr	r2, [pc, #88]	@ (8002fb4 <TIM_Base_SetConfig+0xac>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d108      	bne.n	8002f70 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	4a15      	ldr	r2, [pc, #84]	@ (8002fb8 <TIM_Base_SetConfig+0xb0>)
 8002f62:	4013      	ands	r3, r2
 8002f64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2280      	movs	r2, #128	@ 0x80
 8002f74:	4393      	bics	r3, r2
 8002f76:	001a      	movs	r2, r3
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	689a      	ldr	r2, [r3, #8]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2204      	movs	r2, #4
 8002f96:	431a      	orrs	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	601a      	str	r2, [r3, #0]
}
 8002fa8:	46c0      	nop			@ (mov r8, r8)
 8002faa:	46bd      	mov	sp, r7
 8002fac:	b004      	add	sp, #16
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	40010800 	.word	0x40010800
 8002fb4:	40011400 	.word	0x40011400
 8002fb8:	fffffcff 	.word	0xfffffcff

08002fbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a1b      	ldr	r3, [r3, #32]
 8002fca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6a1b      	ldr	r3, [r3, #32]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	4393      	bics	r3, r2
 8002fd4:	001a      	movs	r2, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	699b      	ldr	r3, [r3, #24]
 8002fe4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2270      	movs	r2, #112	@ 0x70
 8002fea:	4393      	bics	r3, r2
 8002fec:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2203      	movs	r2, #3
 8002ff2:	4393      	bics	r3, r2
 8002ff4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	2202      	movs	r2, #2
 8003004:	4393      	bics	r3, r2
 8003006:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	697a      	ldr	r2, [r7, #20]
 800300e:	4313      	orrs	r3, r2
 8003010:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	693a      	ldr	r2, [r7, #16]
 8003016:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	685a      	ldr	r2, [r3, #4]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	697a      	ldr	r2, [r7, #20]
 800302a:	621a      	str	r2, [r3, #32]
}
 800302c:	46c0      	nop			@ (mov r8, r8)
 800302e:	46bd      	mov	sp, r7
 8003030:	b006      	add	sp, #24
 8003032:	bd80      	pop	{r7, pc}

08003034 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a1b      	ldr	r3, [r3, #32]
 8003042:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a1b      	ldr	r3, [r3, #32]
 8003048:	2210      	movs	r2, #16
 800304a:	4393      	bics	r3, r2
 800304c:	001a      	movs	r2, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	4a13      	ldr	r2, [pc, #76]	@ (80030b0 <TIM_OC2_SetConfig+0x7c>)
 8003062:	4013      	ands	r3, r2
 8003064:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4a12      	ldr	r2, [pc, #72]	@ (80030b4 <TIM_OC2_SetConfig+0x80>)
 800306a:	4013      	ands	r3, r2
 800306c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	021b      	lsls	r3, r3, #8
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	4313      	orrs	r3, r2
 8003078:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	2220      	movs	r2, #32
 800307e:	4393      	bics	r3, r2
 8003080:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	011b      	lsls	r3, r3, #4
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	4313      	orrs	r3, r2
 800308c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	685a      	ldr	r2, [r3, #4]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	621a      	str	r2, [r3, #32]
}
 80030a8:	46c0      	nop			@ (mov r8, r8)
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b006      	add	sp, #24
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	ffff8fff 	.word	0xffff8fff
 80030b4:	fffffcff 	.word	0xfffffcff

080030b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a1b      	ldr	r3, [r3, #32]
 80030c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a1b      	ldr	r3, [r3, #32]
 80030cc:	4a18      	ldr	r2, [pc, #96]	@ (8003130 <TIM_OC3_SetConfig+0x78>)
 80030ce:	401a      	ands	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2270      	movs	r2, #112	@ 0x70
 80030e4:	4393      	bics	r3, r2
 80030e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2203      	movs	r2, #3
 80030ec:	4393      	bics	r3, r2
 80030ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003134 <TIM_OC3_SetConfig+0x7c>)
 80030fe:	4013      	ands	r3, r2
 8003100:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	021b      	lsls	r3, r3, #8
 8003108:	697a      	ldr	r2, [r7, #20]
 800310a:	4313      	orrs	r3, r2
 800310c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	693a      	ldr	r2, [r7, #16]
 8003112:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	685a      	ldr	r2, [r3, #4]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	697a      	ldr	r2, [r7, #20]
 8003126:	621a      	str	r2, [r3, #32]
}
 8003128:	46c0      	nop			@ (mov r8, r8)
 800312a:	46bd      	mov	sp, r7
 800312c:	b006      	add	sp, #24
 800312e:	bd80      	pop	{r7, pc}
 8003130:	fffffeff 	.word	0xfffffeff
 8003134:	fffffdff 	.word	0xfffffdff

08003138 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6a1b      	ldr	r3, [r3, #32]
 8003146:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6a1b      	ldr	r3, [r3, #32]
 800314c:	4a19      	ldr	r2, [pc, #100]	@ (80031b4 <TIM_OC4_SetConfig+0x7c>)
 800314e:	401a      	ands	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	69db      	ldr	r3, [r3, #28]
 800315e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4a15      	ldr	r2, [pc, #84]	@ (80031b8 <TIM_OC4_SetConfig+0x80>)
 8003164:	4013      	ands	r3, r2
 8003166:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	4a14      	ldr	r2, [pc, #80]	@ (80031bc <TIM_OC4_SetConfig+0x84>)
 800316c:	4013      	ands	r3, r2
 800316e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	021b      	lsls	r3, r3, #8
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	4313      	orrs	r3, r2
 800317a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	4a10      	ldr	r2, [pc, #64]	@ (80031c0 <TIM_OC4_SetConfig+0x88>)
 8003180:	4013      	ands	r3, r2
 8003182:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	031b      	lsls	r3, r3, #12
 800318a:	697a      	ldr	r2, [r7, #20]
 800318c:	4313      	orrs	r3, r2
 800318e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	68fa      	ldr	r2, [r7, #12]
 800319a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685a      	ldr	r2, [r3, #4]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	697a      	ldr	r2, [r7, #20]
 80031a8:	621a      	str	r2, [r3, #32]
}
 80031aa:	46c0      	nop			@ (mov r8, r8)
 80031ac:	46bd      	mov	sp, r7
 80031ae:	b006      	add	sp, #24
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	46c0      	nop			@ (mov r8, r8)
 80031b4:	ffffefff 	.word	0xffffefff
 80031b8:	ffff8fff 	.word	0xffff8fff
 80031bc:	fffffcff 	.word	0xfffffcff
 80031c0:	ffffdfff 	.word	0xffffdfff

080031c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	2201      	movs	r2, #1
 80031dc:	4393      	bics	r3, r2
 80031de:	001a      	movs	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	699b      	ldr	r3, [r3, #24]
 80031e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	22f0      	movs	r2, #240	@ 0xf0
 80031ee:	4393      	bics	r3, r2
 80031f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	011b      	lsls	r3, r3, #4
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	220a      	movs	r2, #10
 8003200:	4393      	bics	r3, r2
 8003202:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	4313      	orrs	r3, r2
 800320a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	621a      	str	r2, [r3, #32]
}
 8003218:	46c0      	nop			@ (mov r8, r8)
 800321a:	46bd      	mov	sp, r7
 800321c:	b006      	add	sp, #24
 800321e:	bd80      	pop	{r7, pc}

08003220 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b086      	sub	sp, #24
 8003224:	af00      	add	r7, sp, #0
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	60b9      	str	r1, [r7, #8]
 800322a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6a1b      	ldr	r3, [r3, #32]
 8003230:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	2210      	movs	r2, #16
 8003238:	4393      	bics	r3, r2
 800323a:	001a      	movs	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	4a0d      	ldr	r2, [pc, #52]	@ (8003280 <TIM_TI2_ConfigInputStage+0x60>)
 800324a:	4013      	ands	r3, r2
 800324c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	031b      	lsls	r3, r3, #12
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	4313      	orrs	r3, r2
 8003256:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	22a0      	movs	r2, #160	@ 0xa0
 800325c:	4393      	bics	r3, r2
 800325e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	011b      	lsls	r3, r3, #4
 8003264:	697a      	ldr	r2, [r7, #20]
 8003266:	4313      	orrs	r3, r2
 8003268:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	697a      	ldr	r2, [r7, #20]
 8003274:	621a      	str	r2, [r3, #32]
}
 8003276:	46c0      	nop			@ (mov r8, r8)
 8003278:	46bd      	mov	sp, r7
 800327a:	b006      	add	sp, #24
 800327c:	bd80      	pop	{r7, pc}
 800327e:	46c0      	nop			@ (mov r8, r8)
 8003280:	ffff0fff 	.word	0xffff0fff

08003284 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2270      	movs	r2, #112	@ 0x70
 8003298:	4393      	bics	r3, r2
 800329a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	2207      	movs	r2, #7
 80032a4:	4313      	orrs	r3, r2
 80032a6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	609a      	str	r2, [r3, #8]
}
 80032ae:	46c0      	nop			@ (mov r8, r8)
 80032b0:	46bd      	mov	sp, r7
 80032b2:	b004      	add	sp, #16
 80032b4:	bd80      	pop	{r7, pc}
	...

080032b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b086      	sub	sp, #24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	607a      	str	r2, [r7, #4]
 80032c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	4a09      	ldr	r2, [pc, #36]	@ (80032f4 <TIM_ETR_SetConfig+0x3c>)
 80032d0:	4013      	ands	r3, r2
 80032d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	021a      	lsls	r2, r3, #8
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	431a      	orrs	r2, r3
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	4313      	orrs	r3, r2
 80032e0:	697a      	ldr	r2, [r7, #20]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	697a      	ldr	r2, [r7, #20]
 80032ea:	609a      	str	r2, [r3, #8]
}
 80032ec:	46c0      	nop			@ (mov r8, r8)
 80032ee:	46bd      	mov	sp, r7
 80032f0:	b006      	add	sp, #24
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	ffff00ff 	.word	0xffff00ff

080032f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2238      	movs	r2, #56	@ 0x38
 8003306:	5c9b      	ldrb	r3, [r3, r2]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d101      	bne.n	8003310 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800330c:	2302      	movs	r3, #2
 800330e:	e042      	b.n	8003396 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2238      	movs	r2, #56	@ 0x38
 8003314:	2101      	movs	r1, #1
 8003316:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2239      	movs	r2, #57	@ 0x39
 800331c:	2102      	movs	r1, #2
 800331e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2270      	movs	r2, #112	@ 0x70
 8003334:	4393      	bics	r3, r2
 8003336:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	4313      	orrs	r3, r2
 8003340:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	68fa      	ldr	r2, [r7, #12]
 8003348:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	2380      	movs	r3, #128	@ 0x80
 8003350:	05db      	lsls	r3, r3, #23
 8003352:	429a      	cmp	r2, r3
 8003354:	d009      	beq.n	800336a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a11      	ldr	r2, [pc, #68]	@ (80033a0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d004      	beq.n	800336a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a0f      	ldr	r2, [pc, #60]	@ (80033a4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d10c      	bne.n	8003384 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	2280      	movs	r2, #128	@ 0x80
 800336e:	4393      	bics	r3, r2
 8003370:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	68ba      	ldr	r2, [r7, #8]
 8003378:	4313      	orrs	r3, r2
 800337a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	68ba      	ldr	r2, [r7, #8]
 8003382:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2239      	movs	r2, #57	@ 0x39
 8003388:	2101      	movs	r1, #1
 800338a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2238      	movs	r2, #56	@ 0x38
 8003390:	2100      	movs	r1, #0
 8003392:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	0018      	movs	r0, r3
 8003398:	46bd      	mov	sp, r7
 800339a:	b004      	add	sp, #16
 800339c:	bd80      	pop	{r7, pc}
 800339e:	46c0      	nop			@ (mov r8, r8)
 80033a0:	40010800 	.word	0x40010800
 80033a4:	40011400 	.word	0x40011400

080033a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e044      	b.n	8003444 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d107      	bne.n	80033d2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2278      	movs	r2, #120	@ 0x78
 80033c6:	2100      	movs	r1, #0
 80033c8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	0018      	movs	r0, r3
 80033ce:	f7fd fb15 	bl	80009fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2224      	movs	r2, #36	@ 0x24
 80033d6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2101      	movs	r1, #1
 80033e4:	438a      	bics	r2, r1
 80033e6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d003      	beq.n	80033f8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	0018      	movs	r0, r3
 80033f4:	f000 fb16 	bl	8003a24 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	0018      	movs	r0, r3
 80033fc:	f000 f8c8 	bl	8003590 <UART_SetConfig>
 8003400:	0003      	movs	r3, r0
 8003402:	2b01      	cmp	r3, #1
 8003404:	d101      	bne.n	800340a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e01c      	b.n	8003444 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	685a      	ldr	r2, [r3, #4]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	490d      	ldr	r1, [pc, #52]	@ (800344c <HAL_UART_Init+0xa4>)
 8003416:	400a      	ands	r2, r1
 8003418:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	212a      	movs	r1, #42	@ 0x2a
 8003426:	438a      	bics	r2, r1
 8003428:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2101      	movs	r1, #1
 8003436:	430a      	orrs	r2, r1
 8003438:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	0018      	movs	r0, r3
 800343e:	f000 fba5 	bl	8003b8c <UART_CheckIdleState>
 8003442:	0003      	movs	r3, r0
}
 8003444:	0018      	movs	r0, r3
 8003446:	46bd      	mov	sp, r7
 8003448:	b002      	add	sp, #8
 800344a:	bd80      	pop	{r7, pc}
 800344c:	ffffb7ff 	.word	0xffffb7ff

08003450 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b08a      	sub	sp, #40	@ 0x28
 8003454:	af02      	add	r7, sp, #8
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	603b      	str	r3, [r7, #0]
 800345c:	1dbb      	adds	r3, r7, #6
 800345e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003464:	2b20      	cmp	r3, #32
 8003466:	d000      	beq.n	800346a <HAL_UART_Transmit+0x1a>
 8003468:	e08c      	b.n	8003584 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d003      	beq.n	8003478 <HAL_UART_Transmit+0x28>
 8003470:	1dbb      	adds	r3, r7, #6
 8003472:	881b      	ldrh	r3, [r3, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d101      	bne.n	800347c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e084      	b.n	8003586 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	689a      	ldr	r2, [r3, #8]
 8003480:	2380      	movs	r3, #128	@ 0x80
 8003482:	015b      	lsls	r3, r3, #5
 8003484:	429a      	cmp	r2, r3
 8003486:	d109      	bne.n	800349c <HAL_UART_Transmit+0x4c>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	691b      	ldr	r3, [r3, #16]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d105      	bne.n	800349c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2201      	movs	r2, #1
 8003494:	4013      	ands	r3, r2
 8003496:	d001      	beq.n	800349c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e074      	b.n	8003586 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2284      	movs	r2, #132	@ 0x84
 80034a0:	2100      	movs	r1, #0
 80034a2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2221      	movs	r2, #33	@ 0x21
 80034a8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034aa:	f7fd fc33 	bl	8000d14 <HAL_GetTick>
 80034ae:	0003      	movs	r3, r0
 80034b0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	1dba      	adds	r2, r7, #6
 80034b6:	2150      	movs	r1, #80	@ 0x50
 80034b8:	8812      	ldrh	r2, [r2, #0]
 80034ba:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	1dba      	adds	r2, r7, #6
 80034c0:	2152      	movs	r1, #82	@ 0x52
 80034c2:	8812      	ldrh	r2, [r2, #0]
 80034c4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	689a      	ldr	r2, [r3, #8]
 80034ca:	2380      	movs	r3, #128	@ 0x80
 80034cc:	015b      	lsls	r3, r3, #5
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d108      	bne.n	80034e4 <HAL_UART_Transmit+0x94>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d104      	bne.n	80034e4 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80034da:	2300      	movs	r3, #0
 80034dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	61bb      	str	r3, [r7, #24]
 80034e2:	e003      	b.n	80034ec <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034e8:	2300      	movs	r3, #0
 80034ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80034ec:	e02f      	b.n	800354e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034ee:	697a      	ldr	r2, [r7, #20]
 80034f0:	68f8      	ldr	r0, [r7, #12]
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	9300      	str	r3, [sp, #0]
 80034f6:	0013      	movs	r3, r2
 80034f8:	2200      	movs	r2, #0
 80034fa:	2180      	movs	r1, #128	@ 0x80
 80034fc:	f000 fbee 	bl	8003cdc <UART_WaitOnFlagUntilTimeout>
 8003500:	1e03      	subs	r3, r0, #0
 8003502:	d004      	beq.n	800350e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2220      	movs	r2, #32
 8003508:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e03b      	b.n	8003586 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d10b      	bne.n	800352c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	881b      	ldrh	r3, [r3, #0]
 8003518:	001a      	movs	r2, r3
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	05d2      	lsls	r2, r2, #23
 8003520:	0dd2      	lsrs	r2, r2, #23
 8003522:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	3302      	adds	r3, #2
 8003528:	61bb      	str	r3, [r7, #24]
 800352a:	e007      	b.n	800353c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	781a      	ldrb	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	3301      	adds	r3, #1
 800353a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2252      	movs	r2, #82	@ 0x52
 8003540:	5a9b      	ldrh	r3, [r3, r2]
 8003542:	b29b      	uxth	r3, r3
 8003544:	3b01      	subs	r3, #1
 8003546:	b299      	uxth	r1, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2252      	movs	r2, #82	@ 0x52
 800354c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2252      	movs	r2, #82	@ 0x52
 8003552:	5a9b      	ldrh	r3, [r3, r2]
 8003554:	b29b      	uxth	r3, r3
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1c9      	bne.n	80034ee <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	68f8      	ldr	r0, [r7, #12]
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	9300      	str	r3, [sp, #0]
 8003562:	0013      	movs	r3, r2
 8003564:	2200      	movs	r2, #0
 8003566:	2140      	movs	r1, #64	@ 0x40
 8003568:	f000 fbb8 	bl	8003cdc <UART_WaitOnFlagUntilTimeout>
 800356c:	1e03      	subs	r3, r0, #0
 800356e:	d004      	beq.n	800357a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2220      	movs	r2, #32
 8003574:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e005      	b.n	8003586 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2220      	movs	r2, #32
 800357e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003580:	2300      	movs	r3, #0
 8003582:	e000      	b.n	8003586 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003584:	2302      	movs	r3, #2
  }
}
 8003586:	0018      	movs	r0, r3
 8003588:	46bd      	mov	sp, r7
 800358a:	b008      	add	sp, #32
 800358c:	bd80      	pop	{r7, pc}
	...

08003590 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003590:	b5b0      	push	{r4, r5, r7, lr}
 8003592:	b08e      	sub	sp, #56	@ 0x38
 8003594:	af00      	add	r7, sp, #0
 8003596:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003598:	231a      	movs	r3, #26
 800359a:	2218      	movs	r2, #24
 800359c:	189b      	adds	r3, r3, r2
 800359e:	19db      	adds	r3, r3, r7
 80035a0:	2200      	movs	r2, #0
 80035a2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	689a      	ldr	r2, [r3, #8]
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	691b      	ldr	r3, [r3, #16]
 80035ac:	431a      	orrs	r2, r3
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	431a      	orrs	r2, r3
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	69db      	ldr	r3, [r3, #28]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4ab4      	ldr	r2, [pc, #720]	@ (8003894 <UART_SetConfig+0x304>)
 80035c4:	4013      	ands	r3, r2
 80035c6:	0019      	movs	r1, r3
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80035ce:	430a      	orrs	r2, r1
 80035d0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	4aaf      	ldr	r2, [pc, #700]	@ (8003898 <UART_SetConfig+0x308>)
 80035da:	4013      	ands	r3, r2
 80035dc:	0019      	movs	r1, r3
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	68da      	ldr	r2, [r3, #12]
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4aa9      	ldr	r2, [pc, #676]	@ (800389c <UART_SetConfig+0x30c>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d004      	beq.n	8003604 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	6a1b      	ldr	r3, [r3, #32]
 80035fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003600:	4313      	orrs	r3, r2
 8003602:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	4aa5      	ldr	r2, [pc, #660]	@ (80038a0 <UART_SetConfig+0x310>)
 800360c:	4013      	ands	r3, r2
 800360e:	0019      	movs	r1, r3
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003616:	430a      	orrs	r2, r1
 8003618:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4aa1      	ldr	r2, [pc, #644]	@ (80038a4 <UART_SetConfig+0x314>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d131      	bne.n	8003688 <UART_SetConfig+0xf8>
 8003624:	4ba0      	ldr	r3, [pc, #640]	@ (80038a8 <UART_SetConfig+0x318>)
 8003626:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003628:	220c      	movs	r2, #12
 800362a:	4013      	ands	r3, r2
 800362c:	2b0c      	cmp	r3, #12
 800362e:	d01d      	beq.n	800366c <UART_SetConfig+0xdc>
 8003630:	d823      	bhi.n	800367a <UART_SetConfig+0xea>
 8003632:	2b08      	cmp	r3, #8
 8003634:	d00c      	beq.n	8003650 <UART_SetConfig+0xc0>
 8003636:	d820      	bhi.n	800367a <UART_SetConfig+0xea>
 8003638:	2b00      	cmp	r3, #0
 800363a:	d002      	beq.n	8003642 <UART_SetConfig+0xb2>
 800363c:	2b04      	cmp	r3, #4
 800363e:	d00e      	beq.n	800365e <UART_SetConfig+0xce>
 8003640:	e01b      	b.n	800367a <UART_SetConfig+0xea>
 8003642:	231b      	movs	r3, #27
 8003644:	2218      	movs	r2, #24
 8003646:	189b      	adds	r3, r3, r2
 8003648:	19db      	adds	r3, r3, r7
 800364a:	2200      	movs	r2, #0
 800364c:	701a      	strb	r2, [r3, #0]
 800364e:	e065      	b.n	800371c <UART_SetConfig+0x18c>
 8003650:	231b      	movs	r3, #27
 8003652:	2218      	movs	r2, #24
 8003654:	189b      	adds	r3, r3, r2
 8003656:	19db      	adds	r3, r3, r7
 8003658:	2202      	movs	r2, #2
 800365a:	701a      	strb	r2, [r3, #0]
 800365c:	e05e      	b.n	800371c <UART_SetConfig+0x18c>
 800365e:	231b      	movs	r3, #27
 8003660:	2218      	movs	r2, #24
 8003662:	189b      	adds	r3, r3, r2
 8003664:	19db      	adds	r3, r3, r7
 8003666:	2204      	movs	r2, #4
 8003668:	701a      	strb	r2, [r3, #0]
 800366a:	e057      	b.n	800371c <UART_SetConfig+0x18c>
 800366c:	231b      	movs	r3, #27
 800366e:	2218      	movs	r2, #24
 8003670:	189b      	adds	r3, r3, r2
 8003672:	19db      	adds	r3, r3, r7
 8003674:	2208      	movs	r2, #8
 8003676:	701a      	strb	r2, [r3, #0]
 8003678:	e050      	b.n	800371c <UART_SetConfig+0x18c>
 800367a:	231b      	movs	r3, #27
 800367c:	2218      	movs	r2, #24
 800367e:	189b      	adds	r3, r3, r2
 8003680:	19db      	adds	r3, r3, r7
 8003682:	2210      	movs	r2, #16
 8003684:	701a      	strb	r2, [r3, #0]
 8003686:	e049      	b.n	800371c <UART_SetConfig+0x18c>
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a83      	ldr	r2, [pc, #524]	@ (800389c <UART_SetConfig+0x30c>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d13e      	bne.n	8003710 <UART_SetConfig+0x180>
 8003692:	4b85      	ldr	r3, [pc, #532]	@ (80038a8 <UART_SetConfig+0x318>)
 8003694:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003696:	23c0      	movs	r3, #192	@ 0xc0
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	4013      	ands	r3, r2
 800369c:	22c0      	movs	r2, #192	@ 0xc0
 800369e:	0112      	lsls	r2, r2, #4
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d027      	beq.n	80036f4 <UART_SetConfig+0x164>
 80036a4:	22c0      	movs	r2, #192	@ 0xc0
 80036a6:	0112      	lsls	r2, r2, #4
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d82a      	bhi.n	8003702 <UART_SetConfig+0x172>
 80036ac:	2280      	movs	r2, #128	@ 0x80
 80036ae:	0112      	lsls	r2, r2, #4
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d011      	beq.n	80036d8 <UART_SetConfig+0x148>
 80036b4:	2280      	movs	r2, #128	@ 0x80
 80036b6:	0112      	lsls	r2, r2, #4
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d822      	bhi.n	8003702 <UART_SetConfig+0x172>
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d004      	beq.n	80036ca <UART_SetConfig+0x13a>
 80036c0:	2280      	movs	r2, #128	@ 0x80
 80036c2:	00d2      	lsls	r2, r2, #3
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d00e      	beq.n	80036e6 <UART_SetConfig+0x156>
 80036c8:	e01b      	b.n	8003702 <UART_SetConfig+0x172>
 80036ca:	231b      	movs	r3, #27
 80036cc:	2218      	movs	r2, #24
 80036ce:	189b      	adds	r3, r3, r2
 80036d0:	19db      	adds	r3, r3, r7
 80036d2:	2200      	movs	r2, #0
 80036d4:	701a      	strb	r2, [r3, #0]
 80036d6:	e021      	b.n	800371c <UART_SetConfig+0x18c>
 80036d8:	231b      	movs	r3, #27
 80036da:	2218      	movs	r2, #24
 80036dc:	189b      	adds	r3, r3, r2
 80036de:	19db      	adds	r3, r3, r7
 80036e0:	2202      	movs	r2, #2
 80036e2:	701a      	strb	r2, [r3, #0]
 80036e4:	e01a      	b.n	800371c <UART_SetConfig+0x18c>
 80036e6:	231b      	movs	r3, #27
 80036e8:	2218      	movs	r2, #24
 80036ea:	189b      	adds	r3, r3, r2
 80036ec:	19db      	adds	r3, r3, r7
 80036ee:	2204      	movs	r2, #4
 80036f0:	701a      	strb	r2, [r3, #0]
 80036f2:	e013      	b.n	800371c <UART_SetConfig+0x18c>
 80036f4:	231b      	movs	r3, #27
 80036f6:	2218      	movs	r2, #24
 80036f8:	189b      	adds	r3, r3, r2
 80036fa:	19db      	adds	r3, r3, r7
 80036fc:	2208      	movs	r2, #8
 80036fe:	701a      	strb	r2, [r3, #0]
 8003700:	e00c      	b.n	800371c <UART_SetConfig+0x18c>
 8003702:	231b      	movs	r3, #27
 8003704:	2218      	movs	r2, #24
 8003706:	189b      	adds	r3, r3, r2
 8003708:	19db      	adds	r3, r3, r7
 800370a:	2210      	movs	r2, #16
 800370c:	701a      	strb	r2, [r3, #0]
 800370e:	e005      	b.n	800371c <UART_SetConfig+0x18c>
 8003710:	231b      	movs	r3, #27
 8003712:	2218      	movs	r2, #24
 8003714:	189b      	adds	r3, r3, r2
 8003716:	19db      	adds	r3, r3, r7
 8003718:	2210      	movs	r2, #16
 800371a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a5e      	ldr	r2, [pc, #376]	@ (800389c <UART_SetConfig+0x30c>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d000      	beq.n	8003728 <UART_SetConfig+0x198>
 8003726:	e084      	b.n	8003832 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003728:	231b      	movs	r3, #27
 800372a:	2218      	movs	r2, #24
 800372c:	189b      	adds	r3, r3, r2
 800372e:	19db      	adds	r3, r3, r7
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	2b08      	cmp	r3, #8
 8003734:	d01d      	beq.n	8003772 <UART_SetConfig+0x1e2>
 8003736:	dc20      	bgt.n	800377a <UART_SetConfig+0x1ea>
 8003738:	2b04      	cmp	r3, #4
 800373a:	d015      	beq.n	8003768 <UART_SetConfig+0x1d8>
 800373c:	dc1d      	bgt.n	800377a <UART_SetConfig+0x1ea>
 800373e:	2b00      	cmp	r3, #0
 8003740:	d002      	beq.n	8003748 <UART_SetConfig+0x1b8>
 8003742:	2b02      	cmp	r3, #2
 8003744:	d005      	beq.n	8003752 <UART_SetConfig+0x1c2>
 8003746:	e018      	b.n	800377a <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003748:	f7ff f864 	bl	8002814 <HAL_RCC_GetPCLK1Freq>
 800374c:	0003      	movs	r3, r0
 800374e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003750:	e01c      	b.n	800378c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003752:	4b55      	ldr	r3, [pc, #340]	@ (80038a8 <UART_SetConfig+0x318>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2210      	movs	r2, #16
 8003758:	4013      	ands	r3, r2
 800375a:	d002      	beq.n	8003762 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800375c:	4b53      	ldr	r3, [pc, #332]	@ (80038ac <UART_SetConfig+0x31c>)
 800375e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003760:	e014      	b.n	800378c <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8003762:	4b53      	ldr	r3, [pc, #332]	@ (80038b0 <UART_SetConfig+0x320>)
 8003764:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003766:	e011      	b.n	800378c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003768:	f7fe ffc4 	bl	80026f4 <HAL_RCC_GetSysClockFreq>
 800376c:	0003      	movs	r3, r0
 800376e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003770:	e00c      	b.n	800378c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003772:	2380      	movs	r3, #128	@ 0x80
 8003774:	021b      	lsls	r3, r3, #8
 8003776:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003778:	e008      	b.n	800378c <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 800377a:	2300      	movs	r3, #0
 800377c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800377e:	231a      	movs	r3, #26
 8003780:	2218      	movs	r2, #24
 8003782:	189b      	adds	r3, r3, r2
 8003784:	19db      	adds	r3, r3, r7
 8003786:	2201      	movs	r2, #1
 8003788:	701a      	strb	r2, [r3, #0]
        break;
 800378a:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800378c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800378e:	2b00      	cmp	r3, #0
 8003790:	d100      	bne.n	8003794 <UART_SetConfig+0x204>
 8003792:	e12f      	b.n	80039f4 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	685a      	ldr	r2, [r3, #4]
 8003798:	0013      	movs	r3, r2
 800379a:	005b      	lsls	r3, r3, #1
 800379c:	189b      	adds	r3, r3, r2
 800379e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d305      	bcc.n	80037b0 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80037aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d906      	bls.n	80037be <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 80037b0:	231a      	movs	r3, #26
 80037b2:	2218      	movs	r2, #24
 80037b4:	189b      	adds	r3, r3, r2
 80037b6:	19db      	adds	r3, r3, r7
 80037b8:	2201      	movs	r2, #1
 80037ba:	701a      	strb	r2, [r3, #0]
 80037bc:	e11a      	b.n	80039f4 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80037be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037c0:	613b      	str	r3, [r7, #16]
 80037c2:	2300      	movs	r3, #0
 80037c4:	617b      	str	r3, [r7, #20]
 80037c6:	6939      	ldr	r1, [r7, #16]
 80037c8:	697a      	ldr	r2, [r7, #20]
 80037ca:	000b      	movs	r3, r1
 80037cc:	0e1b      	lsrs	r3, r3, #24
 80037ce:	0010      	movs	r0, r2
 80037d0:	0205      	lsls	r5, r0, #8
 80037d2:	431d      	orrs	r5, r3
 80037d4:	000b      	movs	r3, r1
 80037d6:	021c      	lsls	r4, r3, #8
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	085b      	lsrs	r3, r3, #1
 80037de:	60bb      	str	r3, [r7, #8]
 80037e0:	2300      	movs	r3, #0
 80037e2:	60fb      	str	r3, [r7, #12]
 80037e4:	68b8      	ldr	r0, [r7, #8]
 80037e6:	68f9      	ldr	r1, [r7, #12]
 80037e8:	1900      	adds	r0, r0, r4
 80037ea:	4169      	adcs	r1, r5
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	603b      	str	r3, [r7, #0]
 80037f2:	2300      	movs	r3, #0
 80037f4:	607b      	str	r3, [r7, #4]
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f7fc fd23 	bl	8000244 <__aeabi_uldivmod>
 80037fe:	0002      	movs	r2, r0
 8003800:	000b      	movs	r3, r1
 8003802:	0013      	movs	r3, r2
 8003804:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003806:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003808:	23c0      	movs	r3, #192	@ 0xc0
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	429a      	cmp	r2, r3
 800380e:	d309      	bcc.n	8003824 <UART_SetConfig+0x294>
 8003810:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003812:	2380      	movs	r3, #128	@ 0x80
 8003814:	035b      	lsls	r3, r3, #13
 8003816:	429a      	cmp	r2, r3
 8003818:	d204      	bcs.n	8003824 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003820:	60da      	str	r2, [r3, #12]
 8003822:	e0e7      	b.n	80039f4 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8003824:	231a      	movs	r3, #26
 8003826:	2218      	movs	r2, #24
 8003828:	189b      	adds	r3, r3, r2
 800382a:	19db      	adds	r3, r3, r7
 800382c:	2201      	movs	r2, #1
 800382e:	701a      	strb	r2, [r3, #0]
 8003830:	e0e0      	b.n	80039f4 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	69da      	ldr	r2, [r3, #28]
 8003836:	2380      	movs	r3, #128	@ 0x80
 8003838:	021b      	lsls	r3, r3, #8
 800383a:	429a      	cmp	r2, r3
 800383c:	d000      	beq.n	8003840 <UART_SetConfig+0x2b0>
 800383e:	e082      	b.n	8003946 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8003840:	231b      	movs	r3, #27
 8003842:	2218      	movs	r2, #24
 8003844:	189b      	adds	r3, r3, r2
 8003846:	19db      	adds	r3, r3, r7
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	2b08      	cmp	r3, #8
 800384c:	d834      	bhi.n	80038b8 <UART_SetConfig+0x328>
 800384e:	009a      	lsls	r2, r3, #2
 8003850:	4b18      	ldr	r3, [pc, #96]	@ (80038b4 <UART_SetConfig+0x324>)
 8003852:	18d3      	adds	r3, r2, r3
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003858:	f7fe ffdc 	bl	8002814 <HAL_RCC_GetPCLK1Freq>
 800385c:	0003      	movs	r3, r0
 800385e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003860:	e033      	b.n	80038ca <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003862:	f7fe ffed 	bl	8002840 <HAL_RCC_GetPCLK2Freq>
 8003866:	0003      	movs	r3, r0
 8003868:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800386a:	e02e      	b.n	80038ca <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800386c:	4b0e      	ldr	r3, [pc, #56]	@ (80038a8 <UART_SetConfig+0x318>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2210      	movs	r2, #16
 8003872:	4013      	ands	r3, r2
 8003874:	d002      	beq.n	800387c <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003876:	4b0d      	ldr	r3, [pc, #52]	@ (80038ac <UART_SetConfig+0x31c>)
 8003878:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800387a:	e026      	b.n	80038ca <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 800387c:	4b0c      	ldr	r3, [pc, #48]	@ (80038b0 <UART_SetConfig+0x320>)
 800387e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003880:	e023      	b.n	80038ca <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003882:	f7fe ff37 	bl	80026f4 <HAL_RCC_GetSysClockFreq>
 8003886:	0003      	movs	r3, r0
 8003888:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800388a:	e01e      	b.n	80038ca <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800388c:	2380      	movs	r3, #128	@ 0x80
 800388e:	021b      	lsls	r3, r3, #8
 8003890:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003892:	e01a      	b.n	80038ca <UART_SetConfig+0x33a>
 8003894:	efff69f3 	.word	0xefff69f3
 8003898:	ffffcfff 	.word	0xffffcfff
 800389c:	40004800 	.word	0x40004800
 80038a0:	fffff4ff 	.word	0xfffff4ff
 80038a4:	40004400 	.word	0x40004400
 80038a8:	40021000 	.word	0x40021000
 80038ac:	003d0900 	.word	0x003d0900
 80038b0:	00f42400 	.word	0x00f42400
 80038b4:	08004820 	.word	0x08004820
      default:
        pclk = 0U;
 80038b8:	2300      	movs	r3, #0
 80038ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80038bc:	231a      	movs	r3, #26
 80038be:	2218      	movs	r2, #24
 80038c0:	189b      	adds	r3, r3, r2
 80038c2:	19db      	adds	r3, r3, r7
 80038c4:	2201      	movs	r2, #1
 80038c6:	701a      	strb	r2, [r3, #0]
        break;
 80038c8:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80038ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d100      	bne.n	80038d2 <UART_SetConfig+0x342>
 80038d0:	e090      	b.n	80039f4 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80038d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038d4:	005a      	lsls	r2, r3, #1
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	085b      	lsrs	r3, r3, #1
 80038dc:	18d2      	adds	r2, r2, r3
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	0019      	movs	r1, r3
 80038e4:	0010      	movs	r0, r2
 80038e6:	f7fc fc21 	bl	800012c <__udivsi3>
 80038ea:	0003      	movs	r3, r0
 80038ec:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038f0:	2b0f      	cmp	r3, #15
 80038f2:	d921      	bls.n	8003938 <UART_SetConfig+0x3a8>
 80038f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038f6:	2380      	movs	r3, #128	@ 0x80
 80038f8:	025b      	lsls	r3, r3, #9
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d21c      	bcs.n	8003938 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003900:	b29a      	uxth	r2, r3
 8003902:	200e      	movs	r0, #14
 8003904:	2418      	movs	r4, #24
 8003906:	1903      	adds	r3, r0, r4
 8003908:	19db      	adds	r3, r3, r7
 800390a:	210f      	movs	r1, #15
 800390c:	438a      	bics	r2, r1
 800390e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003912:	085b      	lsrs	r3, r3, #1
 8003914:	b29b      	uxth	r3, r3
 8003916:	2207      	movs	r2, #7
 8003918:	4013      	ands	r3, r2
 800391a:	b299      	uxth	r1, r3
 800391c:	1903      	adds	r3, r0, r4
 800391e:	19db      	adds	r3, r3, r7
 8003920:	1902      	adds	r2, r0, r4
 8003922:	19d2      	adds	r2, r2, r7
 8003924:	8812      	ldrh	r2, [r2, #0]
 8003926:	430a      	orrs	r2, r1
 8003928:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	1902      	adds	r2, r0, r4
 8003930:	19d2      	adds	r2, r2, r7
 8003932:	8812      	ldrh	r2, [r2, #0]
 8003934:	60da      	str	r2, [r3, #12]
 8003936:	e05d      	b.n	80039f4 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8003938:	231a      	movs	r3, #26
 800393a:	2218      	movs	r2, #24
 800393c:	189b      	adds	r3, r3, r2
 800393e:	19db      	adds	r3, r3, r7
 8003940:	2201      	movs	r2, #1
 8003942:	701a      	strb	r2, [r3, #0]
 8003944:	e056      	b.n	80039f4 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003946:	231b      	movs	r3, #27
 8003948:	2218      	movs	r2, #24
 800394a:	189b      	adds	r3, r3, r2
 800394c:	19db      	adds	r3, r3, r7
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	2b08      	cmp	r3, #8
 8003952:	d822      	bhi.n	800399a <UART_SetConfig+0x40a>
 8003954:	009a      	lsls	r2, r3, #2
 8003956:	4b2f      	ldr	r3, [pc, #188]	@ (8003a14 <UART_SetConfig+0x484>)
 8003958:	18d3      	adds	r3, r2, r3
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800395e:	f7fe ff59 	bl	8002814 <HAL_RCC_GetPCLK1Freq>
 8003962:	0003      	movs	r3, r0
 8003964:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003966:	e021      	b.n	80039ac <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003968:	f7fe ff6a 	bl	8002840 <HAL_RCC_GetPCLK2Freq>
 800396c:	0003      	movs	r3, r0
 800396e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003970:	e01c      	b.n	80039ac <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003972:	4b29      	ldr	r3, [pc, #164]	@ (8003a18 <UART_SetConfig+0x488>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2210      	movs	r2, #16
 8003978:	4013      	ands	r3, r2
 800397a:	d002      	beq.n	8003982 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800397c:	4b27      	ldr	r3, [pc, #156]	@ (8003a1c <UART_SetConfig+0x48c>)
 800397e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003980:	e014      	b.n	80039ac <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8003982:	4b27      	ldr	r3, [pc, #156]	@ (8003a20 <UART_SetConfig+0x490>)
 8003984:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003986:	e011      	b.n	80039ac <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003988:	f7fe feb4 	bl	80026f4 <HAL_RCC_GetSysClockFreq>
 800398c:	0003      	movs	r3, r0
 800398e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003990:	e00c      	b.n	80039ac <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003992:	2380      	movs	r3, #128	@ 0x80
 8003994:	021b      	lsls	r3, r3, #8
 8003996:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003998:	e008      	b.n	80039ac <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 800399a:	2300      	movs	r3, #0
 800399c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800399e:	231a      	movs	r3, #26
 80039a0:	2218      	movs	r2, #24
 80039a2:	189b      	adds	r3, r3, r2
 80039a4:	19db      	adds	r3, r3, r7
 80039a6:	2201      	movs	r2, #1
 80039a8:	701a      	strb	r2, [r3, #0]
        break;
 80039aa:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80039ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d020      	beq.n	80039f4 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	085a      	lsrs	r2, r3, #1
 80039b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ba:	18d2      	adds	r2, r2, r3
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	0019      	movs	r1, r3
 80039c2:	0010      	movs	r0, r2
 80039c4:	f7fc fbb2 	bl	800012c <__udivsi3>
 80039c8:	0003      	movs	r3, r0
 80039ca:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ce:	2b0f      	cmp	r3, #15
 80039d0:	d90a      	bls.n	80039e8 <UART_SetConfig+0x458>
 80039d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039d4:	2380      	movs	r3, #128	@ 0x80
 80039d6:	025b      	lsls	r3, r3, #9
 80039d8:	429a      	cmp	r2, r3
 80039da:	d205      	bcs.n	80039e8 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80039dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039de:	b29a      	uxth	r2, r3
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	60da      	str	r2, [r3, #12]
 80039e6:	e005      	b.n	80039f4 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80039e8:	231a      	movs	r3, #26
 80039ea:	2218      	movs	r2, #24
 80039ec:	189b      	adds	r3, r3, r2
 80039ee:	19db      	adds	r3, r3, r7
 80039f0:	2201      	movs	r2, #1
 80039f2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	2200      	movs	r2, #0
 80039f8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	2200      	movs	r2, #0
 80039fe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003a00:	231a      	movs	r3, #26
 8003a02:	2218      	movs	r2, #24
 8003a04:	189b      	adds	r3, r3, r2
 8003a06:	19db      	adds	r3, r3, r7
 8003a08:	781b      	ldrb	r3, [r3, #0]
}
 8003a0a:	0018      	movs	r0, r3
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	b00e      	add	sp, #56	@ 0x38
 8003a10:	bdb0      	pop	{r4, r5, r7, pc}
 8003a12:	46c0      	nop			@ (mov r8, r8)
 8003a14:	08004844 	.word	0x08004844
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	003d0900 	.word	0x003d0900
 8003a20:	00f42400 	.word	0x00f42400

08003a24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a30:	2208      	movs	r2, #8
 8003a32:	4013      	ands	r3, r2
 8003a34:	d00b      	beq.n	8003a4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	4a4a      	ldr	r2, [pc, #296]	@ (8003b68 <UART_AdvFeatureConfig+0x144>)
 8003a3e:	4013      	ands	r3, r2
 8003a40:	0019      	movs	r1, r3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a52:	2201      	movs	r2, #1
 8003a54:	4013      	ands	r3, r2
 8003a56:	d00b      	beq.n	8003a70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	4a43      	ldr	r2, [pc, #268]	@ (8003b6c <UART_AdvFeatureConfig+0x148>)
 8003a60:	4013      	ands	r3, r2
 8003a62:	0019      	movs	r1, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	430a      	orrs	r2, r1
 8003a6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a74:	2202      	movs	r2, #2
 8003a76:	4013      	ands	r3, r2
 8003a78:	d00b      	beq.n	8003a92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	4a3b      	ldr	r2, [pc, #236]	@ (8003b70 <UART_AdvFeatureConfig+0x14c>)
 8003a82:	4013      	ands	r3, r2
 8003a84:	0019      	movs	r1, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a96:	2204      	movs	r2, #4
 8003a98:	4013      	ands	r3, r2
 8003a9a:	d00b      	beq.n	8003ab4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	4a34      	ldr	r2, [pc, #208]	@ (8003b74 <UART_AdvFeatureConfig+0x150>)
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	0019      	movs	r1, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab8:	2210      	movs	r2, #16
 8003aba:	4013      	ands	r3, r2
 8003abc:	d00b      	beq.n	8003ad6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	4a2c      	ldr	r2, [pc, #176]	@ (8003b78 <UART_AdvFeatureConfig+0x154>)
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	0019      	movs	r1, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ada:	2220      	movs	r2, #32
 8003adc:	4013      	ands	r3, r2
 8003ade:	d00b      	beq.n	8003af8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	4a25      	ldr	r2, [pc, #148]	@ (8003b7c <UART_AdvFeatureConfig+0x158>)
 8003ae8:	4013      	ands	r3, r2
 8003aea:	0019      	movs	r1, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	430a      	orrs	r2, r1
 8003af6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afc:	2240      	movs	r2, #64	@ 0x40
 8003afe:	4013      	ands	r3, r2
 8003b00:	d01d      	beq.n	8003b3e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	4a1d      	ldr	r2, [pc, #116]	@ (8003b80 <UART_AdvFeatureConfig+0x15c>)
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	0019      	movs	r1, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	430a      	orrs	r2, r1
 8003b18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b1e:	2380      	movs	r3, #128	@ 0x80
 8003b20:	035b      	lsls	r3, r3, #13
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d10b      	bne.n	8003b3e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	4a15      	ldr	r2, [pc, #84]	@ (8003b84 <UART_AdvFeatureConfig+0x160>)
 8003b2e:	4013      	ands	r3, r2
 8003b30:	0019      	movs	r1, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b42:	2280      	movs	r2, #128	@ 0x80
 8003b44:	4013      	ands	r3, r2
 8003b46:	d00b      	beq.n	8003b60 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	4a0e      	ldr	r2, [pc, #56]	@ (8003b88 <UART_AdvFeatureConfig+0x164>)
 8003b50:	4013      	ands	r3, r2
 8003b52:	0019      	movs	r1, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	605a      	str	r2, [r3, #4]
  }
}
 8003b60:	46c0      	nop			@ (mov r8, r8)
 8003b62:	46bd      	mov	sp, r7
 8003b64:	b002      	add	sp, #8
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	ffff7fff 	.word	0xffff7fff
 8003b6c:	fffdffff 	.word	0xfffdffff
 8003b70:	fffeffff 	.word	0xfffeffff
 8003b74:	fffbffff 	.word	0xfffbffff
 8003b78:	ffffefff 	.word	0xffffefff
 8003b7c:	ffffdfff 	.word	0xffffdfff
 8003b80:	ffefffff 	.word	0xffefffff
 8003b84:	ff9fffff 	.word	0xff9fffff
 8003b88:	fff7ffff 	.word	0xfff7ffff

08003b8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b092      	sub	sp, #72	@ 0x48
 8003b90:	af02      	add	r7, sp, #8
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2284      	movs	r2, #132	@ 0x84
 8003b98:	2100      	movs	r1, #0
 8003b9a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b9c:	f7fd f8ba 	bl	8000d14 <HAL_GetTick>
 8003ba0:	0003      	movs	r3, r0
 8003ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2208      	movs	r2, #8
 8003bac:	4013      	ands	r3, r2
 8003bae:	2b08      	cmp	r3, #8
 8003bb0:	d12c      	bne.n	8003c0c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bb4:	2280      	movs	r2, #128	@ 0x80
 8003bb6:	0391      	lsls	r1, r2, #14
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	4a46      	ldr	r2, [pc, #280]	@ (8003cd4 <UART_CheckIdleState+0x148>)
 8003bbc:	9200      	str	r2, [sp, #0]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f000 f88c 	bl	8003cdc <UART_WaitOnFlagUntilTimeout>
 8003bc4:	1e03      	subs	r3, r0, #0
 8003bc6:	d021      	beq.n	8003c0c <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bc8:	f3ef 8310 	mrs	r3, PRIMASK
 8003bcc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003bd0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bd8:	f383 8810 	msr	PRIMASK, r3
}
 8003bdc:	46c0      	nop			@ (mov r8, r8)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2180      	movs	r1, #128	@ 0x80
 8003bea:	438a      	bics	r2, r1
 8003bec:	601a      	str	r2, [r3, #0]
 8003bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bf4:	f383 8810 	msr	PRIMASK, r3
}
 8003bf8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2220      	movs	r2, #32
 8003bfe:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2278      	movs	r2, #120	@ 0x78
 8003c04:	2100      	movs	r1, #0
 8003c06:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e05f      	b.n	8003ccc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2204      	movs	r2, #4
 8003c14:	4013      	ands	r3, r2
 8003c16:	2b04      	cmp	r3, #4
 8003c18:	d146      	bne.n	8003ca8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c1c:	2280      	movs	r2, #128	@ 0x80
 8003c1e:	03d1      	lsls	r1, r2, #15
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	4a2c      	ldr	r2, [pc, #176]	@ (8003cd4 <UART_CheckIdleState+0x148>)
 8003c24:	9200      	str	r2, [sp, #0]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f000 f858 	bl	8003cdc <UART_WaitOnFlagUntilTimeout>
 8003c2c:	1e03      	subs	r3, r0, #0
 8003c2e:	d03b      	beq.n	8003ca8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c30:	f3ef 8310 	mrs	r3, PRIMASK
 8003c34:	60fb      	str	r3, [r7, #12]
  return(result);
 8003c36:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c38:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	f383 8810 	msr	PRIMASK, r3
}
 8003c44:	46c0      	nop			@ (mov r8, r8)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4921      	ldr	r1, [pc, #132]	@ (8003cd8 <UART_CheckIdleState+0x14c>)
 8003c52:	400a      	ands	r2, r1
 8003c54:	601a      	str	r2, [r3, #0]
 8003c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c58:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f383 8810 	msr	PRIMASK, r3
}
 8003c60:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c62:	f3ef 8310 	mrs	r3, PRIMASK
 8003c66:	61bb      	str	r3, [r7, #24]
  return(result);
 8003c68:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	f383 8810 	msr	PRIMASK, r3
}
 8003c76:	46c0      	nop			@ (mov r8, r8)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	689a      	ldr	r2, [r3, #8]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2101      	movs	r1, #1
 8003c84:	438a      	bics	r2, r1
 8003c86:	609a      	str	r2, [r3, #8]
 8003c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c8a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c8c:	6a3b      	ldr	r3, [r7, #32]
 8003c8e:	f383 8810 	msr	PRIMASK, r3
}
 8003c92:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2280      	movs	r2, #128	@ 0x80
 8003c98:	2120      	movs	r1, #32
 8003c9a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2278      	movs	r2, #120	@ 0x78
 8003ca0:	2100      	movs	r1, #0
 8003ca2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e011      	b.n	8003ccc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2220      	movs	r2, #32
 8003cac:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2280      	movs	r2, #128	@ 0x80
 8003cb2:	2120      	movs	r1, #32
 8003cb4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2278      	movs	r2, #120	@ 0x78
 8003cc6:	2100      	movs	r1, #0
 8003cc8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	0018      	movs	r0, r3
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	b010      	add	sp, #64	@ 0x40
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	01ffffff 	.word	0x01ffffff
 8003cd8:	fffffedf 	.word	0xfffffedf

08003cdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	603b      	str	r3, [r7, #0]
 8003ce8:	1dfb      	adds	r3, r7, #7
 8003cea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cec:	e051      	b.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	d04e      	beq.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cf4:	f7fd f80e 	bl	8000d14 <HAL_GetTick>
 8003cf8:	0002      	movs	r2, r0
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d302      	bcc.n	8003d0a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e051      	b.n	8003db2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2204      	movs	r2, #4
 8003d16:	4013      	ands	r3, r2
 8003d18:	d03b      	beq.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	2b80      	cmp	r3, #128	@ 0x80
 8003d1e:	d038      	beq.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	2b40      	cmp	r3, #64	@ 0x40
 8003d24:	d035      	beq.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	2208      	movs	r2, #8
 8003d2e:	4013      	ands	r3, r2
 8003d30:	2b08      	cmp	r3, #8
 8003d32:	d111      	bne.n	8003d58 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2208      	movs	r2, #8
 8003d3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	0018      	movs	r0, r3
 8003d40:	f000 f83c 	bl	8003dbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2284      	movs	r2, #132	@ 0x84
 8003d48:	2108      	movs	r1, #8
 8003d4a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2278      	movs	r2, #120	@ 0x78
 8003d50:	2100      	movs	r1, #0
 8003d52:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e02c      	b.n	8003db2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	69da      	ldr	r2, [r3, #28]
 8003d5e:	2380      	movs	r3, #128	@ 0x80
 8003d60:	011b      	lsls	r3, r3, #4
 8003d62:	401a      	ands	r2, r3
 8003d64:	2380      	movs	r3, #128	@ 0x80
 8003d66:	011b      	lsls	r3, r3, #4
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d112      	bne.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2280      	movs	r2, #128	@ 0x80
 8003d72:	0112      	lsls	r2, r2, #4
 8003d74:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	0018      	movs	r0, r3
 8003d7a:	f000 f81f 	bl	8003dbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2284      	movs	r2, #132	@ 0x84
 8003d82:	2120      	movs	r1, #32
 8003d84:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2278      	movs	r2, #120	@ 0x78
 8003d8a:	2100      	movs	r1, #0
 8003d8c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e00f      	b.n	8003db2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	69db      	ldr	r3, [r3, #28]
 8003d98:	68ba      	ldr	r2, [r7, #8]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	68ba      	ldr	r2, [r7, #8]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	425a      	negs	r2, r3
 8003da2:	4153      	adcs	r3, r2
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	001a      	movs	r2, r3
 8003da8:	1dfb      	adds	r3, r7, #7
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d09e      	beq.n	8003cee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	0018      	movs	r0, r3
 8003db4:	46bd      	mov	sp, r7
 8003db6:	b004      	add	sp, #16
 8003db8:	bd80      	pop	{r7, pc}
	...

08003dbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b08e      	sub	sp, #56	@ 0x38
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dc4:	f3ef 8310 	mrs	r3, PRIMASK
 8003dc8:	617b      	str	r3, [r7, #20]
  return(result);
 8003dca:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dce:	2301      	movs	r3, #1
 8003dd0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	f383 8810 	msr	PRIMASK, r3
}
 8003dd8:	46c0      	nop			@ (mov r8, r8)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4926      	ldr	r1, [pc, #152]	@ (8003e80 <UART_EndRxTransfer+0xc4>)
 8003de6:	400a      	ands	r2, r1
 8003de8:	601a      	str	r2, [r3, #0]
 8003dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	f383 8810 	msr	PRIMASK, r3
}
 8003df4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003df6:	f3ef 8310 	mrs	r3, PRIMASK
 8003dfa:	623b      	str	r3, [r7, #32]
  return(result);
 8003dfc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dfe:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e00:	2301      	movs	r3, #1
 8003e02:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e06:	f383 8810 	msr	PRIMASK, r3
}
 8003e0a:	46c0      	nop			@ (mov r8, r8)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	689a      	ldr	r2, [r3, #8]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2101      	movs	r1, #1
 8003e18:	438a      	bics	r2, r1
 8003e1a:	609a      	str	r2, [r3, #8]
 8003e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e22:	f383 8810 	msr	PRIMASK, r3
}
 8003e26:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d118      	bne.n	8003e62 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e30:	f3ef 8310 	mrs	r3, PRIMASK
 8003e34:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e36:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f383 8810 	msr	PRIMASK, r3
}
 8003e44:	46c0      	nop			@ (mov r8, r8)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2110      	movs	r1, #16
 8003e52:	438a      	bics	r2, r1
 8003e54:	601a      	str	r2, [r3, #0]
 8003e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e58:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	f383 8810 	msr	PRIMASK, r3
}
 8003e60:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2280      	movs	r2, #128	@ 0x80
 8003e66:	2120      	movs	r1, #32
 8003e68:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003e76:	46c0      	nop			@ (mov r8, r8)
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	b00e      	add	sp, #56	@ 0x38
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	46c0      	nop			@ (mov r8, r8)
 8003e80:	fffffedf 	.word	0xfffffedf

08003e84 <siprintf>:
 8003e84:	b40e      	push	{r1, r2, r3}
 8003e86:	b510      	push	{r4, lr}
 8003e88:	2400      	movs	r4, #0
 8003e8a:	490c      	ldr	r1, [pc, #48]	@ (8003ebc <siprintf+0x38>)
 8003e8c:	b09d      	sub	sp, #116	@ 0x74
 8003e8e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003e90:	9002      	str	r0, [sp, #8]
 8003e92:	9006      	str	r0, [sp, #24]
 8003e94:	9107      	str	r1, [sp, #28]
 8003e96:	9104      	str	r1, [sp, #16]
 8003e98:	4809      	ldr	r0, [pc, #36]	@ (8003ec0 <siprintf+0x3c>)
 8003e9a:	490a      	ldr	r1, [pc, #40]	@ (8003ec4 <siprintf+0x40>)
 8003e9c:	cb04      	ldmia	r3!, {r2}
 8003e9e:	9105      	str	r1, [sp, #20]
 8003ea0:	6800      	ldr	r0, [r0, #0]
 8003ea2:	a902      	add	r1, sp, #8
 8003ea4:	9301      	str	r3, [sp, #4]
 8003ea6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003ea8:	f000 f99e 	bl	80041e8 <_svfiprintf_r>
 8003eac:	9b02      	ldr	r3, [sp, #8]
 8003eae:	701c      	strb	r4, [r3, #0]
 8003eb0:	b01d      	add	sp, #116	@ 0x74
 8003eb2:	bc10      	pop	{r4}
 8003eb4:	bc08      	pop	{r3}
 8003eb6:	b003      	add	sp, #12
 8003eb8:	4718      	bx	r3
 8003eba:	46c0      	nop			@ (mov r8, r8)
 8003ebc:	7fffffff 	.word	0x7fffffff
 8003ec0:	2000000c 	.word	0x2000000c
 8003ec4:	ffff0208 	.word	0xffff0208

08003ec8 <memset>:
 8003ec8:	0003      	movs	r3, r0
 8003eca:	1882      	adds	r2, r0, r2
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d100      	bne.n	8003ed2 <memset+0xa>
 8003ed0:	4770      	bx	lr
 8003ed2:	7019      	strb	r1, [r3, #0]
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	e7f9      	b.n	8003ecc <memset+0x4>

08003ed8 <__errno>:
 8003ed8:	4b01      	ldr	r3, [pc, #4]	@ (8003ee0 <__errno+0x8>)
 8003eda:	6818      	ldr	r0, [r3, #0]
 8003edc:	4770      	bx	lr
 8003ede:	46c0      	nop			@ (mov r8, r8)
 8003ee0:	2000000c 	.word	0x2000000c

08003ee4 <__libc_init_array>:
 8003ee4:	b570      	push	{r4, r5, r6, lr}
 8003ee6:	2600      	movs	r6, #0
 8003ee8:	4c0c      	ldr	r4, [pc, #48]	@ (8003f1c <__libc_init_array+0x38>)
 8003eea:	4d0d      	ldr	r5, [pc, #52]	@ (8003f20 <__libc_init_array+0x3c>)
 8003eec:	1b64      	subs	r4, r4, r5
 8003eee:	10a4      	asrs	r4, r4, #2
 8003ef0:	42a6      	cmp	r6, r4
 8003ef2:	d109      	bne.n	8003f08 <__libc_init_array+0x24>
 8003ef4:	2600      	movs	r6, #0
 8003ef6:	f000 fc61 	bl	80047bc <_init>
 8003efa:	4c0a      	ldr	r4, [pc, #40]	@ (8003f24 <__libc_init_array+0x40>)
 8003efc:	4d0a      	ldr	r5, [pc, #40]	@ (8003f28 <__libc_init_array+0x44>)
 8003efe:	1b64      	subs	r4, r4, r5
 8003f00:	10a4      	asrs	r4, r4, #2
 8003f02:	42a6      	cmp	r6, r4
 8003f04:	d105      	bne.n	8003f12 <__libc_init_array+0x2e>
 8003f06:	bd70      	pop	{r4, r5, r6, pc}
 8003f08:	00b3      	lsls	r3, r6, #2
 8003f0a:	58eb      	ldr	r3, [r5, r3]
 8003f0c:	4798      	blx	r3
 8003f0e:	3601      	adds	r6, #1
 8003f10:	e7ee      	b.n	8003ef0 <__libc_init_array+0xc>
 8003f12:	00b3      	lsls	r3, r6, #2
 8003f14:	58eb      	ldr	r3, [r5, r3]
 8003f16:	4798      	blx	r3
 8003f18:	3601      	adds	r6, #1
 8003f1a:	e7f2      	b.n	8003f02 <__libc_init_array+0x1e>
 8003f1c:	080048a4 	.word	0x080048a4
 8003f20:	080048a4 	.word	0x080048a4
 8003f24:	080048a8 	.word	0x080048a8
 8003f28:	080048a4 	.word	0x080048a4

08003f2c <__retarget_lock_acquire_recursive>:
 8003f2c:	4770      	bx	lr

08003f2e <__retarget_lock_release_recursive>:
 8003f2e:	4770      	bx	lr

08003f30 <_free_r>:
 8003f30:	b570      	push	{r4, r5, r6, lr}
 8003f32:	0005      	movs	r5, r0
 8003f34:	1e0c      	subs	r4, r1, #0
 8003f36:	d010      	beq.n	8003f5a <_free_r+0x2a>
 8003f38:	3c04      	subs	r4, #4
 8003f3a:	6823      	ldr	r3, [r4, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	da00      	bge.n	8003f42 <_free_r+0x12>
 8003f40:	18e4      	adds	r4, r4, r3
 8003f42:	0028      	movs	r0, r5
 8003f44:	f000 f8e0 	bl	8004108 <__malloc_lock>
 8003f48:	4a1d      	ldr	r2, [pc, #116]	@ (8003fc0 <_free_r+0x90>)
 8003f4a:	6813      	ldr	r3, [r2, #0]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d105      	bne.n	8003f5c <_free_r+0x2c>
 8003f50:	6063      	str	r3, [r4, #4]
 8003f52:	6014      	str	r4, [r2, #0]
 8003f54:	0028      	movs	r0, r5
 8003f56:	f000 f8df 	bl	8004118 <__malloc_unlock>
 8003f5a:	bd70      	pop	{r4, r5, r6, pc}
 8003f5c:	42a3      	cmp	r3, r4
 8003f5e:	d908      	bls.n	8003f72 <_free_r+0x42>
 8003f60:	6820      	ldr	r0, [r4, #0]
 8003f62:	1821      	adds	r1, r4, r0
 8003f64:	428b      	cmp	r3, r1
 8003f66:	d1f3      	bne.n	8003f50 <_free_r+0x20>
 8003f68:	6819      	ldr	r1, [r3, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	1809      	adds	r1, r1, r0
 8003f6e:	6021      	str	r1, [r4, #0]
 8003f70:	e7ee      	b.n	8003f50 <_free_r+0x20>
 8003f72:	001a      	movs	r2, r3
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <_free_r+0x4e>
 8003f7a:	42a3      	cmp	r3, r4
 8003f7c:	d9f9      	bls.n	8003f72 <_free_r+0x42>
 8003f7e:	6811      	ldr	r1, [r2, #0]
 8003f80:	1850      	adds	r0, r2, r1
 8003f82:	42a0      	cmp	r0, r4
 8003f84:	d10b      	bne.n	8003f9e <_free_r+0x6e>
 8003f86:	6820      	ldr	r0, [r4, #0]
 8003f88:	1809      	adds	r1, r1, r0
 8003f8a:	1850      	adds	r0, r2, r1
 8003f8c:	6011      	str	r1, [r2, #0]
 8003f8e:	4283      	cmp	r3, r0
 8003f90:	d1e0      	bne.n	8003f54 <_free_r+0x24>
 8003f92:	6818      	ldr	r0, [r3, #0]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	1841      	adds	r1, r0, r1
 8003f98:	6011      	str	r1, [r2, #0]
 8003f9a:	6053      	str	r3, [r2, #4]
 8003f9c:	e7da      	b.n	8003f54 <_free_r+0x24>
 8003f9e:	42a0      	cmp	r0, r4
 8003fa0:	d902      	bls.n	8003fa8 <_free_r+0x78>
 8003fa2:	230c      	movs	r3, #12
 8003fa4:	602b      	str	r3, [r5, #0]
 8003fa6:	e7d5      	b.n	8003f54 <_free_r+0x24>
 8003fa8:	6820      	ldr	r0, [r4, #0]
 8003faa:	1821      	adds	r1, r4, r0
 8003fac:	428b      	cmp	r3, r1
 8003fae:	d103      	bne.n	8003fb8 <_free_r+0x88>
 8003fb0:	6819      	ldr	r1, [r3, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	1809      	adds	r1, r1, r0
 8003fb6:	6021      	str	r1, [r4, #0]
 8003fb8:	6063      	str	r3, [r4, #4]
 8003fba:	6054      	str	r4, [r2, #4]
 8003fbc:	e7ca      	b.n	8003f54 <_free_r+0x24>
 8003fbe:	46c0      	nop			@ (mov r8, r8)
 8003fc0:	20000330 	.word	0x20000330

08003fc4 <sbrk_aligned>:
 8003fc4:	b570      	push	{r4, r5, r6, lr}
 8003fc6:	4e0f      	ldr	r6, [pc, #60]	@ (8004004 <sbrk_aligned+0x40>)
 8003fc8:	000d      	movs	r5, r1
 8003fca:	6831      	ldr	r1, [r6, #0]
 8003fcc:	0004      	movs	r4, r0
 8003fce:	2900      	cmp	r1, #0
 8003fd0:	d102      	bne.n	8003fd8 <sbrk_aligned+0x14>
 8003fd2:	f000 fb95 	bl	8004700 <_sbrk_r>
 8003fd6:	6030      	str	r0, [r6, #0]
 8003fd8:	0029      	movs	r1, r5
 8003fda:	0020      	movs	r0, r4
 8003fdc:	f000 fb90 	bl	8004700 <_sbrk_r>
 8003fe0:	1c43      	adds	r3, r0, #1
 8003fe2:	d103      	bne.n	8003fec <sbrk_aligned+0x28>
 8003fe4:	2501      	movs	r5, #1
 8003fe6:	426d      	negs	r5, r5
 8003fe8:	0028      	movs	r0, r5
 8003fea:	bd70      	pop	{r4, r5, r6, pc}
 8003fec:	2303      	movs	r3, #3
 8003fee:	1cc5      	adds	r5, r0, #3
 8003ff0:	439d      	bics	r5, r3
 8003ff2:	42a8      	cmp	r0, r5
 8003ff4:	d0f8      	beq.n	8003fe8 <sbrk_aligned+0x24>
 8003ff6:	1a29      	subs	r1, r5, r0
 8003ff8:	0020      	movs	r0, r4
 8003ffa:	f000 fb81 	bl	8004700 <_sbrk_r>
 8003ffe:	3001      	adds	r0, #1
 8004000:	d1f2      	bne.n	8003fe8 <sbrk_aligned+0x24>
 8004002:	e7ef      	b.n	8003fe4 <sbrk_aligned+0x20>
 8004004:	2000032c 	.word	0x2000032c

08004008 <_malloc_r>:
 8004008:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800400a:	2203      	movs	r2, #3
 800400c:	1ccb      	adds	r3, r1, #3
 800400e:	4393      	bics	r3, r2
 8004010:	3308      	adds	r3, #8
 8004012:	0005      	movs	r5, r0
 8004014:	001f      	movs	r7, r3
 8004016:	2b0c      	cmp	r3, #12
 8004018:	d234      	bcs.n	8004084 <_malloc_r+0x7c>
 800401a:	270c      	movs	r7, #12
 800401c:	42b9      	cmp	r1, r7
 800401e:	d833      	bhi.n	8004088 <_malloc_r+0x80>
 8004020:	0028      	movs	r0, r5
 8004022:	f000 f871 	bl	8004108 <__malloc_lock>
 8004026:	4e37      	ldr	r6, [pc, #220]	@ (8004104 <_malloc_r+0xfc>)
 8004028:	6833      	ldr	r3, [r6, #0]
 800402a:	001c      	movs	r4, r3
 800402c:	2c00      	cmp	r4, #0
 800402e:	d12f      	bne.n	8004090 <_malloc_r+0x88>
 8004030:	0039      	movs	r1, r7
 8004032:	0028      	movs	r0, r5
 8004034:	f7ff ffc6 	bl	8003fc4 <sbrk_aligned>
 8004038:	0004      	movs	r4, r0
 800403a:	1c43      	adds	r3, r0, #1
 800403c:	d15f      	bne.n	80040fe <_malloc_r+0xf6>
 800403e:	6834      	ldr	r4, [r6, #0]
 8004040:	9400      	str	r4, [sp, #0]
 8004042:	9b00      	ldr	r3, [sp, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d14a      	bne.n	80040de <_malloc_r+0xd6>
 8004048:	2c00      	cmp	r4, #0
 800404a:	d052      	beq.n	80040f2 <_malloc_r+0xea>
 800404c:	6823      	ldr	r3, [r4, #0]
 800404e:	0028      	movs	r0, r5
 8004050:	18e3      	adds	r3, r4, r3
 8004052:	9900      	ldr	r1, [sp, #0]
 8004054:	9301      	str	r3, [sp, #4]
 8004056:	f000 fb53 	bl	8004700 <_sbrk_r>
 800405a:	9b01      	ldr	r3, [sp, #4]
 800405c:	4283      	cmp	r3, r0
 800405e:	d148      	bne.n	80040f2 <_malloc_r+0xea>
 8004060:	6823      	ldr	r3, [r4, #0]
 8004062:	0028      	movs	r0, r5
 8004064:	1aff      	subs	r7, r7, r3
 8004066:	0039      	movs	r1, r7
 8004068:	f7ff ffac 	bl	8003fc4 <sbrk_aligned>
 800406c:	3001      	adds	r0, #1
 800406e:	d040      	beq.n	80040f2 <_malloc_r+0xea>
 8004070:	6823      	ldr	r3, [r4, #0]
 8004072:	19db      	adds	r3, r3, r7
 8004074:	6023      	str	r3, [r4, #0]
 8004076:	6833      	ldr	r3, [r6, #0]
 8004078:	685a      	ldr	r2, [r3, #4]
 800407a:	2a00      	cmp	r2, #0
 800407c:	d133      	bne.n	80040e6 <_malloc_r+0xde>
 800407e:	9b00      	ldr	r3, [sp, #0]
 8004080:	6033      	str	r3, [r6, #0]
 8004082:	e019      	b.n	80040b8 <_malloc_r+0xb0>
 8004084:	2b00      	cmp	r3, #0
 8004086:	dac9      	bge.n	800401c <_malloc_r+0x14>
 8004088:	230c      	movs	r3, #12
 800408a:	602b      	str	r3, [r5, #0]
 800408c:	2000      	movs	r0, #0
 800408e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004090:	6821      	ldr	r1, [r4, #0]
 8004092:	1bc9      	subs	r1, r1, r7
 8004094:	d420      	bmi.n	80040d8 <_malloc_r+0xd0>
 8004096:	290b      	cmp	r1, #11
 8004098:	d90a      	bls.n	80040b0 <_malloc_r+0xa8>
 800409a:	19e2      	adds	r2, r4, r7
 800409c:	6027      	str	r7, [r4, #0]
 800409e:	42a3      	cmp	r3, r4
 80040a0:	d104      	bne.n	80040ac <_malloc_r+0xa4>
 80040a2:	6032      	str	r2, [r6, #0]
 80040a4:	6863      	ldr	r3, [r4, #4]
 80040a6:	6011      	str	r1, [r2, #0]
 80040a8:	6053      	str	r3, [r2, #4]
 80040aa:	e005      	b.n	80040b8 <_malloc_r+0xb0>
 80040ac:	605a      	str	r2, [r3, #4]
 80040ae:	e7f9      	b.n	80040a4 <_malloc_r+0x9c>
 80040b0:	6862      	ldr	r2, [r4, #4]
 80040b2:	42a3      	cmp	r3, r4
 80040b4:	d10e      	bne.n	80040d4 <_malloc_r+0xcc>
 80040b6:	6032      	str	r2, [r6, #0]
 80040b8:	0028      	movs	r0, r5
 80040ba:	f000 f82d 	bl	8004118 <__malloc_unlock>
 80040be:	0020      	movs	r0, r4
 80040c0:	2207      	movs	r2, #7
 80040c2:	300b      	adds	r0, #11
 80040c4:	1d23      	adds	r3, r4, #4
 80040c6:	4390      	bics	r0, r2
 80040c8:	1ac2      	subs	r2, r0, r3
 80040ca:	4298      	cmp	r0, r3
 80040cc:	d0df      	beq.n	800408e <_malloc_r+0x86>
 80040ce:	1a1b      	subs	r3, r3, r0
 80040d0:	50a3      	str	r3, [r4, r2]
 80040d2:	e7dc      	b.n	800408e <_malloc_r+0x86>
 80040d4:	605a      	str	r2, [r3, #4]
 80040d6:	e7ef      	b.n	80040b8 <_malloc_r+0xb0>
 80040d8:	0023      	movs	r3, r4
 80040da:	6864      	ldr	r4, [r4, #4]
 80040dc:	e7a6      	b.n	800402c <_malloc_r+0x24>
 80040de:	9c00      	ldr	r4, [sp, #0]
 80040e0:	6863      	ldr	r3, [r4, #4]
 80040e2:	9300      	str	r3, [sp, #0]
 80040e4:	e7ad      	b.n	8004042 <_malloc_r+0x3a>
 80040e6:	001a      	movs	r2, r3
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	42a3      	cmp	r3, r4
 80040ec:	d1fb      	bne.n	80040e6 <_malloc_r+0xde>
 80040ee:	2300      	movs	r3, #0
 80040f0:	e7da      	b.n	80040a8 <_malloc_r+0xa0>
 80040f2:	230c      	movs	r3, #12
 80040f4:	0028      	movs	r0, r5
 80040f6:	602b      	str	r3, [r5, #0]
 80040f8:	f000 f80e 	bl	8004118 <__malloc_unlock>
 80040fc:	e7c6      	b.n	800408c <_malloc_r+0x84>
 80040fe:	6007      	str	r7, [r0, #0]
 8004100:	e7da      	b.n	80040b8 <_malloc_r+0xb0>
 8004102:	46c0      	nop			@ (mov r8, r8)
 8004104:	20000330 	.word	0x20000330

08004108 <__malloc_lock>:
 8004108:	b510      	push	{r4, lr}
 800410a:	4802      	ldr	r0, [pc, #8]	@ (8004114 <__malloc_lock+0xc>)
 800410c:	f7ff ff0e 	bl	8003f2c <__retarget_lock_acquire_recursive>
 8004110:	bd10      	pop	{r4, pc}
 8004112:	46c0      	nop			@ (mov r8, r8)
 8004114:	20000328 	.word	0x20000328

08004118 <__malloc_unlock>:
 8004118:	b510      	push	{r4, lr}
 800411a:	4802      	ldr	r0, [pc, #8]	@ (8004124 <__malloc_unlock+0xc>)
 800411c:	f7ff ff07 	bl	8003f2e <__retarget_lock_release_recursive>
 8004120:	bd10      	pop	{r4, pc}
 8004122:	46c0      	nop			@ (mov r8, r8)
 8004124:	20000328 	.word	0x20000328

08004128 <__ssputs_r>:
 8004128:	b5f0      	push	{r4, r5, r6, r7, lr}
 800412a:	688e      	ldr	r6, [r1, #8]
 800412c:	b085      	sub	sp, #20
 800412e:	001f      	movs	r7, r3
 8004130:	000c      	movs	r4, r1
 8004132:	680b      	ldr	r3, [r1, #0]
 8004134:	9002      	str	r0, [sp, #8]
 8004136:	9203      	str	r2, [sp, #12]
 8004138:	42be      	cmp	r6, r7
 800413a:	d830      	bhi.n	800419e <__ssputs_r+0x76>
 800413c:	210c      	movs	r1, #12
 800413e:	5e62      	ldrsh	r2, [r4, r1]
 8004140:	2190      	movs	r1, #144	@ 0x90
 8004142:	00c9      	lsls	r1, r1, #3
 8004144:	420a      	tst	r2, r1
 8004146:	d028      	beq.n	800419a <__ssputs_r+0x72>
 8004148:	2003      	movs	r0, #3
 800414a:	6921      	ldr	r1, [r4, #16]
 800414c:	1a5b      	subs	r3, r3, r1
 800414e:	9301      	str	r3, [sp, #4]
 8004150:	6963      	ldr	r3, [r4, #20]
 8004152:	4343      	muls	r3, r0
 8004154:	9801      	ldr	r0, [sp, #4]
 8004156:	0fdd      	lsrs	r5, r3, #31
 8004158:	18ed      	adds	r5, r5, r3
 800415a:	1c7b      	adds	r3, r7, #1
 800415c:	181b      	adds	r3, r3, r0
 800415e:	106d      	asrs	r5, r5, #1
 8004160:	42ab      	cmp	r3, r5
 8004162:	d900      	bls.n	8004166 <__ssputs_r+0x3e>
 8004164:	001d      	movs	r5, r3
 8004166:	0552      	lsls	r2, r2, #21
 8004168:	d528      	bpl.n	80041bc <__ssputs_r+0x94>
 800416a:	0029      	movs	r1, r5
 800416c:	9802      	ldr	r0, [sp, #8]
 800416e:	f7ff ff4b 	bl	8004008 <_malloc_r>
 8004172:	1e06      	subs	r6, r0, #0
 8004174:	d02c      	beq.n	80041d0 <__ssputs_r+0xa8>
 8004176:	9a01      	ldr	r2, [sp, #4]
 8004178:	6921      	ldr	r1, [r4, #16]
 800417a:	f000 fade 	bl	800473a <memcpy>
 800417e:	89a2      	ldrh	r2, [r4, #12]
 8004180:	4b18      	ldr	r3, [pc, #96]	@ (80041e4 <__ssputs_r+0xbc>)
 8004182:	401a      	ands	r2, r3
 8004184:	2380      	movs	r3, #128	@ 0x80
 8004186:	4313      	orrs	r3, r2
 8004188:	81a3      	strh	r3, [r4, #12]
 800418a:	9b01      	ldr	r3, [sp, #4]
 800418c:	6126      	str	r6, [r4, #16]
 800418e:	18f6      	adds	r6, r6, r3
 8004190:	6026      	str	r6, [r4, #0]
 8004192:	003e      	movs	r6, r7
 8004194:	6165      	str	r5, [r4, #20]
 8004196:	1aed      	subs	r5, r5, r3
 8004198:	60a5      	str	r5, [r4, #8]
 800419a:	42be      	cmp	r6, r7
 800419c:	d900      	bls.n	80041a0 <__ssputs_r+0x78>
 800419e:	003e      	movs	r6, r7
 80041a0:	0032      	movs	r2, r6
 80041a2:	9903      	ldr	r1, [sp, #12]
 80041a4:	6820      	ldr	r0, [r4, #0]
 80041a6:	f000 fa99 	bl	80046dc <memmove>
 80041aa:	2000      	movs	r0, #0
 80041ac:	68a3      	ldr	r3, [r4, #8]
 80041ae:	1b9b      	subs	r3, r3, r6
 80041b0:	60a3      	str	r3, [r4, #8]
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	199b      	adds	r3, r3, r6
 80041b6:	6023      	str	r3, [r4, #0]
 80041b8:	b005      	add	sp, #20
 80041ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041bc:	002a      	movs	r2, r5
 80041be:	9802      	ldr	r0, [sp, #8]
 80041c0:	f000 fac4 	bl	800474c <_realloc_r>
 80041c4:	1e06      	subs	r6, r0, #0
 80041c6:	d1e0      	bne.n	800418a <__ssputs_r+0x62>
 80041c8:	6921      	ldr	r1, [r4, #16]
 80041ca:	9802      	ldr	r0, [sp, #8]
 80041cc:	f7ff feb0 	bl	8003f30 <_free_r>
 80041d0:	230c      	movs	r3, #12
 80041d2:	2001      	movs	r0, #1
 80041d4:	9a02      	ldr	r2, [sp, #8]
 80041d6:	4240      	negs	r0, r0
 80041d8:	6013      	str	r3, [r2, #0]
 80041da:	89a2      	ldrh	r2, [r4, #12]
 80041dc:	3334      	adds	r3, #52	@ 0x34
 80041de:	4313      	orrs	r3, r2
 80041e0:	81a3      	strh	r3, [r4, #12]
 80041e2:	e7e9      	b.n	80041b8 <__ssputs_r+0x90>
 80041e4:	fffffb7f 	.word	0xfffffb7f

080041e8 <_svfiprintf_r>:
 80041e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041ea:	b0a1      	sub	sp, #132	@ 0x84
 80041ec:	9003      	str	r0, [sp, #12]
 80041ee:	001d      	movs	r5, r3
 80041f0:	898b      	ldrh	r3, [r1, #12]
 80041f2:	000f      	movs	r7, r1
 80041f4:	0016      	movs	r6, r2
 80041f6:	061b      	lsls	r3, r3, #24
 80041f8:	d511      	bpl.n	800421e <_svfiprintf_r+0x36>
 80041fa:	690b      	ldr	r3, [r1, #16]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d10e      	bne.n	800421e <_svfiprintf_r+0x36>
 8004200:	2140      	movs	r1, #64	@ 0x40
 8004202:	f7ff ff01 	bl	8004008 <_malloc_r>
 8004206:	6038      	str	r0, [r7, #0]
 8004208:	6138      	str	r0, [r7, #16]
 800420a:	2800      	cmp	r0, #0
 800420c:	d105      	bne.n	800421a <_svfiprintf_r+0x32>
 800420e:	230c      	movs	r3, #12
 8004210:	9a03      	ldr	r2, [sp, #12]
 8004212:	6013      	str	r3, [r2, #0]
 8004214:	2001      	movs	r0, #1
 8004216:	4240      	negs	r0, r0
 8004218:	e0cf      	b.n	80043ba <_svfiprintf_r+0x1d2>
 800421a:	2340      	movs	r3, #64	@ 0x40
 800421c:	617b      	str	r3, [r7, #20]
 800421e:	2300      	movs	r3, #0
 8004220:	ac08      	add	r4, sp, #32
 8004222:	6163      	str	r3, [r4, #20]
 8004224:	3320      	adds	r3, #32
 8004226:	7663      	strb	r3, [r4, #25]
 8004228:	3310      	adds	r3, #16
 800422a:	76a3      	strb	r3, [r4, #26]
 800422c:	9507      	str	r5, [sp, #28]
 800422e:	0035      	movs	r5, r6
 8004230:	782b      	ldrb	r3, [r5, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d001      	beq.n	800423a <_svfiprintf_r+0x52>
 8004236:	2b25      	cmp	r3, #37	@ 0x25
 8004238:	d148      	bne.n	80042cc <_svfiprintf_r+0xe4>
 800423a:	1bab      	subs	r3, r5, r6
 800423c:	9305      	str	r3, [sp, #20]
 800423e:	42b5      	cmp	r5, r6
 8004240:	d00b      	beq.n	800425a <_svfiprintf_r+0x72>
 8004242:	0032      	movs	r2, r6
 8004244:	0039      	movs	r1, r7
 8004246:	9803      	ldr	r0, [sp, #12]
 8004248:	f7ff ff6e 	bl	8004128 <__ssputs_r>
 800424c:	3001      	adds	r0, #1
 800424e:	d100      	bne.n	8004252 <_svfiprintf_r+0x6a>
 8004250:	e0ae      	b.n	80043b0 <_svfiprintf_r+0x1c8>
 8004252:	6963      	ldr	r3, [r4, #20]
 8004254:	9a05      	ldr	r2, [sp, #20]
 8004256:	189b      	adds	r3, r3, r2
 8004258:	6163      	str	r3, [r4, #20]
 800425a:	782b      	ldrb	r3, [r5, #0]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d100      	bne.n	8004262 <_svfiprintf_r+0x7a>
 8004260:	e0a6      	b.n	80043b0 <_svfiprintf_r+0x1c8>
 8004262:	2201      	movs	r2, #1
 8004264:	2300      	movs	r3, #0
 8004266:	4252      	negs	r2, r2
 8004268:	6062      	str	r2, [r4, #4]
 800426a:	a904      	add	r1, sp, #16
 800426c:	3254      	adds	r2, #84	@ 0x54
 800426e:	1852      	adds	r2, r2, r1
 8004270:	1c6e      	adds	r6, r5, #1
 8004272:	6023      	str	r3, [r4, #0]
 8004274:	60e3      	str	r3, [r4, #12]
 8004276:	60a3      	str	r3, [r4, #8]
 8004278:	7013      	strb	r3, [r2, #0]
 800427a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800427c:	4b54      	ldr	r3, [pc, #336]	@ (80043d0 <_svfiprintf_r+0x1e8>)
 800427e:	2205      	movs	r2, #5
 8004280:	0018      	movs	r0, r3
 8004282:	7831      	ldrb	r1, [r6, #0]
 8004284:	9305      	str	r3, [sp, #20]
 8004286:	f000 fa4d 	bl	8004724 <memchr>
 800428a:	1c75      	adds	r5, r6, #1
 800428c:	2800      	cmp	r0, #0
 800428e:	d11f      	bne.n	80042d0 <_svfiprintf_r+0xe8>
 8004290:	6822      	ldr	r2, [r4, #0]
 8004292:	06d3      	lsls	r3, r2, #27
 8004294:	d504      	bpl.n	80042a0 <_svfiprintf_r+0xb8>
 8004296:	2353      	movs	r3, #83	@ 0x53
 8004298:	a904      	add	r1, sp, #16
 800429a:	185b      	adds	r3, r3, r1
 800429c:	2120      	movs	r1, #32
 800429e:	7019      	strb	r1, [r3, #0]
 80042a0:	0713      	lsls	r3, r2, #28
 80042a2:	d504      	bpl.n	80042ae <_svfiprintf_r+0xc6>
 80042a4:	2353      	movs	r3, #83	@ 0x53
 80042a6:	a904      	add	r1, sp, #16
 80042a8:	185b      	adds	r3, r3, r1
 80042aa:	212b      	movs	r1, #43	@ 0x2b
 80042ac:	7019      	strb	r1, [r3, #0]
 80042ae:	7833      	ldrb	r3, [r6, #0]
 80042b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80042b2:	d016      	beq.n	80042e2 <_svfiprintf_r+0xfa>
 80042b4:	0035      	movs	r5, r6
 80042b6:	2100      	movs	r1, #0
 80042b8:	200a      	movs	r0, #10
 80042ba:	68e3      	ldr	r3, [r4, #12]
 80042bc:	782a      	ldrb	r2, [r5, #0]
 80042be:	1c6e      	adds	r6, r5, #1
 80042c0:	3a30      	subs	r2, #48	@ 0x30
 80042c2:	2a09      	cmp	r2, #9
 80042c4:	d950      	bls.n	8004368 <_svfiprintf_r+0x180>
 80042c6:	2900      	cmp	r1, #0
 80042c8:	d111      	bne.n	80042ee <_svfiprintf_r+0x106>
 80042ca:	e017      	b.n	80042fc <_svfiprintf_r+0x114>
 80042cc:	3501      	adds	r5, #1
 80042ce:	e7af      	b.n	8004230 <_svfiprintf_r+0x48>
 80042d0:	9b05      	ldr	r3, [sp, #20]
 80042d2:	6822      	ldr	r2, [r4, #0]
 80042d4:	1ac0      	subs	r0, r0, r3
 80042d6:	2301      	movs	r3, #1
 80042d8:	4083      	lsls	r3, r0
 80042da:	4313      	orrs	r3, r2
 80042dc:	002e      	movs	r6, r5
 80042de:	6023      	str	r3, [r4, #0]
 80042e0:	e7cc      	b.n	800427c <_svfiprintf_r+0x94>
 80042e2:	9b07      	ldr	r3, [sp, #28]
 80042e4:	1d19      	adds	r1, r3, #4
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	9107      	str	r1, [sp, #28]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	db01      	blt.n	80042f2 <_svfiprintf_r+0x10a>
 80042ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 80042f0:	e004      	b.n	80042fc <_svfiprintf_r+0x114>
 80042f2:	425b      	negs	r3, r3
 80042f4:	60e3      	str	r3, [r4, #12]
 80042f6:	2302      	movs	r3, #2
 80042f8:	4313      	orrs	r3, r2
 80042fa:	6023      	str	r3, [r4, #0]
 80042fc:	782b      	ldrb	r3, [r5, #0]
 80042fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8004300:	d10c      	bne.n	800431c <_svfiprintf_r+0x134>
 8004302:	786b      	ldrb	r3, [r5, #1]
 8004304:	2b2a      	cmp	r3, #42	@ 0x2a
 8004306:	d134      	bne.n	8004372 <_svfiprintf_r+0x18a>
 8004308:	9b07      	ldr	r3, [sp, #28]
 800430a:	3502      	adds	r5, #2
 800430c:	1d1a      	adds	r2, r3, #4
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	9207      	str	r2, [sp, #28]
 8004312:	2b00      	cmp	r3, #0
 8004314:	da01      	bge.n	800431a <_svfiprintf_r+0x132>
 8004316:	2301      	movs	r3, #1
 8004318:	425b      	negs	r3, r3
 800431a:	9309      	str	r3, [sp, #36]	@ 0x24
 800431c:	4e2d      	ldr	r6, [pc, #180]	@ (80043d4 <_svfiprintf_r+0x1ec>)
 800431e:	2203      	movs	r2, #3
 8004320:	0030      	movs	r0, r6
 8004322:	7829      	ldrb	r1, [r5, #0]
 8004324:	f000 f9fe 	bl	8004724 <memchr>
 8004328:	2800      	cmp	r0, #0
 800432a:	d006      	beq.n	800433a <_svfiprintf_r+0x152>
 800432c:	2340      	movs	r3, #64	@ 0x40
 800432e:	1b80      	subs	r0, r0, r6
 8004330:	4083      	lsls	r3, r0
 8004332:	6822      	ldr	r2, [r4, #0]
 8004334:	3501      	adds	r5, #1
 8004336:	4313      	orrs	r3, r2
 8004338:	6023      	str	r3, [r4, #0]
 800433a:	7829      	ldrb	r1, [r5, #0]
 800433c:	2206      	movs	r2, #6
 800433e:	4826      	ldr	r0, [pc, #152]	@ (80043d8 <_svfiprintf_r+0x1f0>)
 8004340:	1c6e      	adds	r6, r5, #1
 8004342:	7621      	strb	r1, [r4, #24]
 8004344:	f000 f9ee 	bl	8004724 <memchr>
 8004348:	2800      	cmp	r0, #0
 800434a:	d038      	beq.n	80043be <_svfiprintf_r+0x1d6>
 800434c:	4b23      	ldr	r3, [pc, #140]	@ (80043dc <_svfiprintf_r+0x1f4>)
 800434e:	2b00      	cmp	r3, #0
 8004350:	d122      	bne.n	8004398 <_svfiprintf_r+0x1b0>
 8004352:	2207      	movs	r2, #7
 8004354:	9b07      	ldr	r3, [sp, #28]
 8004356:	3307      	adds	r3, #7
 8004358:	4393      	bics	r3, r2
 800435a:	3308      	adds	r3, #8
 800435c:	9307      	str	r3, [sp, #28]
 800435e:	6963      	ldr	r3, [r4, #20]
 8004360:	9a04      	ldr	r2, [sp, #16]
 8004362:	189b      	adds	r3, r3, r2
 8004364:	6163      	str	r3, [r4, #20]
 8004366:	e762      	b.n	800422e <_svfiprintf_r+0x46>
 8004368:	4343      	muls	r3, r0
 800436a:	0035      	movs	r5, r6
 800436c:	2101      	movs	r1, #1
 800436e:	189b      	adds	r3, r3, r2
 8004370:	e7a4      	b.n	80042bc <_svfiprintf_r+0xd4>
 8004372:	2300      	movs	r3, #0
 8004374:	200a      	movs	r0, #10
 8004376:	0019      	movs	r1, r3
 8004378:	3501      	adds	r5, #1
 800437a:	6063      	str	r3, [r4, #4]
 800437c:	782a      	ldrb	r2, [r5, #0]
 800437e:	1c6e      	adds	r6, r5, #1
 8004380:	3a30      	subs	r2, #48	@ 0x30
 8004382:	2a09      	cmp	r2, #9
 8004384:	d903      	bls.n	800438e <_svfiprintf_r+0x1a6>
 8004386:	2b00      	cmp	r3, #0
 8004388:	d0c8      	beq.n	800431c <_svfiprintf_r+0x134>
 800438a:	9109      	str	r1, [sp, #36]	@ 0x24
 800438c:	e7c6      	b.n	800431c <_svfiprintf_r+0x134>
 800438e:	4341      	muls	r1, r0
 8004390:	0035      	movs	r5, r6
 8004392:	2301      	movs	r3, #1
 8004394:	1889      	adds	r1, r1, r2
 8004396:	e7f1      	b.n	800437c <_svfiprintf_r+0x194>
 8004398:	aa07      	add	r2, sp, #28
 800439a:	9200      	str	r2, [sp, #0]
 800439c:	0021      	movs	r1, r4
 800439e:	003a      	movs	r2, r7
 80043a0:	4b0f      	ldr	r3, [pc, #60]	@ (80043e0 <_svfiprintf_r+0x1f8>)
 80043a2:	9803      	ldr	r0, [sp, #12]
 80043a4:	e000      	b.n	80043a8 <_svfiprintf_r+0x1c0>
 80043a6:	bf00      	nop
 80043a8:	9004      	str	r0, [sp, #16]
 80043aa:	9b04      	ldr	r3, [sp, #16]
 80043ac:	3301      	adds	r3, #1
 80043ae:	d1d6      	bne.n	800435e <_svfiprintf_r+0x176>
 80043b0:	89bb      	ldrh	r3, [r7, #12]
 80043b2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80043b4:	065b      	lsls	r3, r3, #25
 80043b6:	d500      	bpl.n	80043ba <_svfiprintf_r+0x1d2>
 80043b8:	e72c      	b.n	8004214 <_svfiprintf_r+0x2c>
 80043ba:	b021      	add	sp, #132	@ 0x84
 80043bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043be:	aa07      	add	r2, sp, #28
 80043c0:	9200      	str	r2, [sp, #0]
 80043c2:	0021      	movs	r1, r4
 80043c4:	003a      	movs	r2, r7
 80043c6:	4b06      	ldr	r3, [pc, #24]	@ (80043e0 <_svfiprintf_r+0x1f8>)
 80043c8:	9803      	ldr	r0, [sp, #12]
 80043ca:	f000 f87b 	bl	80044c4 <_printf_i>
 80043ce:	e7eb      	b.n	80043a8 <_svfiprintf_r+0x1c0>
 80043d0:	08004868 	.word	0x08004868
 80043d4:	0800486e 	.word	0x0800486e
 80043d8:	08004872 	.word	0x08004872
 80043dc:	00000000 	.word	0x00000000
 80043e0:	08004129 	.word	0x08004129

080043e4 <_printf_common>:
 80043e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043e6:	0016      	movs	r6, r2
 80043e8:	9301      	str	r3, [sp, #4]
 80043ea:	688a      	ldr	r2, [r1, #8]
 80043ec:	690b      	ldr	r3, [r1, #16]
 80043ee:	000c      	movs	r4, r1
 80043f0:	9000      	str	r0, [sp, #0]
 80043f2:	4293      	cmp	r3, r2
 80043f4:	da00      	bge.n	80043f8 <_printf_common+0x14>
 80043f6:	0013      	movs	r3, r2
 80043f8:	0022      	movs	r2, r4
 80043fa:	6033      	str	r3, [r6, #0]
 80043fc:	3243      	adds	r2, #67	@ 0x43
 80043fe:	7812      	ldrb	r2, [r2, #0]
 8004400:	2a00      	cmp	r2, #0
 8004402:	d001      	beq.n	8004408 <_printf_common+0x24>
 8004404:	3301      	adds	r3, #1
 8004406:	6033      	str	r3, [r6, #0]
 8004408:	6823      	ldr	r3, [r4, #0]
 800440a:	069b      	lsls	r3, r3, #26
 800440c:	d502      	bpl.n	8004414 <_printf_common+0x30>
 800440e:	6833      	ldr	r3, [r6, #0]
 8004410:	3302      	adds	r3, #2
 8004412:	6033      	str	r3, [r6, #0]
 8004414:	6822      	ldr	r2, [r4, #0]
 8004416:	2306      	movs	r3, #6
 8004418:	0015      	movs	r5, r2
 800441a:	401d      	ands	r5, r3
 800441c:	421a      	tst	r2, r3
 800441e:	d027      	beq.n	8004470 <_printf_common+0x8c>
 8004420:	0023      	movs	r3, r4
 8004422:	3343      	adds	r3, #67	@ 0x43
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	1e5a      	subs	r2, r3, #1
 8004428:	4193      	sbcs	r3, r2
 800442a:	6822      	ldr	r2, [r4, #0]
 800442c:	0692      	lsls	r2, r2, #26
 800442e:	d430      	bmi.n	8004492 <_printf_common+0xae>
 8004430:	0022      	movs	r2, r4
 8004432:	9901      	ldr	r1, [sp, #4]
 8004434:	9800      	ldr	r0, [sp, #0]
 8004436:	9d08      	ldr	r5, [sp, #32]
 8004438:	3243      	adds	r2, #67	@ 0x43
 800443a:	47a8      	blx	r5
 800443c:	3001      	adds	r0, #1
 800443e:	d025      	beq.n	800448c <_printf_common+0xa8>
 8004440:	2206      	movs	r2, #6
 8004442:	6823      	ldr	r3, [r4, #0]
 8004444:	2500      	movs	r5, #0
 8004446:	4013      	ands	r3, r2
 8004448:	2b04      	cmp	r3, #4
 800444a:	d105      	bne.n	8004458 <_printf_common+0x74>
 800444c:	6833      	ldr	r3, [r6, #0]
 800444e:	68e5      	ldr	r5, [r4, #12]
 8004450:	1aed      	subs	r5, r5, r3
 8004452:	43eb      	mvns	r3, r5
 8004454:	17db      	asrs	r3, r3, #31
 8004456:	401d      	ands	r5, r3
 8004458:	68a3      	ldr	r3, [r4, #8]
 800445a:	6922      	ldr	r2, [r4, #16]
 800445c:	4293      	cmp	r3, r2
 800445e:	dd01      	ble.n	8004464 <_printf_common+0x80>
 8004460:	1a9b      	subs	r3, r3, r2
 8004462:	18ed      	adds	r5, r5, r3
 8004464:	2600      	movs	r6, #0
 8004466:	42b5      	cmp	r5, r6
 8004468:	d120      	bne.n	80044ac <_printf_common+0xc8>
 800446a:	2000      	movs	r0, #0
 800446c:	e010      	b.n	8004490 <_printf_common+0xac>
 800446e:	3501      	adds	r5, #1
 8004470:	68e3      	ldr	r3, [r4, #12]
 8004472:	6832      	ldr	r2, [r6, #0]
 8004474:	1a9b      	subs	r3, r3, r2
 8004476:	42ab      	cmp	r3, r5
 8004478:	ddd2      	ble.n	8004420 <_printf_common+0x3c>
 800447a:	0022      	movs	r2, r4
 800447c:	2301      	movs	r3, #1
 800447e:	9901      	ldr	r1, [sp, #4]
 8004480:	9800      	ldr	r0, [sp, #0]
 8004482:	9f08      	ldr	r7, [sp, #32]
 8004484:	3219      	adds	r2, #25
 8004486:	47b8      	blx	r7
 8004488:	3001      	adds	r0, #1
 800448a:	d1f0      	bne.n	800446e <_printf_common+0x8a>
 800448c:	2001      	movs	r0, #1
 800448e:	4240      	negs	r0, r0
 8004490:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004492:	2030      	movs	r0, #48	@ 0x30
 8004494:	18e1      	adds	r1, r4, r3
 8004496:	3143      	adds	r1, #67	@ 0x43
 8004498:	7008      	strb	r0, [r1, #0]
 800449a:	0021      	movs	r1, r4
 800449c:	1c5a      	adds	r2, r3, #1
 800449e:	3145      	adds	r1, #69	@ 0x45
 80044a0:	7809      	ldrb	r1, [r1, #0]
 80044a2:	18a2      	adds	r2, r4, r2
 80044a4:	3243      	adds	r2, #67	@ 0x43
 80044a6:	3302      	adds	r3, #2
 80044a8:	7011      	strb	r1, [r2, #0]
 80044aa:	e7c1      	b.n	8004430 <_printf_common+0x4c>
 80044ac:	0022      	movs	r2, r4
 80044ae:	2301      	movs	r3, #1
 80044b0:	9901      	ldr	r1, [sp, #4]
 80044b2:	9800      	ldr	r0, [sp, #0]
 80044b4:	9f08      	ldr	r7, [sp, #32]
 80044b6:	321a      	adds	r2, #26
 80044b8:	47b8      	blx	r7
 80044ba:	3001      	adds	r0, #1
 80044bc:	d0e6      	beq.n	800448c <_printf_common+0xa8>
 80044be:	3601      	adds	r6, #1
 80044c0:	e7d1      	b.n	8004466 <_printf_common+0x82>
	...

080044c4 <_printf_i>:
 80044c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044c6:	b08b      	sub	sp, #44	@ 0x2c
 80044c8:	9206      	str	r2, [sp, #24]
 80044ca:	000a      	movs	r2, r1
 80044cc:	3243      	adds	r2, #67	@ 0x43
 80044ce:	9307      	str	r3, [sp, #28]
 80044d0:	9005      	str	r0, [sp, #20]
 80044d2:	9203      	str	r2, [sp, #12]
 80044d4:	7e0a      	ldrb	r2, [r1, #24]
 80044d6:	000c      	movs	r4, r1
 80044d8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80044da:	2a78      	cmp	r2, #120	@ 0x78
 80044dc:	d809      	bhi.n	80044f2 <_printf_i+0x2e>
 80044de:	2a62      	cmp	r2, #98	@ 0x62
 80044e0:	d80b      	bhi.n	80044fa <_printf_i+0x36>
 80044e2:	2a00      	cmp	r2, #0
 80044e4:	d100      	bne.n	80044e8 <_printf_i+0x24>
 80044e6:	e0ba      	b.n	800465e <_printf_i+0x19a>
 80044e8:	497a      	ldr	r1, [pc, #488]	@ (80046d4 <_printf_i+0x210>)
 80044ea:	9104      	str	r1, [sp, #16]
 80044ec:	2a58      	cmp	r2, #88	@ 0x58
 80044ee:	d100      	bne.n	80044f2 <_printf_i+0x2e>
 80044f0:	e08e      	b.n	8004610 <_printf_i+0x14c>
 80044f2:	0025      	movs	r5, r4
 80044f4:	3542      	adds	r5, #66	@ 0x42
 80044f6:	702a      	strb	r2, [r5, #0]
 80044f8:	e022      	b.n	8004540 <_printf_i+0x7c>
 80044fa:	0010      	movs	r0, r2
 80044fc:	3863      	subs	r0, #99	@ 0x63
 80044fe:	2815      	cmp	r0, #21
 8004500:	d8f7      	bhi.n	80044f2 <_printf_i+0x2e>
 8004502:	f7fb fe09 	bl	8000118 <__gnu_thumb1_case_shi>
 8004506:	0016      	.short	0x0016
 8004508:	fff6001f 	.word	0xfff6001f
 800450c:	fff6fff6 	.word	0xfff6fff6
 8004510:	001ffff6 	.word	0x001ffff6
 8004514:	fff6fff6 	.word	0xfff6fff6
 8004518:	fff6fff6 	.word	0xfff6fff6
 800451c:	0036009f 	.word	0x0036009f
 8004520:	fff6007e 	.word	0xfff6007e
 8004524:	00b0fff6 	.word	0x00b0fff6
 8004528:	0036fff6 	.word	0x0036fff6
 800452c:	fff6fff6 	.word	0xfff6fff6
 8004530:	0082      	.short	0x0082
 8004532:	0025      	movs	r5, r4
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	3542      	adds	r5, #66	@ 0x42
 8004538:	1d11      	adds	r1, r2, #4
 800453a:	6019      	str	r1, [r3, #0]
 800453c:	6813      	ldr	r3, [r2, #0]
 800453e:	702b      	strb	r3, [r5, #0]
 8004540:	2301      	movs	r3, #1
 8004542:	e09e      	b.n	8004682 <_printf_i+0x1be>
 8004544:	6818      	ldr	r0, [r3, #0]
 8004546:	6809      	ldr	r1, [r1, #0]
 8004548:	1d02      	adds	r2, r0, #4
 800454a:	060d      	lsls	r5, r1, #24
 800454c:	d50b      	bpl.n	8004566 <_printf_i+0xa2>
 800454e:	6806      	ldr	r6, [r0, #0]
 8004550:	601a      	str	r2, [r3, #0]
 8004552:	2e00      	cmp	r6, #0
 8004554:	da03      	bge.n	800455e <_printf_i+0x9a>
 8004556:	232d      	movs	r3, #45	@ 0x2d
 8004558:	9a03      	ldr	r2, [sp, #12]
 800455a:	4276      	negs	r6, r6
 800455c:	7013      	strb	r3, [r2, #0]
 800455e:	4b5d      	ldr	r3, [pc, #372]	@ (80046d4 <_printf_i+0x210>)
 8004560:	270a      	movs	r7, #10
 8004562:	9304      	str	r3, [sp, #16]
 8004564:	e018      	b.n	8004598 <_printf_i+0xd4>
 8004566:	6806      	ldr	r6, [r0, #0]
 8004568:	601a      	str	r2, [r3, #0]
 800456a:	0649      	lsls	r1, r1, #25
 800456c:	d5f1      	bpl.n	8004552 <_printf_i+0x8e>
 800456e:	b236      	sxth	r6, r6
 8004570:	e7ef      	b.n	8004552 <_printf_i+0x8e>
 8004572:	6808      	ldr	r0, [r1, #0]
 8004574:	6819      	ldr	r1, [r3, #0]
 8004576:	c940      	ldmia	r1!, {r6}
 8004578:	0605      	lsls	r5, r0, #24
 800457a:	d402      	bmi.n	8004582 <_printf_i+0xbe>
 800457c:	0640      	lsls	r0, r0, #25
 800457e:	d500      	bpl.n	8004582 <_printf_i+0xbe>
 8004580:	b2b6      	uxth	r6, r6
 8004582:	6019      	str	r1, [r3, #0]
 8004584:	4b53      	ldr	r3, [pc, #332]	@ (80046d4 <_printf_i+0x210>)
 8004586:	270a      	movs	r7, #10
 8004588:	9304      	str	r3, [sp, #16]
 800458a:	2a6f      	cmp	r2, #111	@ 0x6f
 800458c:	d100      	bne.n	8004590 <_printf_i+0xcc>
 800458e:	3f02      	subs	r7, #2
 8004590:	0023      	movs	r3, r4
 8004592:	2200      	movs	r2, #0
 8004594:	3343      	adds	r3, #67	@ 0x43
 8004596:	701a      	strb	r2, [r3, #0]
 8004598:	6863      	ldr	r3, [r4, #4]
 800459a:	60a3      	str	r3, [r4, #8]
 800459c:	2b00      	cmp	r3, #0
 800459e:	db06      	blt.n	80045ae <_printf_i+0xea>
 80045a0:	2104      	movs	r1, #4
 80045a2:	6822      	ldr	r2, [r4, #0]
 80045a4:	9d03      	ldr	r5, [sp, #12]
 80045a6:	438a      	bics	r2, r1
 80045a8:	6022      	str	r2, [r4, #0]
 80045aa:	4333      	orrs	r3, r6
 80045ac:	d00c      	beq.n	80045c8 <_printf_i+0x104>
 80045ae:	9d03      	ldr	r5, [sp, #12]
 80045b0:	0030      	movs	r0, r6
 80045b2:	0039      	movs	r1, r7
 80045b4:	f7fb fe40 	bl	8000238 <__aeabi_uidivmod>
 80045b8:	9b04      	ldr	r3, [sp, #16]
 80045ba:	3d01      	subs	r5, #1
 80045bc:	5c5b      	ldrb	r3, [r3, r1]
 80045be:	702b      	strb	r3, [r5, #0]
 80045c0:	0033      	movs	r3, r6
 80045c2:	0006      	movs	r6, r0
 80045c4:	429f      	cmp	r7, r3
 80045c6:	d9f3      	bls.n	80045b0 <_printf_i+0xec>
 80045c8:	2f08      	cmp	r7, #8
 80045ca:	d109      	bne.n	80045e0 <_printf_i+0x11c>
 80045cc:	6823      	ldr	r3, [r4, #0]
 80045ce:	07db      	lsls	r3, r3, #31
 80045d0:	d506      	bpl.n	80045e0 <_printf_i+0x11c>
 80045d2:	6862      	ldr	r2, [r4, #4]
 80045d4:	6923      	ldr	r3, [r4, #16]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	dc02      	bgt.n	80045e0 <_printf_i+0x11c>
 80045da:	2330      	movs	r3, #48	@ 0x30
 80045dc:	3d01      	subs	r5, #1
 80045de:	702b      	strb	r3, [r5, #0]
 80045e0:	9b03      	ldr	r3, [sp, #12]
 80045e2:	1b5b      	subs	r3, r3, r5
 80045e4:	6123      	str	r3, [r4, #16]
 80045e6:	9b07      	ldr	r3, [sp, #28]
 80045e8:	0021      	movs	r1, r4
 80045ea:	9300      	str	r3, [sp, #0]
 80045ec:	9805      	ldr	r0, [sp, #20]
 80045ee:	9b06      	ldr	r3, [sp, #24]
 80045f0:	aa09      	add	r2, sp, #36	@ 0x24
 80045f2:	f7ff fef7 	bl	80043e4 <_printf_common>
 80045f6:	3001      	adds	r0, #1
 80045f8:	d148      	bne.n	800468c <_printf_i+0x1c8>
 80045fa:	2001      	movs	r0, #1
 80045fc:	4240      	negs	r0, r0
 80045fe:	b00b      	add	sp, #44	@ 0x2c
 8004600:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004602:	2220      	movs	r2, #32
 8004604:	6809      	ldr	r1, [r1, #0]
 8004606:	430a      	orrs	r2, r1
 8004608:	6022      	str	r2, [r4, #0]
 800460a:	2278      	movs	r2, #120	@ 0x78
 800460c:	4932      	ldr	r1, [pc, #200]	@ (80046d8 <_printf_i+0x214>)
 800460e:	9104      	str	r1, [sp, #16]
 8004610:	0021      	movs	r1, r4
 8004612:	3145      	adds	r1, #69	@ 0x45
 8004614:	700a      	strb	r2, [r1, #0]
 8004616:	6819      	ldr	r1, [r3, #0]
 8004618:	6822      	ldr	r2, [r4, #0]
 800461a:	c940      	ldmia	r1!, {r6}
 800461c:	0610      	lsls	r0, r2, #24
 800461e:	d402      	bmi.n	8004626 <_printf_i+0x162>
 8004620:	0650      	lsls	r0, r2, #25
 8004622:	d500      	bpl.n	8004626 <_printf_i+0x162>
 8004624:	b2b6      	uxth	r6, r6
 8004626:	6019      	str	r1, [r3, #0]
 8004628:	07d3      	lsls	r3, r2, #31
 800462a:	d502      	bpl.n	8004632 <_printf_i+0x16e>
 800462c:	2320      	movs	r3, #32
 800462e:	4313      	orrs	r3, r2
 8004630:	6023      	str	r3, [r4, #0]
 8004632:	2e00      	cmp	r6, #0
 8004634:	d001      	beq.n	800463a <_printf_i+0x176>
 8004636:	2710      	movs	r7, #16
 8004638:	e7aa      	b.n	8004590 <_printf_i+0xcc>
 800463a:	2220      	movs	r2, #32
 800463c:	6823      	ldr	r3, [r4, #0]
 800463e:	4393      	bics	r3, r2
 8004640:	6023      	str	r3, [r4, #0]
 8004642:	e7f8      	b.n	8004636 <_printf_i+0x172>
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	680d      	ldr	r5, [r1, #0]
 8004648:	1d10      	adds	r0, r2, #4
 800464a:	6949      	ldr	r1, [r1, #20]
 800464c:	6018      	str	r0, [r3, #0]
 800464e:	6813      	ldr	r3, [r2, #0]
 8004650:	062e      	lsls	r6, r5, #24
 8004652:	d501      	bpl.n	8004658 <_printf_i+0x194>
 8004654:	6019      	str	r1, [r3, #0]
 8004656:	e002      	b.n	800465e <_printf_i+0x19a>
 8004658:	066d      	lsls	r5, r5, #25
 800465a:	d5fb      	bpl.n	8004654 <_printf_i+0x190>
 800465c:	8019      	strh	r1, [r3, #0]
 800465e:	2300      	movs	r3, #0
 8004660:	9d03      	ldr	r5, [sp, #12]
 8004662:	6123      	str	r3, [r4, #16]
 8004664:	e7bf      	b.n	80045e6 <_printf_i+0x122>
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	1d11      	adds	r1, r2, #4
 800466a:	6019      	str	r1, [r3, #0]
 800466c:	6815      	ldr	r5, [r2, #0]
 800466e:	2100      	movs	r1, #0
 8004670:	0028      	movs	r0, r5
 8004672:	6862      	ldr	r2, [r4, #4]
 8004674:	f000 f856 	bl	8004724 <memchr>
 8004678:	2800      	cmp	r0, #0
 800467a:	d001      	beq.n	8004680 <_printf_i+0x1bc>
 800467c:	1b40      	subs	r0, r0, r5
 800467e:	6060      	str	r0, [r4, #4]
 8004680:	6863      	ldr	r3, [r4, #4]
 8004682:	6123      	str	r3, [r4, #16]
 8004684:	2300      	movs	r3, #0
 8004686:	9a03      	ldr	r2, [sp, #12]
 8004688:	7013      	strb	r3, [r2, #0]
 800468a:	e7ac      	b.n	80045e6 <_printf_i+0x122>
 800468c:	002a      	movs	r2, r5
 800468e:	6923      	ldr	r3, [r4, #16]
 8004690:	9906      	ldr	r1, [sp, #24]
 8004692:	9805      	ldr	r0, [sp, #20]
 8004694:	9d07      	ldr	r5, [sp, #28]
 8004696:	47a8      	blx	r5
 8004698:	3001      	adds	r0, #1
 800469a:	d0ae      	beq.n	80045fa <_printf_i+0x136>
 800469c:	6823      	ldr	r3, [r4, #0]
 800469e:	079b      	lsls	r3, r3, #30
 80046a0:	d415      	bmi.n	80046ce <_printf_i+0x20a>
 80046a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046a4:	68e0      	ldr	r0, [r4, #12]
 80046a6:	4298      	cmp	r0, r3
 80046a8:	daa9      	bge.n	80045fe <_printf_i+0x13a>
 80046aa:	0018      	movs	r0, r3
 80046ac:	e7a7      	b.n	80045fe <_printf_i+0x13a>
 80046ae:	0022      	movs	r2, r4
 80046b0:	2301      	movs	r3, #1
 80046b2:	9906      	ldr	r1, [sp, #24]
 80046b4:	9805      	ldr	r0, [sp, #20]
 80046b6:	9e07      	ldr	r6, [sp, #28]
 80046b8:	3219      	adds	r2, #25
 80046ba:	47b0      	blx	r6
 80046bc:	3001      	adds	r0, #1
 80046be:	d09c      	beq.n	80045fa <_printf_i+0x136>
 80046c0:	3501      	adds	r5, #1
 80046c2:	68e3      	ldr	r3, [r4, #12]
 80046c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80046c6:	1a9b      	subs	r3, r3, r2
 80046c8:	42ab      	cmp	r3, r5
 80046ca:	dcf0      	bgt.n	80046ae <_printf_i+0x1ea>
 80046cc:	e7e9      	b.n	80046a2 <_printf_i+0x1de>
 80046ce:	2500      	movs	r5, #0
 80046d0:	e7f7      	b.n	80046c2 <_printf_i+0x1fe>
 80046d2:	46c0      	nop			@ (mov r8, r8)
 80046d4:	08004879 	.word	0x08004879
 80046d8:	0800488a 	.word	0x0800488a

080046dc <memmove>:
 80046dc:	b510      	push	{r4, lr}
 80046de:	4288      	cmp	r0, r1
 80046e0:	d902      	bls.n	80046e8 <memmove+0xc>
 80046e2:	188b      	adds	r3, r1, r2
 80046e4:	4298      	cmp	r0, r3
 80046e6:	d308      	bcc.n	80046fa <memmove+0x1e>
 80046e8:	2300      	movs	r3, #0
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d007      	beq.n	80046fe <memmove+0x22>
 80046ee:	5ccc      	ldrb	r4, [r1, r3]
 80046f0:	54c4      	strb	r4, [r0, r3]
 80046f2:	3301      	adds	r3, #1
 80046f4:	e7f9      	b.n	80046ea <memmove+0xe>
 80046f6:	5c8b      	ldrb	r3, [r1, r2]
 80046f8:	5483      	strb	r3, [r0, r2]
 80046fa:	3a01      	subs	r2, #1
 80046fc:	d2fb      	bcs.n	80046f6 <memmove+0x1a>
 80046fe:	bd10      	pop	{r4, pc}

08004700 <_sbrk_r>:
 8004700:	2300      	movs	r3, #0
 8004702:	b570      	push	{r4, r5, r6, lr}
 8004704:	4d06      	ldr	r5, [pc, #24]	@ (8004720 <_sbrk_r+0x20>)
 8004706:	0004      	movs	r4, r0
 8004708:	0008      	movs	r0, r1
 800470a:	602b      	str	r3, [r5, #0]
 800470c:	f7fc fa36 	bl	8000b7c <_sbrk>
 8004710:	1c43      	adds	r3, r0, #1
 8004712:	d103      	bne.n	800471c <_sbrk_r+0x1c>
 8004714:	682b      	ldr	r3, [r5, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d000      	beq.n	800471c <_sbrk_r+0x1c>
 800471a:	6023      	str	r3, [r4, #0]
 800471c:	bd70      	pop	{r4, r5, r6, pc}
 800471e:	46c0      	nop			@ (mov r8, r8)
 8004720:	20000324 	.word	0x20000324

08004724 <memchr>:
 8004724:	b2c9      	uxtb	r1, r1
 8004726:	1882      	adds	r2, r0, r2
 8004728:	4290      	cmp	r0, r2
 800472a:	d101      	bne.n	8004730 <memchr+0xc>
 800472c:	2000      	movs	r0, #0
 800472e:	4770      	bx	lr
 8004730:	7803      	ldrb	r3, [r0, #0]
 8004732:	428b      	cmp	r3, r1
 8004734:	d0fb      	beq.n	800472e <memchr+0xa>
 8004736:	3001      	adds	r0, #1
 8004738:	e7f6      	b.n	8004728 <memchr+0x4>

0800473a <memcpy>:
 800473a:	2300      	movs	r3, #0
 800473c:	b510      	push	{r4, lr}
 800473e:	429a      	cmp	r2, r3
 8004740:	d100      	bne.n	8004744 <memcpy+0xa>
 8004742:	bd10      	pop	{r4, pc}
 8004744:	5ccc      	ldrb	r4, [r1, r3]
 8004746:	54c4      	strb	r4, [r0, r3]
 8004748:	3301      	adds	r3, #1
 800474a:	e7f8      	b.n	800473e <memcpy+0x4>

0800474c <_realloc_r>:
 800474c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800474e:	0006      	movs	r6, r0
 8004750:	000c      	movs	r4, r1
 8004752:	0015      	movs	r5, r2
 8004754:	2900      	cmp	r1, #0
 8004756:	d105      	bne.n	8004764 <_realloc_r+0x18>
 8004758:	0011      	movs	r1, r2
 800475a:	f7ff fc55 	bl	8004008 <_malloc_r>
 800475e:	0004      	movs	r4, r0
 8004760:	0020      	movs	r0, r4
 8004762:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004764:	2a00      	cmp	r2, #0
 8004766:	d103      	bne.n	8004770 <_realloc_r+0x24>
 8004768:	f7ff fbe2 	bl	8003f30 <_free_r>
 800476c:	002c      	movs	r4, r5
 800476e:	e7f7      	b.n	8004760 <_realloc_r+0x14>
 8004770:	f000 f81c 	bl	80047ac <_malloc_usable_size_r>
 8004774:	0007      	movs	r7, r0
 8004776:	4285      	cmp	r5, r0
 8004778:	d802      	bhi.n	8004780 <_realloc_r+0x34>
 800477a:	0843      	lsrs	r3, r0, #1
 800477c:	42ab      	cmp	r3, r5
 800477e:	d3ef      	bcc.n	8004760 <_realloc_r+0x14>
 8004780:	0029      	movs	r1, r5
 8004782:	0030      	movs	r0, r6
 8004784:	f7ff fc40 	bl	8004008 <_malloc_r>
 8004788:	9001      	str	r0, [sp, #4]
 800478a:	2800      	cmp	r0, #0
 800478c:	d101      	bne.n	8004792 <_realloc_r+0x46>
 800478e:	9c01      	ldr	r4, [sp, #4]
 8004790:	e7e6      	b.n	8004760 <_realloc_r+0x14>
 8004792:	002a      	movs	r2, r5
 8004794:	42bd      	cmp	r5, r7
 8004796:	d900      	bls.n	800479a <_realloc_r+0x4e>
 8004798:	003a      	movs	r2, r7
 800479a:	0021      	movs	r1, r4
 800479c:	9801      	ldr	r0, [sp, #4]
 800479e:	f7ff ffcc 	bl	800473a <memcpy>
 80047a2:	0021      	movs	r1, r4
 80047a4:	0030      	movs	r0, r6
 80047a6:	f7ff fbc3 	bl	8003f30 <_free_r>
 80047aa:	e7f0      	b.n	800478e <_realloc_r+0x42>

080047ac <_malloc_usable_size_r>:
 80047ac:	1f0b      	subs	r3, r1, #4
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	1f18      	subs	r0, r3, #4
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	da01      	bge.n	80047ba <_malloc_usable_size_r+0xe>
 80047b6:	580b      	ldr	r3, [r1, r0]
 80047b8:	18c0      	adds	r0, r0, r3
 80047ba:	4770      	bx	lr

080047bc <_init>:
 80047bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047be:	46c0      	nop			@ (mov r8, r8)
 80047c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047c2:	bc08      	pop	{r3}
 80047c4:	469e      	mov	lr, r3
 80047c6:	4770      	bx	lr

080047c8 <_fini>:
 80047c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ca:	46c0      	nop			@ (mov r8, r8)
 80047cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047ce:	bc08      	pop	{r3}
 80047d0:	469e      	mov	lr, r3
 80047d2:	4770      	bx	lr
