Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,701
design__instance__area,13161.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00048504534061066806
power__switching__total,0.00012307832366786897
power__leakage__total,0.0000011315736401229515
power__total,0.0006092552212066948
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2628181080489062
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.262797513411217
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10414591706034251
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.961426299119182
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.104146
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27780742381732654
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2784162146300975
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5973739449966632
timing__setup__ws__corner:nom_slow_1p08V_125C,13.890750276528808
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.597374
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.268565760565521
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2688026266545238
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28407499379107753
timing__setup__ws__corner:nom_typ_1p20V_25C,14.580969733210068
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.284075
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2628181080489062
clock__skew__worst_setup,0.262797513411217
timing__hold__ws,0.10414591706034251
timing__setup__ws,13.890750276528808
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104146
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,701
design__instance__area__stdcell,13161.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.454768
design__instance__utilization__stdcell,0.454768
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,9
design__instance__area__class:buffer,65.3184
design__instance__count__class:inverter,7
design__instance__area__class:inverter,38.1024
design__instance__count__class:sequential_cell,115
design__instance__area__class:sequential_cell,5425.06
design__instance__count__class:multi_input_combinational_cell,276
design__instance__area__class:multi_input_combinational_cell,3548.97
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,232
design__instance__area__class:timing_repair_buffer,3568.92
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,17677.3
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,13
design__instance__area__class:clock_inverter,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,184
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,822
route__net__special,2
route__drc_errors__iter:0,321
route__wirelength__iter:0,18983
route__drc_errors__iter:1,140
route__wirelength__iter:1,18870
route__drc_errors__iter:2,151
route__wirelength__iter:2,18863
route__drc_errors__iter:3,6
route__wirelength__iter:3,18767
route__drc_errors__iter:4,0
route__wirelength__iter:4,18771
route__drc_errors,0
route__wirelength,18771
route__vias,4269
route__vias__singlecut,4269
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,362.905
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,122
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,122
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,122
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,122
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000189308
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000019372
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000598062
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000019372
design_powergrid__voltage__worst,0.000019372
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.000019372
design_powergrid__drop__worst__net:VPWR,0.0000189308
design_powergrid__voltage__worst__net:VGND,0.000019372
design_powergrid__drop__worst__net:VGND,0.000019372
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000709999999999999978459071237057997905139927752315998077392578125
ir__drop__worst,0.00001889999999999999861534372147531257724040187895298004150390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
