RGen.list_item(:bit_field, :type, :rw) do
  register_map do
    read_write
  end

  rtl do
  end
end
