#Start recording tcl command: 6/20/2024 10:33:03
#Project Location: D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA; Project name: FPGA
prj_create -name "FPGA" -impl "FPGA" -dev iCE40UP5K-SG48I -performance "High-Performance_1.2V" -synthesis "lse"
prj_add_source "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/FPGA.sdc" "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/FPGA.pdc"
prj_save 
prj_add_source "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/TriangularWaves.v"
prj_add_source "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/pwm.v"
prj_add_source "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/en_gen.v"
prj_add_source "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/ModulatingWaves.v"
prj_add_source "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/rst_gen.v"
prj_add_source "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/top.v"
prj_add_source "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/Comparator.v"
prj_run PAR -impl FPGA
prj_run Export -impl FPGA
prj_run PAR -impl FPGA
prj_run Export -impl FPGA
prj_run PAR -impl FPGA
prj_run Export -impl FPGA
prj_run PAR -impl FPGA
prj_run Export -impl FPGA
#Stop recording: 6/20/2024 13:10:38
