-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
-- Date        : Wed Oct 16 14:14:16 2024
-- Host        : lab817_01 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/zedboard_adrv9002_project/src_HDL/IP_802_11p/edit_IP_802_11p_v1_0.gen/sources_1/bd/block_design_0/ip/block_design_0_demapper_soft_0_0/block_design_0_demapper_soft_0_0_sim_netlist.vhdl
-- Design      : block_design_0_demapper_soft_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_demapper_soft_0_0_demapper_soft is
  port (
    DEMAPPING_STROBE : out STD_LOGIC;
    DEMAPPING_BPSK : out STD_LOGIC_VECTOR ( 0 to 51 );
    DEMAPPING_16QAM : out STD_LOGIC_VECTOR ( 0 to 207 );
    DEMAPPING_BPSK_DIST_1B : out STD_LOGIC_VECTOR ( 0 to 51 );
    DEMAPPING_QPSK_DIST_1B : out STD_LOGIC_VECTOR ( 0 to 103 );
    DEMAPPING_16QAM_DIST_1B : out STD_LOGIC_VECTOR ( 0 to 207 );
    DEMAPPING_BPSK_DIST_0B : out STD_LOGIC_VECTOR ( 0 to 51 );
    DEMAPPING_QPSK_DIST_0B : out STD_LOGIC_VECTOR ( 0 to 103 );
    DEMAPPING_16QAM_DIST_0B : out STD_LOGIC_VECTOR ( 0 to 207 );
    DEMAPPING_START_MARKER : out STD_LOGIC;
    CONSTELLATION_DATA_IN_VALID : in STD_LOGIC;
    CLOCK : in STD_LOGIC;
    RESET : in STD_LOGIC;
    CONSTELLATION_DATA_IN_FIRST_SYMBOL_MARKER : in STD_LOGIC;
    CONSTELLATION_IDATA_IN : in STD_LOGIC_VECTOR ( 23 downto 0 );
    CONSTELLATION_QDATA_IN : in STD_LOGIC_VECTOR ( 23 downto 0 );
    CONSTELLATION_BPSK_AMPLITUDE_REFERENCE : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_0_demapper_soft_0_0_demapper_soft : entity is "demapper_soft";
end block_design_0_demapper_soft_0_0_demapper_soft;

architecture STRUCTURE of block_design_0_demapper_soft_0_0_demapper_soft is
  signal ARG : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal ARG0 : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal ARG2 : STD_LOGIC_VECTOR ( 30 downto 6 );
  signal BUFFER_DATA_IN_FIRST_SYMBOL_MARKER : STD_LOGIC;
  signal BUFFER_DATA_IN_VALID : STD_LOGIC;
  signal BUFFER_DATA_IN_VALID_OLD : STD_LOGIC;
  signal BUFFER_IDATA_IN : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \BUFFER_IDATA_IN_reg[23]_rep_n_0\ : STD_LOGIC;
  signal BUFFER_QDATA_IN : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal DEMAPPING_16QAM_BUFFER : STD_LOGIC_VECTOR ( 1 to 207 );
  signal \DEMAPPING_16QAM_BUFFER[101]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[101]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[105]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[109]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[113]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[117]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[117]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[121]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[125]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[129]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[133]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[133]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[137]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[13]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[141]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[145]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[149]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[149]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[153]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[157]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[161]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[165]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[165]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[169]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[173]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[177]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[17]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[181]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[181]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[185]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[189]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[193]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[197]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[197]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[1]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[201]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[205]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[21]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[21]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[25]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[29]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[33]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[37]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[37]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[41]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[45]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[49]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[53]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[53]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[57]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[5]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[5]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[61]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[65]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[69]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[69]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[73]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[77]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[81]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[85]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[85]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[89]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[93]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[97]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_BUFFER[9]_i_1_n_0\ : STD_LOGIC;
  signal DEMAPPING_16QAM_DIST_0B_BUFFER : STD_LOGIC_VECTOR ( 0 to 207 );
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[0]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[128]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[129]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[130]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[131]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[160]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[161]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[162]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[163]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[1]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[2]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[32]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[33]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[34]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[35]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[3]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[64]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[65]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[66]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[67]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[96]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[97]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[98]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_0B_BUFFER[99]_i_1_n_0\ : STD_LOGIC;
  signal DEMAPPING_16QAM_DIST_1B_BUFFER : STD_LOGIC_VECTOR ( 0 to 204 );
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[0]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_3_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[129]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[130]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[131]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[160]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[161]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[162]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[163]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[1]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[2]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[32]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[33]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[34]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[35]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[3]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[40]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[4]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[64]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[65]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[66]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[67]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[96]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[97]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[98]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER[99]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[0]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[100]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[101]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[102]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[103]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[104]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[105]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[106]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[107]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[108]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[109]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[10]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[110]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[111]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[112]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[113]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[114]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[115]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[116]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[117]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[118]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[119]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[11]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[120]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[121]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[122]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[123]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[124]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[125]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[126]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[127]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[128]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[129]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[12]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[130]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[131]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[132]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[133]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[134]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[135]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[136]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[137]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[138]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[139]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[13]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[140]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[141]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[142]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[143]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[144]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[145]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[146]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[147]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[148]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[149]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[14]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[150]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[151]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[152]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[153]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[154]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[155]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[156]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[157]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[158]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[159]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[15]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[160]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[161]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[162]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[163]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[164]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[165]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[166]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[167]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[168]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[169]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[16]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[170]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[171]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[172]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[173]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[174]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[175]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[176]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[177]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[178]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[179]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[17]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[180]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[181]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[182]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[183]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[184]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[185]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[186]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[187]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[188]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[189]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[18]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[190]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[191]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[192]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[193]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[194]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[195]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[196]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[197]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[198]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[199]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[19]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[1]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[200]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[201]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[202]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[203]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[204]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[205]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[206]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[207]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[20]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[21]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[22]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[23]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[24]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[25]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[26]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[27]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[28]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[29]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[2]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[30]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[31]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[32]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[33]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[34]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[35]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[36]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[37]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[38]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[39]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[3]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[40]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[41]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[42]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[43]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[44]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[45]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[46]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[47]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[48]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[49]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[4]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[50]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[51]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[52]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[53]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[54]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[55]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[56]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[57]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[58]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[59]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[5]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[60]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[61]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[62]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[63]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[64]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[65]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[66]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[67]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[68]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[69]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[6]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[70]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[71]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[72]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[73]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[74]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[75]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[76]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[77]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[78]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[79]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[7]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[80]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[81]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[82]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[83]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[84]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[85]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[86]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[87]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[88]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[89]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[8]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[90]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[91]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[92]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[93]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[94]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[95]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[96]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[97]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[98]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[99]\ : STD_LOGIC;
  signal \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[9]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[0]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[0]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[10]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[11]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[12]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[12]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[13]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[14]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[15]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[16]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[17]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[18]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[19]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[1]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[20]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[20]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[21]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[22]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[23]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[24]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[25]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[26]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[27]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[28]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[28]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[29]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[2]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[30]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[31]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[32]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[33]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[34]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[35]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[36]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[36]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[37]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[38]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[39]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[3]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[40]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[41]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[42]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[43]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[44]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[44]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[45]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[46]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[47]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[48]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[49]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[4]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[4]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[50]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[51]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[5]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[6]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[7]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[8]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER[9]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[0]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[10]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[11]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[12]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[13]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[14]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[15]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[16]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[17]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[18]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[19]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[1]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[20]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[21]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[22]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[23]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[24]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[25]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[26]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[27]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[28]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[29]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[2]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[30]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[31]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[32]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[33]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[34]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[35]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[36]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[37]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[38]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[39]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[3]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[40]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[41]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[42]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[43]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[44]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[45]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[46]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[47]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[48]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[49]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[4]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[50]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[51]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[5]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[6]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[7]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[8]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_BUFFER_reg_n_0_[9]\ : STD_LOGIC;
  signal DEMAPPING_BPSK_DIST_0B_BUFFER : STD_LOGIC_VECTOR ( 0 to 51 );
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[0]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[10]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[11]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[12]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[13]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[14]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[15]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[16]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[17]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[18]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[19]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[1]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[20]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[21]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[22]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[23]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[24]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[25]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[26]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[27]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[28]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[29]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[2]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[30]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[31]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[32]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[33]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[34]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[35]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[36]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[37]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[38]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[39]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[3]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[40]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[41]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[42]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[43]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[44]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[45]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[46]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[47]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[48]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[49]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[4]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[50]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[51]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[5]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[6]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[7]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[8]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_0B_BUFFER[9]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[10]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[11]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[13]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[14]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[15]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[16]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[17]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[18]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[19]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[1]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[21]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[22]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[23]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[24]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[25]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[26]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[27]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[29]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[2]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[30]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[31]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[32]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[33]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[34]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[35]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[37]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[38]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[39]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[3]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[40]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[41]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[42]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[43]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[45]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[46]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[47]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[48]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[49]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[50]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[51]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[5]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[6]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[7]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[8]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER[9]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[0]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[10]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[11]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[12]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[13]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[14]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[15]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[16]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[17]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[18]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[19]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[1]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[20]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[21]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[22]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[23]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[24]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[25]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[26]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[27]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[28]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[29]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[2]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[30]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[31]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[32]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[33]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[34]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[35]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[36]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[37]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[38]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[39]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[3]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[40]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[41]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[42]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[43]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[44]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[45]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[46]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[47]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[48]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[49]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[4]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[50]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[51]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[5]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[6]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[7]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[8]\ : STD_LOGIC;
  signal \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[9]\ : STD_LOGIC;
  signal DEMAPPING_DONE : STD_LOGIC;
  signal DEMAPPING_DONE_FIRST_OFDM_MEMORY : STD_LOGIC;
  signal DEMAPPING_DONE_FIRST_OFDM_MEMORY_i_1_n_0 : STD_LOGIC;
  signal DEMAPPING_DONE_FIRST_OFDM_i_1_n_0 : STD_LOGIC;
  signal DEMAPPING_DONE_FIRST_OFDM_i_2_n_0 : STD_LOGIC;
  signal DEMAPPING_DONE_FIRST_OFDM_reg_n_0 : STD_LOGIC;
  signal DEMAPPING_DONE_i_1_n_0 : STD_LOGIC;
  signal DEMAPPING_DONE_i_2_n_0 : STD_LOGIC;
  signal DEMAPPING_QPSK_BUFFER : STD_LOGIC_VECTOR ( 0 to 103 );
  signal DEMAPPING_QPSK_BUFFER0 : STD_LOGIC_VECTOR ( 103 to 103 );
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[0]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[100]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[101]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[102]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[103]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[10]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[11]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[12]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[13]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[14]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[15]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[16]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[17]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[18]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[19]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[1]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[20]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[21]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[22]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[23]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[24]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[25]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[26]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[27]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[28]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[29]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[2]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[30]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[31]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[32]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[33]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[34]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[35]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[36]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[37]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[38]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[39]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[3]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[40]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[41]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[42]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[43]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[44]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[45]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[46]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[47]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[48]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[49]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[4]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[50]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[51]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[52]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[53]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[54]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[55]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[56]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[57]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[58]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[59]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[5]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[60]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[61]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[62]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[63]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[64]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[65]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[66]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[67]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[68]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[69]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[6]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[70]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[71]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[72]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[73]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[74]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[75]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[76]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[77]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[78]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[79]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[7]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[80]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[81]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[82]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[83]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[84]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[85]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[86]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[87]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[88]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[89]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[8]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[90]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[91]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[92]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[93]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[94]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[95]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[96]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[97]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[98]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[99]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[9]\ : STD_LOGIC;
  signal DEMAPPING_QPSK_DIST_1B_BUFFER : STD_LOGIC_VECTOR ( 0 to 102 );
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[10]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[1]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[25]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[26]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[41]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[42]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[57]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[58]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[73]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[74]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[89]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[90]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER[9]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[0]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[100]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[101]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[102]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[103]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[10]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[11]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[12]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[13]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[14]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[15]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[16]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[17]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[18]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[19]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[1]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[20]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[21]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[22]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[23]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[24]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[25]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[26]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[27]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[28]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[29]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[2]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[30]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[31]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[32]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[33]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[34]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[35]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[36]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[37]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[38]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[39]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[3]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[40]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[41]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[42]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[43]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[44]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[45]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[46]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[47]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[48]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[49]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[4]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[50]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[51]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[52]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[53]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[54]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[55]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[56]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[57]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[58]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[59]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[5]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[60]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[61]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[62]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[63]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[64]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[65]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[66]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[67]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[68]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[69]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[6]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[70]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[71]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[72]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[73]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[74]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[75]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[76]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[77]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[78]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[79]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[7]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[80]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[81]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[82]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[83]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[84]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[85]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[86]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[87]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[88]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[89]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[8]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[90]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[91]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[92]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[93]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[94]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[95]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[96]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[97]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[98]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[99]\ : STD_LOGIC;
  signal \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[9]\ : STD_LOGIC;
  signal \^demapping_start_marker\ : STD_LOGIC;
  signal DEMAPPING_START_MARKER_i_1_n_0 : STD_LOGIC;
  signal DEMAPPING_SUBCARRIER_16QAM : STD_LOGIC_VECTOR ( 1 to 3 );
  signal DEMAPPING_SUBCARRIER_16QAM0 : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_10_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_11_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_13_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_14_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_15_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_16_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_17_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_18_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_19_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_20_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_26_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_27_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_28_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_29_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_30_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_31_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_32_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_33_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_40_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_41_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_42_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_43_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_44_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_45_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_46_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_4_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_52_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_53_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_54_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_55_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_56_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_57_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_58_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_59_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_5_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_60_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_61_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_62_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_63_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_64_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_65_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_66_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_67_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_68_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_6_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_7_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_8_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[1]_i_9_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_10_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_12_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_13_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_14_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_15_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_16_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_17_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_18_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_19_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_21_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_22_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_24_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_25_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_26_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_27_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_28_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_29_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_30_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_31_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_32_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_33_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_35_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_36_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_38_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_39_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_3_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_40_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_41_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_42_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_43_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_44_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_45_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_46_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_48_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_49_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_4_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_51_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_52_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_53_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_54_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_55_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_56_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_57_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_58_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_59_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_5_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_60_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_61_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_62_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_63_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_64_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_65_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_66_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_67_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_6_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_7_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_8_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM[3]_i_9_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\ : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_10_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_11_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_12_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_14_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_15_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_16_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_17_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_18_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_19_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_20_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_21_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_23_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_24_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_25_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_26_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_27_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_28_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_29_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_30_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_32_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_33_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_34_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_35_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_36_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_37_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_38_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_39_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_40_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_41_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_42_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_43_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_44_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_45_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_46_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_47_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_48_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_49_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_50_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_51_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_52_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_53_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_54_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_55_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_5_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_6_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_7_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_8_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_9_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[0]_8\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\ : STD_LOGIC_VECTOR ( 20 downto 2 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_100_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_101_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_102_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_103_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_105_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_107_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_108_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_109_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_10_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_110_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_111_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_112_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_113_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_114_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_115_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_117_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_119_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_11_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_120_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_121_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_122_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_123_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_124_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_125_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_126_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_127_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_129_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_12_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_131_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_132_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_133_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_134_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_135_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_136_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_137_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_138_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_139_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_140_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_142_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_143_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_144_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_145_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_146_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_147_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_14_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_15_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_16_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_17_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_18_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_19_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_20_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_21_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_23_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_24_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_25_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_26_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_27_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_28_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_29_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_30_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_39_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_40_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_41_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_42_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_43_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_44_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_45_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_46_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_47_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_48_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_49_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_50_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_51_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_52_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_53_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_54_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_5_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_63_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_65_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_66_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_67_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_68_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_69_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_6_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_70_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_71_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_72_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_73_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_74_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_75_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_76_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_78_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_7_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_80_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_81_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_82_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_83_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_84_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_85_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_86_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_87_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_88_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_89_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_8_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_90_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_91_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_92_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_9_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[1]_7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_10_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_11_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_12_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_14_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_15_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_16_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_17_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_18_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_19_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_20_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_21_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_23_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_24_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_25_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_26_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_27_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_28_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_29_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_30_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_32_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_33_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_34_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_35_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_36_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_37_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_38_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_39_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_41_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_42_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_43_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_44_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_45_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_46_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_47_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_48_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_49_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_50_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_51_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_52_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_53_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_54_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_55_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_56_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_57_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_58_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_5_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_6_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_7_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_8_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_9_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[2]_6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\ : STD_LOGIC_VECTOR ( 20 downto 2 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_100_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_101_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_102_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_103_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_104_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_105_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_106_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_107_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_108_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_109_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_10_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_111_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_112_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_113_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_114_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_115_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_116_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_117_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_118_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_11_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_12_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_130_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_131_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_135_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_136_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_138_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_139_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_142_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_143_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_144_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_145_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_146_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_147_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_148_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_149_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_14_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_150_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_151_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_152_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_153_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_154_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_155_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_157_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_158_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_159_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_15_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_160_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_161_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_162_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_163_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_164_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_165_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_166_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_167_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_168_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_16_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_170_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_171_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_172_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_173_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_175_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_176_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_177_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_178_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_17_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_185_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_189_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_18_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_190_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_191_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_192_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_193_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_194_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_195_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_196_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_197_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_198_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_199_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_19_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_200_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_201_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_202_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_203_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_204_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_205_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_206_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_207_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_208_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_20_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_210_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_211_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_212_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_213_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_214_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_215_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_216_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_217_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_218_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_219_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_21_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_220_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_221_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_223_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_224_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_225_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_226_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_227_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_228_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_229_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_230_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_232_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_233_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_234_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_237_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_238_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_239_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_23_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_240_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_241_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_242_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_243_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_244_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_245_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_246_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_247_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_248_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_249_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_24_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_250_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_251_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_252_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_253_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_254_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_257_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_258_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_259_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_25_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_260_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_261_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_262_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_263_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_264_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_265_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_266_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_267_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_268_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_269_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_26_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_270_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_271_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_272_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_273_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_274_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_275_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_276_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_277_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_27_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_28_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_29_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_30_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_35_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_36_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_38_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_39_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_43_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_44_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_46_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_47_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_48_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_49_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_50_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_51_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_52_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_53_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_5_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_62_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_63_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_64_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_65_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_66_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_67_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_68_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_69_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_6_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_71_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_72_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_76_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_77_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_79_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_7_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_80_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_84_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_85_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_87_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_88_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_89_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_8_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_90_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_91_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_92_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_93_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_94_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_95_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_96_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_97_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_98_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_99_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_9_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST[3]_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_13_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_13_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_13_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_13_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_22_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_22_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_22_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_22_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_31_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_31_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_31_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_31_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_4_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_4_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_4_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_4_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_13_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_13_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_13_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_13_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_22_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_22_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_22_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_22_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_31_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_31_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_31_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_32_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_32_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_35_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_35_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_35_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_35_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_36_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_36_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_36_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_36_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_38_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_38_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_38_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_38_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_4_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_4_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_4_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_4_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_56_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_56_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_56_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_56_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_57_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_57_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_57_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_57_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_60_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_60_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_60_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_60_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_61_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_61_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_61_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_61_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_94_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_94_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_94_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_94_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_95_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_95_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_95_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_95_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_98_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_98_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_98_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_98_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_99_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_99_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_99_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_99_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_13_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_13_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_13_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_13_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_22_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_22_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_22_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_22_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_31_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_31_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_31_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_31_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_4_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_4_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_4_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_4_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_4\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_5\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_6\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_7\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_127_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_127_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_127_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_127_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_128_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_128_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_128_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_128_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_132_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_132_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_132_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_132_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_133_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_133_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_133_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_133_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_13_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_13_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_13_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_13_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_140_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_140_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_140_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_140_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_141_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_141_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_141_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_141_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_4\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_5\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_6\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_7\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_4\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_5\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_6\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_7\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_174_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_174_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_187_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_187_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_187_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_187_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_188_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_188_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_188_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_188_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_4\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_5\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_6\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_7\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_222_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_222_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_222_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_222_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_22_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_22_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_22_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_22_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_231_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_231_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_231_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_231_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_235_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_235_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_235_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_235_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_236_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_236_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_236_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_236_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_255_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_255_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_255_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_255_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_256_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_256_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_256_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_256_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_n_7\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_32_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_32_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_32_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_33_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_33_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_40_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_40_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_40_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_40_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_41_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_41_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_41_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_41_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_45_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_45_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_45_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_45_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_4_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_4_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_4_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_4_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_73_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_73_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_73_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_73_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_74_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_74_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_74_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_74_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_81_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_81_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_81_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_81_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_82_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_82_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_82_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_82_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_4\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_5\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_6\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_7\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_DIST_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_21_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_21_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_24_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_24_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_24_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_35_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_35_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_35_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_38_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_38_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_38_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_48_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_48_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_48_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_51_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_51_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_51_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_11_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_11_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_11_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_20_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_20_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_23_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_23_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_23_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_34_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_34_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_34_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_37_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_37_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_37_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_37_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_47_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_47_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_47_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_47_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_50_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_50_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_50_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_50_n_3\ : STD_LOGIC;
  signal DEMAPPING_SUBCARRIER_BPSK : STD_LOGIC;
  signal DEMAPPING_SUBCARRIER_BPSK_DIST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal DEMAPPING_SUBCARRIER_BPSK_DIST2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal DEMAPPING_SUBCARRIER_BPSK_DIST3 : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal DEMAPPING_SUBCARRIER_BPSK_DIST4 : STD_LOGIC;
  signal DEMAPPING_SUBCARRIER_BPSK_DIST5 : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_100_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_101_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_102_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_103_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_104_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_105_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_106_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_107_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_108_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_109_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_10_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_111_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_112_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_113_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_115_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_116_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_117_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_118_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_119_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_11_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_122_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_123_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_124_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_125_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_126_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_127_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_128_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_129_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_12_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_130_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_131_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_132_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_133_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_134_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_135_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_136_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_137_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_14_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_15_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_16_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_17_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_18_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_19_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_20_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_21_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_23_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_24_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_25_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_26_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_27_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_28_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_29_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_30_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_40_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_41_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_42_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_43_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_44_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_45_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_46_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_47_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_48_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_49_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_50_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_51_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_52_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_53_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_54_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_55_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_5_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_65_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_66_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_68_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_69_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_6_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_70_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_71_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_72_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_73_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_74_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_75_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_7_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_87_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_88_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_89_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_8_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_90_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_92_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_93_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_94_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_95_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_97_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_98_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_99_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_9_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_110_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_110_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_110_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_110_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_114_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_114_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_114_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_114_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_120_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_120_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_120_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_120_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_121_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_121_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_121_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_121_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_13_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_13_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_13_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_22_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_22_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_n_6\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_n_7\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_39_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_39_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_39_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_4_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_4_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_4\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_5\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_6\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_7\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_4\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_5\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_6\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_7\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_82_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_82_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_82_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_82_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_4\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_5\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_6\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_7\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_4\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_5\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_6\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_7\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_91_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_91_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_4\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_5\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_6\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_7\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR[0]_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR[1]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR[2]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR[2]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR[5]_i_1_n_0\ : STD_LOGIC;
  signal DEMAPPING_SUBCARRIER_CNTR_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\ : STD_LOGIC;
  signal DEMAPPING_SUBCARRIER_QPSK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\ : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_10_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_11_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_12_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_14_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_15_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_16_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_17_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_18_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_19_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_20_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_21_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_23_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_24_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_25_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_26_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_27_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_28_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_29_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_30_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_32_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_33_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_34_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_35_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_36_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_37_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_38_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_39_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_40_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_41_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_42_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_43_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_44_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_45_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_46_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_47_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_48_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_49_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_50_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_51_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_52_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_53_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_54_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_55_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_5_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_6_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_7_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_8_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_9_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[0]_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1]4\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_100_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_101_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_102_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_103_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_104_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_105_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_106_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_107_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_108_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_109_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_10_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_111_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_112_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_113_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_115_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_116_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_117_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_118_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_119_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_11_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_122_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_123_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_124_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_125_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_126_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_127_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_128_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_129_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_12_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_130_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_131_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_132_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_133_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_134_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_135_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_136_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_137_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_14_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_15_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_16_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_17_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_18_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_19_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_20_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_21_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_23_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_24_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_25_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_26_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_27_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_28_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_29_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_30_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_32_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_40_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_41_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_42_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_43_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_44_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_45_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_46_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_47_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_48_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_49_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_50_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_51_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_52_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_53_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_54_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_55_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_5_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_65_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_66_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_68_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_69_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_6_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_70_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_71_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_72_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_73_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_74_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_75_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_7_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_84_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_87_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_88_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_89_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_8_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_90_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_92_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_93_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_94_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_95_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_97_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_98_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_99_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_9_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST[1]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_13_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_13_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_13_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_13_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_22_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_22_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_22_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_22_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_31_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_31_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_31_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_31_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_4_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_4_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_4_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_4_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_110_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_110_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_110_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_110_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_114_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_114_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_114_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_114_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_120_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_120_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_120_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_120_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_121_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_121_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_121_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_121_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_13_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_13_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_13_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_13_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_22_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_22_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_22_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_22_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_39_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_39_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_39_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_39_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_4_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_4_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_4_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_4_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_64_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_64_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_64_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_64_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_67_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_67_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_67_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_67_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_82_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_82_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_82_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_82_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_85_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_85_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_85_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_85_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_86_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_86_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_86_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_86_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_91_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_91_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_96_n_0\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_96_n_1\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_96_n_2\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_96_n_3\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\ : STD_LOGIC;
  signal THRESH_16QAM : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \THRESH_16QAM[0]_i_10_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[0]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[0]_i_12_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[0]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[0]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[0]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[0]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[0]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[0]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[12]_i_10_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[12]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[12]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[12]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[12]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[12]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[12]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[12]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[16]_i_10_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[16]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[16]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[16]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[16]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[16]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[16]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[16]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[20]_i_10_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[20]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[20]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[20]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[20]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[20]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[20]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[20]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[22]_i_10_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[22]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[22]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[22]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[22]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[22]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[22]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[22]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_12_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_13_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_14_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_15_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_16_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_17_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_19_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_20_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_21_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_22_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_23_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_24_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_25_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_26_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[23]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[4]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[4]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[4]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[4]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[4]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[8]_i_10_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[8]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[8]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[8]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[8]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[8]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[8]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM[8]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[12]_i_7_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[12]_i_7_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[12]_i_7_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[16]_i_7_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[16]_i_7_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[16]_i_7_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[20]_i_7_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[20]_i_7_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[20]_i_7_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[22]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[22]_i_7_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[22]_i_7_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[22]_i_7_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_11_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_11_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_11_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_18_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_18_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_18_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_18_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_5_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[8]_i_7_n_1\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[8]_i_7_n_2\ : STD_LOGIC;
  signal \THRESH_16QAM_reg[8]_i_7_n_3\ : STD_LOGIC;
  signal THRESH_BPSK : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal THRESH_QPSK : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \THRESH_QPSK[0]_i_10_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[0]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[0]_i_12_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[0]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[0]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[0]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[0]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[0]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[0]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[0]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[10]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[11]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[12]_i_10_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[12]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[12]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[12]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[12]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[12]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[12]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[12]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[12]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[13]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[14]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[15]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[16]_i_10_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[16]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[16]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[16]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[16]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[16]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[16]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[16]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[16]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[17]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[18]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[19]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[1]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[20]_i_10_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[20]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[20]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[20]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[20]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[20]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[20]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[20]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[20]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[21]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[22]_i_10_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[22]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[22]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[22]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[22]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[22]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[22]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[22]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[22]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_12_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_13_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_14_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_15_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_16_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_17_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_19_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_20_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_21_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_22_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_23_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_24_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_25_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_26_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[23]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[2]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[3]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[4]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[4]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[4]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[4]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[4]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[4]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[5]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[6]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[7]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[8]_i_10_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[8]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[8]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[8]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[8]_i_4_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[8]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[8]_i_6_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[8]_i_8_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[8]_i_9_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK[9]_i_1_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_7_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_7_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_7_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_7_n_4\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_7_n_5\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_7_n_6\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[12]_i_7_n_7\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_7_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_7_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_7_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_7_n_4\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_7_n_5\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_7_n_6\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[16]_i_7_n_7\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_7_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_7_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_7_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_7_n_4\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_7_n_5\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_7_n_6\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[20]_i_7_n_7\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_7_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_7_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_7_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_7_n_4\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_7_n_5\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_7_n_6\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[22]_i_7_n_7\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_11_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_11_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_11_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_18_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_18_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_18_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_18_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_5_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_7_n_1\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_7_n_2\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_7_n_3\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_7_n_4\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_7_n_5\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_7_n_6\ : STD_LOGIC;
  signal \THRESH_QPSK_reg[8]_i_7_n_7\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \multOp__0_n_100\ : STD_LOGIC;
  signal \multOp__0_n_101\ : STD_LOGIC;
  signal \multOp__0_n_102\ : STD_LOGIC;
  signal \multOp__0_n_103\ : STD_LOGIC;
  signal \multOp__0_n_104\ : STD_LOGIC;
  signal \multOp__0_n_105\ : STD_LOGIC;
  signal \multOp__0_n_75\ : STD_LOGIC;
  signal \multOp__0_n_76\ : STD_LOGIC;
  signal \multOp__0_n_77\ : STD_LOGIC;
  signal \multOp__0_n_78\ : STD_LOGIC;
  signal \multOp__0_n_79\ : STD_LOGIC;
  signal \multOp__0_n_80\ : STD_LOGIC;
  signal \multOp__0_n_81\ : STD_LOGIC;
  signal \multOp__0_n_82\ : STD_LOGIC;
  signal \multOp__0_n_83\ : STD_LOGIC;
  signal \multOp__0_n_84\ : STD_LOGIC;
  signal \multOp__0_n_85\ : STD_LOGIC;
  signal \multOp__0_n_86\ : STD_LOGIC;
  signal \multOp__0_n_87\ : STD_LOGIC;
  signal \multOp__0_n_88\ : STD_LOGIC;
  signal \multOp__0_n_89\ : STD_LOGIC;
  signal \multOp__0_n_90\ : STD_LOGIC;
  signal \multOp__0_n_91\ : STD_LOGIC;
  signal \multOp__0_n_92\ : STD_LOGIC;
  signal \multOp__0_n_93\ : STD_LOGIC;
  signal \multOp__0_n_94\ : STD_LOGIC;
  signal \multOp__0_n_95\ : STD_LOGIC;
  signal \multOp__0_n_96\ : STD_LOGIC;
  signal \multOp__0_n_97\ : STD_LOGIC;
  signal \multOp__0_n_98\ : STD_LOGIC;
  signal \multOp__0_n_99\ : STD_LOGIC;
  signal multOp_n_100 : STD_LOGIC;
  signal multOp_n_101 : STD_LOGIC;
  signal multOp_n_102 : STD_LOGIC;
  signal multOp_n_103 : STD_LOGIC;
  signal multOp_n_104 : STD_LOGIC;
  signal multOp_n_105 : STD_LOGIC;
  signal multOp_n_75 : STD_LOGIC;
  signal multOp_n_76 : STD_LOGIC;
  signal multOp_n_77 : STD_LOGIC;
  signal multOp_n_78 : STD_LOGIC;
  signal multOp_n_79 : STD_LOGIC;
  signal multOp_n_80 : STD_LOGIC;
  signal multOp_n_81 : STD_LOGIC;
  signal multOp_n_82 : STD_LOGIC;
  signal multOp_n_83 : STD_LOGIC;
  signal multOp_n_84 : STD_LOGIC;
  signal multOp_n_85 : STD_LOGIC;
  signal multOp_n_86 : STD_LOGIC;
  signal multOp_n_87 : STD_LOGIC;
  signal multOp_n_88 : STD_LOGIC;
  signal multOp_n_89 : STD_LOGIC;
  signal multOp_n_90 : STD_LOGIC;
  signal multOp_n_91 : STD_LOGIC;
  signal multOp_n_92 : STD_LOGIC;
  signal multOp_n_93 : STD_LOGIC;
  signal multOp_n_94 : STD_LOGIC;
  signal multOp_n_95 : STD_LOGIC;
  signal multOp_n_96 : STD_LOGIC;
  signal multOp_n_97 : STD_LOGIC;
  signal multOp_n_98 : STD_LOGIC;
  signal multOp_n_99 : STD_LOGIC;
  signal mux12_out : STD_LOGIC_VECTOR ( 102 downto 12 );
  signal mux9_out : STD_LOGIC_VECTOR ( 102 downto 12 );
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal p_0_in0 : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal p_51_in0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_32_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_174_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_174_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_32_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_91_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_91_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_THRESH_16QAM_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_THRESH_16QAM_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_THRESH_16QAM_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_THRESH_16QAM_reg[23]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_THRESH_16QAM_reg[23]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_THRESH_16QAM_reg[23]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_THRESH_16QAM_reg[23]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_THRESH_16QAM_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_THRESH_16QAM_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_THRESH_16QAM_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_THRESH_16QAM_reg[23]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_THRESH_QPSK_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_THRESH_QPSK_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_THRESH_QPSK_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_THRESH_QPSK_reg[23]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_THRESH_QPSK_reg[23]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_THRESH_QPSK_reg[23]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_THRESH_QPSK_reg[23]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_THRESH_QPSK_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_THRESH_QPSK_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_THRESH_QPSK_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_THRESH_QPSK_reg[23]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_multOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_multOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_multOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_multOp_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_multOp_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_multOp__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multOp__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multOp__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multOp__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multOp__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multOp__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multOp__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_multOp__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_multOp__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multOp__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal \NLW_multOp__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \BUFFER_IDATA_IN_reg[23]\ : label is "BUFFER_IDATA_IN_reg[23]";
  attribute ORIG_CELL_NAME of \BUFFER_IDATA_IN_reg[23]_rep\ : label is "BUFFER_IDATA_IN_reg[23]";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_BUFFER[101]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_BUFFER[117]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_BUFFER[133]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_BUFFER[149]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_BUFFER[165]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_BUFFER[181]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_BUFFER[197]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_BUFFER[21]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_BUFFER[37]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_BUFFER[53]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_BUFFER[5]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_BUFFER[69]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_BUFFER[85]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[128]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[129]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[130]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[131]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[160]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[161]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[162]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[163]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[32]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[33]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[34]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[35]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[64]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[65]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[66]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[67]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[96]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[97]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[98]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_0B_BUFFER[99]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[0]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[129]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[130]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[131]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[160]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[161]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[162]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[163]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[32]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[33]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[34]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[35]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[4]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[64]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[65]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[66]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[67]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[96]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[97]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[98]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \DEMAPPING_16QAM_DIST_1B_BUFFER[99]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \DEMAPPING_BPSK_BUFFER[0]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \DEMAPPING_BPSK_BUFFER[12]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \DEMAPPING_BPSK_BUFFER[20]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \DEMAPPING_BPSK_BUFFER[28]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \DEMAPPING_BPSK_BUFFER[36]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \DEMAPPING_BPSK_BUFFER[44]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \DEMAPPING_BPSK_BUFFER[4]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of DEMAPPING_DONE_FIRST_OFDM_i_2 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of DEMAPPING_DONE_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_0B_BUFFER[11]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_0B_BUFFER[25]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_0B_BUFFER[27]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_0B_BUFFER[41]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_0B_BUFFER[43]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_0B_BUFFER[57]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_0B_BUFFER[59]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_0B_BUFFER[73]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_0B_BUFFER[75]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_0B_BUFFER[89]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_0B_BUFFER[91]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_0B_BUFFER[9]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[10]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[11]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[1]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[25]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[25]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[26]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[27]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[41]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[41]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[42]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[43]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[57]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[57]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[58]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[59]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[73]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[73]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[74]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[75]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[89]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[89]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[90]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[91]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[9]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \DEMAPPING_QPSK_DIST_1B_BUFFER[9]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[1]_i_22\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[1]_i_23\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[1]_i_25\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[1]_i_36\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[1]_i_37\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[1]_i_39\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[1]_i_47\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[1]_i_49\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[1]_i_50\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[3]_i_21\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[3]_i_22\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[3]_i_24\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[3]_i_33\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[3]_i_35\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[3]_i_36\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[3]_i_38\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[3]_i_46\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[3]_i_48\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM[3]_i_49\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[0][0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[1][0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_33\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_34\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_37\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_55\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_58\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_59\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_62\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_93\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_96\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_97\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[2][0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_119\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_120\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_121\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_122\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_123\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_124\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_125\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_126\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_129\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_130\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_131\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_134\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_135\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_136\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_137\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_138\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_139\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_142\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_143\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_179\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_180\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_181\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_182\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_183\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_184\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_185\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_186\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_34\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_35\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_36\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_37\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_38\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_39\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_42\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_43\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_44\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_54\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_55\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_56\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_57\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_58\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_59\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_60\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_61\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_70\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_71\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_72\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_75\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_76\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_77\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_78\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_79\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_80\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_83\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_84\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_85\ : label is "soft_lutpair104";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_31\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_31\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_32\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_35\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_36\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_38\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_4\ : label is 11;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_57\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_60\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_61\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_94\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_95\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_98\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_99\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_31\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_13\ : label is 11;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_132\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_133\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_140\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_141\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_174\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_22\ : label is 11;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_222\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_231\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_235\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_255\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_256\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_32\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_33\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_4\ : label is 11;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_40\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_41\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_45\ : label is 11;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_73\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_74\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_81\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_82\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_24\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_35\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_38\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_48\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_51\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_34\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_37\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_47\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_50\ : label is 35;
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_32\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_33\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_34\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_35\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_36\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_37\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_38\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_56\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_57\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_58\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_59\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_60\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_61\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_62\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_63\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_76\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_77\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_78\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_79\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_80\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_81\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_84\ : label is "soft_lutpair62";
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_110\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_114\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_120\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_121\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_39\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_4\ : label is 11;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_82\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_91\ : label is 35;
  attribute SOFT_HLUTNM of DEMAPPING_SUBCARRIER_BPSK_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_CNTR[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_CNTR[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_CNTR[4]_i_3\ : label is "soft_lutpair4";
  attribute ORIG_CELL_NAME of \DEMAPPING_SUBCARRIER_CNTR_reg[0]\ : label is "DEMAPPING_SUBCARRIER_CNTR_reg[0]";
  attribute ORIG_CELL_NAME of \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep\ : label is "DEMAPPING_SUBCARRIER_CNTR_reg[0]";
  attribute ORIG_CELL_NAME of \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0\ : label is "DEMAPPING_SUBCARRIER_CNTR_reg[0]";
  attribute ORIG_CELL_NAME of \DEMAPPING_SUBCARRIER_CNTR_reg[1]\ : label is "DEMAPPING_SUBCARRIER_CNTR_reg[1]";
  attribute ORIG_CELL_NAME of \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep\ : label is "DEMAPPING_SUBCARRIER_CNTR_reg[1]";
  attribute ORIG_CELL_NAME of \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0\ : label is "DEMAPPING_SUBCARRIER_CNTR_reg[1]";
  attribute ORIG_CELL_NAME of \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1\ : label is "DEMAPPING_SUBCARRIER_CNTR_reg[1]";
  attribute ORIG_CELL_NAME of \DEMAPPING_SUBCARRIER_CNTR_reg[2]\ : label is "DEMAPPING_SUBCARRIER_CNTR_reg[2]";
  attribute ORIG_CELL_NAME of \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep\ : label is "DEMAPPING_SUBCARRIER_CNTR_reg[2]";
  attribute ORIG_CELL_NAME of \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0\ : label is "DEMAPPING_SUBCARRIER_CNTR_reg[2]";
  attribute ORIG_CELL_NAME of \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1\ : label is "DEMAPPING_SUBCARRIER_CNTR_reg[2]";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[0][0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_33\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_34\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_35\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_36\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_37\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_38\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_56\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_57\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_58\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_59\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_60\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_61\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_62\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_63\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_76\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_77\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_78\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_79\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_80\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_81\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_84\ : label is "soft_lutpair56";
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_31\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_4\ : label is 11;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_110\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_114\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_120\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_121\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_39\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_4\ : label is 11;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_82\ : label is 35;
  attribute ADDER_THRESHOLD of \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_91\ : label is 35;
  attribute SOFT_HLUTNM of \THRESH_16QAM[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \THRESH_16QAM[10]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \THRESH_16QAM[11]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \THRESH_16QAM[12]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \THRESH_16QAM[13]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \THRESH_16QAM[14]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \THRESH_16QAM[15]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \THRESH_16QAM[16]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \THRESH_16QAM[17]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \THRESH_16QAM[18]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \THRESH_16QAM[19]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \THRESH_16QAM[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \THRESH_16QAM[20]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \THRESH_16QAM[21]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \THRESH_16QAM[22]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \THRESH_16QAM[23]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \THRESH_16QAM[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \THRESH_16QAM[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \THRESH_16QAM[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \THRESH_16QAM[5]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \THRESH_16QAM[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \THRESH_16QAM[7]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \THRESH_16QAM[8]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \THRESH_16QAM[9]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \THRESH_QPSK[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \THRESH_QPSK[10]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \THRESH_QPSK[11]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \THRESH_QPSK[12]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \THRESH_QPSK[13]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \THRESH_QPSK[14]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \THRESH_QPSK[15]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \THRESH_QPSK[16]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \THRESH_QPSK[17]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \THRESH_QPSK[18]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \THRESH_QPSK[19]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \THRESH_QPSK[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \THRESH_QPSK[20]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \THRESH_QPSK[21]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \THRESH_QPSK[22]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \THRESH_QPSK[23]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \THRESH_QPSK[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \THRESH_QPSK[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \THRESH_QPSK[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \THRESH_QPSK[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \THRESH_QPSK[6]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \THRESH_QPSK[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \THRESH_QPSK[8]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \THRESH_QPSK[9]_i_1\ : label is "soft_lutpair139";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of multOp : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \multOp__0\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
  DEMAPPING_START_MARKER <= \^demapping_start_marker\;
BUFFER_DATA_IN_FIRST_SYMBOL_MARKER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_DATA_IN_FIRST_SYMBOL_MARKER,
      Q => BUFFER_DATA_IN_FIRST_SYMBOL_MARKER,
      R => '0'
    );
BUFFER_DATA_IN_VALID_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_DATA_IN_VALID,
      Q => BUFFER_DATA_IN_VALID,
      R => '0'
    );
\BUFFER_IDATA_IN_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(0),
      Q => BUFFER_IDATA_IN(0),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(10),
      Q => BUFFER_IDATA_IN(10),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(11),
      Q => BUFFER_IDATA_IN(11),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(12),
      Q => BUFFER_IDATA_IN(12),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(13),
      Q => BUFFER_IDATA_IN(13),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(14),
      Q => BUFFER_IDATA_IN(14),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(15),
      Q => BUFFER_IDATA_IN(15),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(16),
      Q => BUFFER_IDATA_IN(16),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(17),
      Q => BUFFER_IDATA_IN(17),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(18),
      Q => BUFFER_IDATA_IN(18),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(19),
      Q => BUFFER_IDATA_IN(19),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(1),
      Q => BUFFER_IDATA_IN(1),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(20),
      Q => BUFFER_IDATA_IN(20),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(21),
      Q => BUFFER_IDATA_IN(21),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(22),
      Q => BUFFER_IDATA_IN(22),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(23),
      Q => BUFFER_IDATA_IN(23),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[23]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(23),
      Q => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      R => '0'
    );
\BUFFER_IDATA_IN_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(2),
      Q => BUFFER_IDATA_IN(2),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(3),
      Q => BUFFER_IDATA_IN(3),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(4),
      Q => BUFFER_IDATA_IN(4),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(5),
      Q => BUFFER_IDATA_IN(5),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(6),
      Q => BUFFER_IDATA_IN(6),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(7),
      Q => BUFFER_IDATA_IN(7),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(8),
      Q => BUFFER_IDATA_IN(8),
      R => '0'
    );
\BUFFER_IDATA_IN_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_IDATA_IN(9),
      Q => BUFFER_IDATA_IN(9),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(0),
      Q => BUFFER_QDATA_IN(0),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(10),
      Q => BUFFER_QDATA_IN(10),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(11),
      Q => BUFFER_QDATA_IN(11),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(12),
      Q => BUFFER_QDATA_IN(12),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(13),
      Q => BUFFER_QDATA_IN(13),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(14),
      Q => BUFFER_QDATA_IN(14),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(15),
      Q => BUFFER_QDATA_IN(15),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(16),
      Q => BUFFER_QDATA_IN(16),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(17),
      Q => BUFFER_QDATA_IN(17),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(18),
      Q => BUFFER_QDATA_IN(18),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(19),
      Q => BUFFER_QDATA_IN(19),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(1),
      Q => BUFFER_QDATA_IN(1),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(20),
      Q => BUFFER_QDATA_IN(20),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(21),
      Q => BUFFER_QDATA_IN(21),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(22),
      Q => BUFFER_QDATA_IN(22),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(23),
      Q => BUFFER_QDATA_IN(23),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(2),
      Q => BUFFER_QDATA_IN(2),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(3),
      Q => BUFFER_QDATA_IN(3),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(4),
      Q => BUFFER_QDATA_IN(4),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(5),
      Q => BUFFER_QDATA_IN(5),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(6),
      Q => BUFFER_QDATA_IN(6),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(7),
      Q => BUFFER_QDATA_IN(7),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(8),
      Q => BUFFER_QDATA_IN(8),
      R => '0'
    );
\BUFFER_QDATA_IN_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_QDATA_IN(9),
      Q => BUFFER_QDATA_IN(9),
      R => '0'
    );
\DEMAPPING_16QAM_BUFFER[101]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[101]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[101]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[101]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      O => \DEMAPPING_16QAM_BUFFER[101]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[105]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[101]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[105]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[109]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[101]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[109]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[113]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_BUFFER[113]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[117]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[117]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[117]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[117]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_BUFFER[117]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[121]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[117]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[121]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[125]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[117]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[125]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[129]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_BUFFER[129]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[133]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[133]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[133]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[133]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_BUFFER[133]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[137]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[133]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[137]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[5]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[13]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[141]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[133]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[141]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[145]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_BUFFER[145]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[149]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[149]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[149]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[149]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_BUFFER[149]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[153]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[149]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[153]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[157]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[149]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[157]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[161]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_BUFFER[161]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[165]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[165]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[165]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[165]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_BUFFER[165]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[169]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[165]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[169]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[173]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[165]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[173]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[177]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_BUFFER[177]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_BUFFER[17]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[181]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[181]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[181]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[181]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_BUFFER[181]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[185]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[181]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[185]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[189]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[181]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[189]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[193]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_BUFFER[193]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[197]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[197]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[197]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[197]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_BUFFER[197]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_BUFFER[1]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[201]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[197]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[201]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[205]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[197]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[205]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[21]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[21]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_BUFFER[21]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[21]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[25]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[21]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[29]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_BUFFER[33]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[37]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[37]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[37]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_BUFFER[37]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[37]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[41]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[37]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[45]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_BUFFER[49]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[53]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[53]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[53]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_BUFFER[53]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[53]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[57]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[5]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[5]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_BUFFER[5]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[53]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[61]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_BUFFER[65]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[69]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[69]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[69]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_BUFFER[69]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[69]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[73]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[69]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[77]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_BUFFER[81]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[85]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[85]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[85]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[85]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      O => \DEMAPPING_16QAM_BUFFER[85]_i_2_n_0\
    );
\DEMAPPING_16QAM_BUFFER[89]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[85]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[89]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[93]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[85]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[93]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[97]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_BUFFER[97]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_16QAM_BUFFER[5]_i_2_n_0\,
      O => \DEMAPPING_16QAM_BUFFER[9]_i_1_n_0\
    );
\DEMAPPING_16QAM_BUFFER_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[101]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(101),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[101]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(103),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[105]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(105),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[105]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(107),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[109]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(109),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[109]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(111),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[113]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(113),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[113]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(115),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[117]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(117),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[117]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(119),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[9]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(11),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[121]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(121),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[121]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(123),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[125]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(125),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[125]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(127),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[129]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(129),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[129]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(131),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[133]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(133),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[133]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(135),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[137]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(137),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[137]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(139),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[13]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(13),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[141]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(141),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[141]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(143),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[145]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(145),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[145]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(147),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[149]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(149),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[149]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(151),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[153]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(153),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[153]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(155),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[157]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(157),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[157]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(159),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[13]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(15),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[161]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(161),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[161]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(163),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[165]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(165),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[165]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(167),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[169]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(169),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[169]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(171),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[173]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(173),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[173]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(175),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[177]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(177),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[177]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(179),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[17]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(17),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[181]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(181),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[181]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(183),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[185]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(185),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[185]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(187),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[189]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(189),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[189]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(191),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[193]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(193),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[193]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(195),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[197]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(197),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[197]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(199),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[17]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(19),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[1]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(1),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[201]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(201),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[201]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(203),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[205]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(205),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[205]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(207),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[21]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(21),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[21]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(23),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[25]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(25),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[25]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(27),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[29]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(29),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[29]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(31),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[33]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(33),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[33]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(35),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[37]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(37),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[37]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(39),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[1]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(3),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[41]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(41),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[41]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(43),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[45]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(45),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[45]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(47),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[49]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(49),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[49]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(51),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[53]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(53),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[53]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(55),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[57]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(57),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[57]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(59),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[5]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(5),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[61]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(61),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[61]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(63),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[65]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(65),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[65]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(67),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[69]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(69),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[69]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(71),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[73]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(73),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[73]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(75),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[77]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(77),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[77]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(79),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[5]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(7),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[81]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(81),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[81]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(83),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[85]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(85),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[85]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(87),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[89]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(89),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[89]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(91),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[93]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(93),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[93]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(95),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[97]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(97),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[97]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(3),
      Q => DEMAPPING_16QAM_BUFFER(99),
      R => RESET
    );
\DEMAPPING_16QAM_BUFFER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[9]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_16QAM(1),
      Q => DEMAPPING_16QAM_BUFFER(9),
      R => RESET
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(0),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[0]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[128]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(0),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[128]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[129]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(0),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[129]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[130]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(0),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[130]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[131]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg_n_0_[3][0]\,
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[131]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[160]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(0),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[160]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[161]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(0),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[161]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[162]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(0),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[162]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[163]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg_n_0_[3][0]\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[163]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(0),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[1]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(0),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[2]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(0),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[32]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(0),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[33]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(0),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[34]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg_n_0_[3][0]\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[35]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg_n_0_[3][0]\,
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[3]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(0),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[64]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(0),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[65]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(0),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[66]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg_n_0_[3][0]\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[67]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[96]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(0),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[96]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[97]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(0),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[97]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[98]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(0),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[98]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER[99]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg_n_0_[3][0]\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_0B_BUFFER[99]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(0),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[0]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(0),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(100),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[96]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(100),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(100),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[97]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(101),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(100),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[98]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(102),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(100),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[99]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(103),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(104),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[96]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(104),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(104),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[97]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(105),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(104),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[98]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(106),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(104),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[99]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(107),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(108),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[96]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(108),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(108),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[97]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(109),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(8),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[2]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(10),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(108),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[98]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(110),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(108),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[99]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(111),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(112),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[96]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(112),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(112),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[97]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(113),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(112),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[98]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(114),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(112),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[99]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(115),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(116),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[96]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(116),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(116),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[97]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(117),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(116),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[98]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(118),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(116),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[99]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(119),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(8),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[3]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(11),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(120),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[96]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(120),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(120),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[97]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(121),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(120),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[98]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(122),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(120),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[99]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(123),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(124),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[96]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(124),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(124),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[97]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(125),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(124),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[98]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(126),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(124),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[99]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(127),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(128),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[128]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(128),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(128),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[129]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(129),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(12),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[0]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(12),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(128),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[130]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(130),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(128),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[131]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(131),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(132),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[128]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(132),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(132),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[129]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(133),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(132),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[130]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(134),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(132),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[131]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(135),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(136),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[128]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(136),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(136),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[129]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(137),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(136),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[130]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(138),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(136),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[131]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(139),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(12),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[1]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(13),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(140),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[128]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(140),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(140),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[129]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(141),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(140),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[130]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(142),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(140),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[131]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(143),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(144),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[128]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(144),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(144),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[129]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(145),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(144),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[130]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(146),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(144),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[131]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(147),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(148),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[128]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(148),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(148),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[129]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(149),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(12),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[2]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(14),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(148),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[130]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(150),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(148),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[131]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(151),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(152),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[128]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(152),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(152),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[129]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(153),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(152),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[130]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(154),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(152),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[131]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(155),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(156),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[128]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(156),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(156),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[129]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(157),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(156),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[130]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(158),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(156),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[131]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(159),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(12),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[3]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(15),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(160),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[160]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(160),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(160),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[161]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(161),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(160),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[162]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(162),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(160),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[163]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(163),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(164),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[160]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(164),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(164),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[161]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(165),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(164),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[162]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(166),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(164),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[163]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(167),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(168),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[160]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(168),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(168),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[161]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(169),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(16),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[0]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(16),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(168),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[162]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(170),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(168),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[163]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(171),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(172),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[160]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(172),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(172),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[161]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(173),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(172),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[162]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(174),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(172),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[163]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(175),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(176),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[160]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(176),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(176),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[161]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(177),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(176),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[162]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(178),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(176),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[163]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(179),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(16),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[1]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(17),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(180),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[160]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(180),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(180),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[161]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(181),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(180),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[162]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(182),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(180),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[163]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(183),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(184),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[160]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(184),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(184),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[161]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(185),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(184),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[162]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(186),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(184),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[163]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(187),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(188),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[160]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(188),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(188),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[161]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(189),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(16),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[2]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(18),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(188),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[162]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(190),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(188),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[163]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(191),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(192),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(0),
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(192),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(192),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(0),
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(193),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(192),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(0),
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(194),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(192),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg_n_0_[3][0]\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(195),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(196),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(0),
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(196),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(196),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(0),
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(197),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(196),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(0),
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(198),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(196),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg_n_0_[3][0]\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(199),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(16),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[3]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(19),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(0),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[1]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(1),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(200),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(0),
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(200),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(200),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(0),
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(201),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(200),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(0),
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(202),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(200),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg_n_0_[3][0]\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(203),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(204),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(0),
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(204),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(204),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(0),
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(205),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(204),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(0),
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(206),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(204),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg_n_0_[3][0]\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(207),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(20),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[0]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(20),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(20),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[1]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(21),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(20),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[2]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(22),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(20),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[3]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(23),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(24),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[0]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(24),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(24),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[1]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(25),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(24),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[2]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(26),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(24),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[3]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(27),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(28),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[0]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(28),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(28),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[1]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(29),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(0),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[2]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(2),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(28),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[2]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(30),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(28),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[3]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(31),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(32),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[32]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(32),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(32),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[33]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(33),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(32),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[34]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(34),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(32),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[35]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(35),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(36),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[32]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(36),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(36),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[33]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(37),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(36),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[34]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(38),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(36),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[35]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(39),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(0),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[3]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(3),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(40),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[32]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(40),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(40),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[33]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(41),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(40),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[34]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(42),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(40),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[35]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(43),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(44),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[32]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(44),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(44),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[33]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(45),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(44),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[34]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(46),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(44),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[35]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(47),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(48),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[32]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(48),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(48),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[33]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(49),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(4),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[0]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(4),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(48),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[34]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(50),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(48),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[35]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(51),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(52),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[32]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(52),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(52),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[33]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(53),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(52),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[34]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(54),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(52),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[35]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(55),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(56),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[32]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(56),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(56),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[33]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(57),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(56),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[34]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(58),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(56),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[35]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(59),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(4),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[1]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(5),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(60),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[32]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(60),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(60),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[33]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(61),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(60),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[34]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(62),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(60),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[35]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(63),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(64),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[64]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(64),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(64),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[65]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(65),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(64),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[66]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(66),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(64),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[67]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(67),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(68),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[64]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(68),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(68),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[65]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(69),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(4),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[2]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(6),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(68),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[66]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(70),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(68),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[67]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(71),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(72),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[64]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(72),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(72),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[65]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(73),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(72),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[66]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(74),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(72),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[67]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(75),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(76),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[64]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(76),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(76),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[65]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(77),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(76),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[66]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(78),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(76),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[67]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(79),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(4),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[3]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(7),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(80),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[64]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(80),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(80),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[65]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(81),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(80),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[66]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(82),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(80),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[67]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(83),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(84),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[64]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(84),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(84),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[65]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(85),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(84),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[66]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(86),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(84),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[67]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(87),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(88),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[64]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(88),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(88),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[65]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(89),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(8),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[0]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(8),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(88),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[66]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(90),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(88),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[67]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(91),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(92),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[64]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(92),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(92),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[65]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(93),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(92),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[66]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(94),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(92),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[67]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(95),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(96),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[96]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(96),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(96),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[97]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(97),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(96),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[98]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(98),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(96),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[99]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(99),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_BUFFER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(8),
      D => \DEMAPPING_16QAM_DIST_0B_BUFFER[1]_i_1_n_0\,
      Q => DEMAPPING_16QAM_DIST_0B_BUFFER(9),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(0),
      Q => DEMAPPING_16QAM_DIST_0B(0),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(100),
      Q => DEMAPPING_16QAM_DIST_0B(100),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(101),
      Q => DEMAPPING_16QAM_DIST_0B(101),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(102),
      Q => DEMAPPING_16QAM_DIST_0B(102),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(103),
      Q => DEMAPPING_16QAM_DIST_0B(103),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(104),
      Q => DEMAPPING_16QAM_DIST_0B(104),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(105),
      Q => DEMAPPING_16QAM_DIST_0B(105),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(106),
      Q => DEMAPPING_16QAM_DIST_0B(106),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(107),
      Q => DEMAPPING_16QAM_DIST_0B(107),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(108),
      Q => DEMAPPING_16QAM_DIST_0B(108),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(109),
      Q => DEMAPPING_16QAM_DIST_0B(109),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(10),
      Q => DEMAPPING_16QAM_DIST_0B(10),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(110),
      Q => DEMAPPING_16QAM_DIST_0B(110),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(111),
      Q => DEMAPPING_16QAM_DIST_0B(111),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(112),
      Q => DEMAPPING_16QAM_DIST_0B(112),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(113),
      Q => DEMAPPING_16QAM_DIST_0B(113),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(114),
      Q => DEMAPPING_16QAM_DIST_0B(114),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(115),
      Q => DEMAPPING_16QAM_DIST_0B(115),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(116),
      Q => DEMAPPING_16QAM_DIST_0B(116),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(117),
      Q => DEMAPPING_16QAM_DIST_0B(117),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(118),
      Q => DEMAPPING_16QAM_DIST_0B(118),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(119),
      Q => DEMAPPING_16QAM_DIST_0B(119),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(11),
      Q => DEMAPPING_16QAM_DIST_0B(11),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(120),
      Q => DEMAPPING_16QAM_DIST_0B(120),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(121),
      Q => DEMAPPING_16QAM_DIST_0B(121),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(122),
      Q => DEMAPPING_16QAM_DIST_0B(122),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(123),
      Q => DEMAPPING_16QAM_DIST_0B(123),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(124),
      Q => DEMAPPING_16QAM_DIST_0B(124),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(125),
      Q => DEMAPPING_16QAM_DIST_0B(125),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(126),
      Q => DEMAPPING_16QAM_DIST_0B(126),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(127),
      Q => DEMAPPING_16QAM_DIST_0B(127),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(128),
      Q => DEMAPPING_16QAM_DIST_0B(128),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(129),
      Q => DEMAPPING_16QAM_DIST_0B(129),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(12),
      Q => DEMAPPING_16QAM_DIST_0B(12),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(130),
      Q => DEMAPPING_16QAM_DIST_0B(130),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(131),
      Q => DEMAPPING_16QAM_DIST_0B(131),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(132),
      Q => DEMAPPING_16QAM_DIST_0B(132),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(133),
      Q => DEMAPPING_16QAM_DIST_0B(133),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(134),
      Q => DEMAPPING_16QAM_DIST_0B(134),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(135),
      Q => DEMAPPING_16QAM_DIST_0B(135),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(136),
      Q => DEMAPPING_16QAM_DIST_0B(136),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(137),
      Q => DEMAPPING_16QAM_DIST_0B(137),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(138),
      Q => DEMAPPING_16QAM_DIST_0B(138),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(139),
      Q => DEMAPPING_16QAM_DIST_0B(139),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(13),
      Q => DEMAPPING_16QAM_DIST_0B(13),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(140),
      Q => DEMAPPING_16QAM_DIST_0B(140),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(141),
      Q => DEMAPPING_16QAM_DIST_0B(141),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(142),
      Q => DEMAPPING_16QAM_DIST_0B(142),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(143),
      Q => DEMAPPING_16QAM_DIST_0B(143),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(144),
      Q => DEMAPPING_16QAM_DIST_0B(144),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(145),
      Q => DEMAPPING_16QAM_DIST_0B(145),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(146),
      Q => DEMAPPING_16QAM_DIST_0B(146),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(147),
      Q => DEMAPPING_16QAM_DIST_0B(147),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(148),
      Q => DEMAPPING_16QAM_DIST_0B(148),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(149),
      Q => DEMAPPING_16QAM_DIST_0B(149),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(14),
      Q => DEMAPPING_16QAM_DIST_0B(14),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(150),
      Q => DEMAPPING_16QAM_DIST_0B(150),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(151),
      Q => DEMAPPING_16QAM_DIST_0B(151),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(152),
      Q => DEMAPPING_16QAM_DIST_0B(152),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(153),
      Q => DEMAPPING_16QAM_DIST_0B(153),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(154),
      Q => DEMAPPING_16QAM_DIST_0B(154),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(155),
      Q => DEMAPPING_16QAM_DIST_0B(155),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(156),
      Q => DEMAPPING_16QAM_DIST_0B(156),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(157),
      Q => DEMAPPING_16QAM_DIST_0B(157),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(158),
      Q => DEMAPPING_16QAM_DIST_0B(158),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(159),
      Q => DEMAPPING_16QAM_DIST_0B(159),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(15),
      Q => DEMAPPING_16QAM_DIST_0B(15),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(160),
      Q => DEMAPPING_16QAM_DIST_0B(160),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(161),
      Q => DEMAPPING_16QAM_DIST_0B(161),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(162),
      Q => DEMAPPING_16QAM_DIST_0B(162),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(163),
      Q => DEMAPPING_16QAM_DIST_0B(163),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(164),
      Q => DEMAPPING_16QAM_DIST_0B(164),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(165),
      Q => DEMAPPING_16QAM_DIST_0B(165),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(166),
      Q => DEMAPPING_16QAM_DIST_0B(166),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(167),
      Q => DEMAPPING_16QAM_DIST_0B(167),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(168),
      Q => DEMAPPING_16QAM_DIST_0B(168),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(169),
      Q => DEMAPPING_16QAM_DIST_0B(169),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(16),
      Q => DEMAPPING_16QAM_DIST_0B(16),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(170),
      Q => DEMAPPING_16QAM_DIST_0B(170),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(171),
      Q => DEMAPPING_16QAM_DIST_0B(171),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(172),
      Q => DEMAPPING_16QAM_DIST_0B(172),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(173),
      Q => DEMAPPING_16QAM_DIST_0B(173),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(174),
      Q => DEMAPPING_16QAM_DIST_0B(174),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(175),
      Q => DEMAPPING_16QAM_DIST_0B(175),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(176),
      Q => DEMAPPING_16QAM_DIST_0B(176),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(177),
      Q => DEMAPPING_16QAM_DIST_0B(177),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(178),
      Q => DEMAPPING_16QAM_DIST_0B(178),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(179),
      Q => DEMAPPING_16QAM_DIST_0B(179),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(17),
      Q => DEMAPPING_16QAM_DIST_0B(17),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(180),
      Q => DEMAPPING_16QAM_DIST_0B(180),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(181),
      Q => DEMAPPING_16QAM_DIST_0B(181),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(182),
      Q => DEMAPPING_16QAM_DIST_0B(182),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(183),
      Q => DEMAPPING_16QAM_DIST_0B(183),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(184),
      Q => DEMAPPING_16QAM_DIST_0B(184),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(185),
      Q => DEMAPPING_16QAM_DIST_0B(185),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(186),
      Q => DEMAPPING_16QAM_DIST_0B(186),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(187),
      Q => DEMAPPING_16QAM_DIST_0B(187),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(188),
      Q => DEMAPPING_16QAM_DIST_0B(188),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(189),
      Q => DEMAPPING_16QAM_DIST_0B(189),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(18),
      Q => DEMAPPING_16QAM_DIST_0B(18),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(190),
      Q => DEMAPPING_16QAM_DIST_0B(190),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(191),
      Q => DEMAPPING_16QAM_DIST_0B(191),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(192),
      Q => DEMAPPING_16QAM_DIST_0B(192),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(193),
      Q => DEMAPPING_16QAM_DIST_0B(193),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(194),
      Q => DEMAPPING_16QAM_DIST_0B(194),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(195),
      Q => DEMAPPING_16QAM_DIST_0B(195),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(196),
      Q => DEMAPPING_16QAM_DIST_0B(196),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(197),
      Q => DEMAPPING_16QAM_DIST_0B(197),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(198),
      Q => DEMAPPING_16QAM_DIST_0B(198),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(199),
      Q => DEMAPPING_16QAM_DIST_0B(199),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(19),
      Q => DEMAPPING_16QAM_DIST_0B(19),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(1),
      Q => DEMAPPING_16QAM_DIST_0B(1),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(200),
      Q => DEMAPPING_16QAM_DIST_0B(200),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(201),
      Q => DEMAPPING_16QAM_DIST_0B(201),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(202),
      Q => DEMAPPING_16QAM_DIST_0B(202),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(203),
      Q => DEMAPPING_16QAM_DIST_0B(203),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(204),
      Q => DEMAPPING_16QAM_DIST_0B(204),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(205),
      Q => DEMAPPING_16QAM_DIST_0B(205),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(206),
      Q => DEMAPPING_16QAM_DIST_0B(206),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(207),
      Q => DEMAPPING_16QAM_DIST_0B(207),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(20),
      Q => DEMAPPING_16QAM_DIST_0B(20),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(21),
      Q => DEMAPPING_16QAM_DIST_0B(21),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(22),
      Q => DEMAPPING_16QAM_DIST_0B(22),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(23),
      Q => DEMAPPING_16QAM_DIST_0B(23),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(24),
      Q => DEMAPPING_16QAM_DIST_0B(24),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(25),
      Q => DEMAPPING_16QAM_DIST_0B(25),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(26),
      Q => DEMAPPING_16QAM_DIST_0B(26),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(27),
      Q => DEMAPPING_16QAM_DIST_0B(27),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(28),
      Q => DEMAPPING_16QAM_DIST_0B(28),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(29),
      Q => DEMAPPING_16QAM_DIST_0B(29),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(2),
      Q => DEMAPPING_16QAM_DIST_0B(2),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(30),
      Q => DEMAPPING_16QAM_DIST_0B(30),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(31),
      Q => DEMAPPING_16QAM_DIST_0B(31),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(32),
      Q => DEMAPPING_16QAM_DIST_0B(32),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(33),
      Q => DEMAPPING_16QAM_DIST_0B(33),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(34),
      Q => DEMAPPING_16QAM_DIST_0B(34),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(35),
      Q => DEMAPPING_16QAM_DIST_0B(35),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(36),
      Q => DEMAPPING_16QAM_DIST_0B(36),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(37),
      Q => DEMAPPING_16QAM_DIST_0B(37),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(38),
      Q => DEMAPPING_16QAM_DIST_0B(38),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(39),
      Q => DEMAPPING_16QAM_DIST_0B(39),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(3),
      Q => DEMAPPING_16QAM_DIST_0B(3),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(40),
      Q => DEMAPPING_16QAM_DIST_0B(40),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(41),
      Q => DEMAPPING_16QAM_DIST_0B(41),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(42),
      Q => DEMAPPING_16QAM_DIST_0B(42),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(43),
      Q => DEMAPPING_16QAM_DIST_0B(43),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(44),
      Q => DEMAPPING_16QAM_DIST_0B(44),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(45),
      Q => DEMAPPING_16QAM_DIST_0B(45),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(46),
      Q => DEMAPPING_16QAM_DIST_0B(46),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(47),
      Q => DEMAPPING_16QAM_DIST_0B(47),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(48),
      Q => DEMAPPING_16QAM_DIST_0B(48),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(49),
      Q => DEMAPPING_16QAM_DIST_0B(49),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(4),
      Q => DEMAPPING_16QAM_DIST_0B(4),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(50),
      Q => DEMAPPING_16QAM_DIST_0B(50),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(51),
      Q => DEMAPPING_16QAM_DIST_0B(51),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(52),
      Q => DEMAPPING_16QAM_DIST_0B(52),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(53),
      Q => DEMAPPING_16QAM_DIST_0B(53),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(54),
      Q => DEMAPPING_16QAM_DIST_0B(54),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(55),
      Q => DEMAPPING_16QAM_DIST_0B(55),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(56),
      Q => DEMAPPING_16QAM_DIST_0B(56),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(57),
      Q => DEMAPPING_16QAM_DIST_0B(57),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(58),
      Q => DEMAPPING_16QAM_DIST_0B(58),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(59),
      Q => DEMAPPING_16QAM_DIST_0B(59),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(5),
      Q => DEMAPPING_16QAM_DIST_0B(5),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(60),
      Q => DEMAPPING_16QAM_DIST_0B(60),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(61),
      Q => DEMAPPING_16QAM_DIST_0B(61),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(62),
      Q => DEMAPPING_16QAM_DIST_0B(62),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(63),
      Q => DEMAPPING_16QAM_DIST_0B(63),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(64),
      Q => DEMAPPING_16QAM_DIST_0B(64),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(65),
      Q => DEMAPPING_16QAM_DIST_0B(65),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(66),
      Q => DEMAPPING_16QAM_DIST_0B(66),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(67),
      Q => DEMAPPING_16QAM_DIST_0B(67),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(68),
      Q => DEMAPPING_16QAM_DIST_0B(68),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(69),
      Q => DEMAPPING_16QAM_DIST_0B(69),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(6),
      Q => DEMAPPING_16QAM_DIST_0B(6),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(70),
      Q => DEMAPPING_16QAM_DIST_0B(70),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(71),
      Q => DEMAPPING_16QAM_DIST_0B(71),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(72),
      Q => DEMAPPING_16QAM_DIST_0B(72),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(73),
      Q => DEMAPPING_16QAM_DIST_0B(73),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(74),
      Q => DEMAPPING_16QAM_DIST_0B(74),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(75),
      Q => DEMAPPING_16QAM_DIST_0B(75),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(76),
      Q => DEMAPPING_16QAM_DIST_0B(76),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(77),
      Q => DEMAPPING_16QAM_DIST_0B(77),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(78),
      Q => DEMAPPING_16QAM_DIST_0B(78),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(79),
      Q => DEMAPPING_16QAM_DIST_0B(79),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(7),
      Q => DEMAPPING_16QAM_DIST_0B(7),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(80),
      Q => DEMAPPING_16QAM_DIST_0B(80),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(81),
      Q => DEMAPPING_16QAM_DIST_0B(81),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(82),
      Q => DEMAPPING_16QAM_DIST_0B(82),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(83),
      Q => DEMAPPING_16QAM_DIST_0B(83),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(84),
      Q => DEMAPPING_16QAM_DIST_0B(84),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(85),
      Q => DEMAPPING_16QAM_DIST_0B(85),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(86),
      Q => DEMAPPING_16QAM_DIST_0B(86),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(87),
      Q => DEMAPPING_16QAM_DIST_0B(87),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(88),
      Q => DEMAPPING_16QAM_DIST_0B(88),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(89),
      Q => DEMAPPING_16QAM_DIST_0B(89),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(8),
      Q => DEMAPPING_16QAM_DIST_0B(8),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(90),
      Q => DEMAPPING_16QAM_DIST_0B(90),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(91),
      Q => DEMAPPING_16QAM_DIST_0B(91),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(92),
      Q => DEMAPPING_16QAM_DIST_0B(92),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(93),
      Q => DEMAPPING_16QAM_DIST_0B(93),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(94),
      Q => DEMAPPING_16QAM_DIST_0B(94),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(95),
      Q => DEMAPPING_16QAM_DIST_0B(95),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(96),
      Q => DEMAPPING_16QAM_DIST_0B(96),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(97),
      Q => DEMAPPING_16QAM_DIST_0B(97),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(98),
      Q => DEMAPPING_16QAM_DIST_0B(98),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(99),
      Q => DEMAPPING_16QAM_DIST_0B(99),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_0B_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_16QAM_DIST_0B_BUFFER(9),
      Q => DEMAPPING_16QAM_DIST_0B(9),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I4 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(0)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(1),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[0]_i_2_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[100]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(100)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[104]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[40]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(104)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[108]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(108)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[112]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(112)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[116]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(116)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[120]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[40]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(120)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[124]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(124)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_3_n_0\,
      I1 => RESET,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(128)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(1),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_2_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_3_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[129]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(1),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[129]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => RESET,
      I3 => BUFFER_DATA_IN_VALID_OLD,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[4]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(12)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[130]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(1),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[130]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[131]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => p_51_in0,
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[131]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[132]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_3_n_0\,
      I1 => RESET,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(132)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[136]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_3_n_0\,
      I1 => RESET,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(136)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[140]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_3_n_0\,
      I1 => RESET,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(140)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[144]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => RESET,
      I3 => BUFFER_DATA_IN_VALID_OLD,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_3_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(144)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[148]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => RESET,
      I3 => BUFFER_DATA_IN_VALID_OLD,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_3_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(148)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[152]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I2 => RESET,
      I3 => BUFFER_DATA_IN_VALID_OLD,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_3_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(152)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[156]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(156)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[160]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(160)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[160]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(1),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[160]_i_2_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[161]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(1),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[161]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[162]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(1),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[162]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[163]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => p_51_in0,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[163]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[164]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(164)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[168]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[40]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(168)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \DEMAPPING_16QAM_DIST_1B_BUFFER[4]_i_2_n_0\,
      I1 => RESET,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(16)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[172]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(172)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[176]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(176)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[180]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(180)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[184]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[40]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(184)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[188]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(188)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[192]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(192)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[196]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(196)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(1),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[1]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[200]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[40]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(200)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[204]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(204)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \DEMAPPING_16QAM_DIST_1B_BUFFER[4]_i_2_n_0\,
      I1 => RESET,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(20)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \DEMAPPING_16QAM_DIST_1B_BUFFER[4]_i_2_n_0\,
      I1 => RESET,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(24)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \DEMAPPING_16QAM_DIST_1B_BUFFER[4]_i_2_n_0\,
      I1 => RESET,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(28)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(1),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[2]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(32)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(1),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[32]_i_2_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(1),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[33]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(1),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[34]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => p_51_in0,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[35]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(36)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_2_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => p_51_in0,
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[3]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[40]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(40)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[40]_i_2_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(44)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(48)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => RESET,
      I3 => BUFFER_DATA_IN_VALID_OLD,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[4]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(4)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[4]_i_2_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(52)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[40]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(56)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(60)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(64)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[64]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(1),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[64]_i_2_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(1),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[65]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(1),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[66]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => p_51_in0,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[67]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(68)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[40]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(72)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(76)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(80)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[84]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[36]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(84)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[88]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[40]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(88)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I2 => RESET,
      I3 => BUFFER_DATA_IN_VALID_OLD,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[4]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(8)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[92]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_DIST_1B_BUFFER[44]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(92)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[96]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_16QAM_DIST_1B_BUFFER(96)
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[96]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(1),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[96]_i_2_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[97]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(1),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[97]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[98]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(1),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[98]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER[99]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => p_51_in0,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \DEMAPPING_16QAM_DIST_1B_BUFFER[99]_i_1_n_0\
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(0),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[0]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[0]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(100),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[96]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[100]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(100),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[97]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[101]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(100),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[98]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[102]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(100),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[99]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[103]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(104),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[96]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[104]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(104),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[97]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[105]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(104),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[98]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[106]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(104),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[99]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[107]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(108),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[96]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[108]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(108),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[97]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[109]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(8),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[2]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[10]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(108),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[98]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[110]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(108),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[99]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[111]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(112),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[96]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[112]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(112),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[97]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[113]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(112),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[98]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[114]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(112),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[99]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[115]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(116),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[96]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[116]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(116),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[97]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[117]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(116),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[98]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[118]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(116),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[99]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[119]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(8),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[3]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[11]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(120),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[96]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[120]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(120),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[97]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[121]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(120),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[98]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[122]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(120),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[99]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[123]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(124),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[96]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[124]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(124),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[97]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[125]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(124),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[98]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[126]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(124),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[99]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[127]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(128),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[128]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(128),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[129]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[129]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(12),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[0]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[12]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(128),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[130]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[130]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(128),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[131]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[131]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(132),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[132]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(132),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[129]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[133]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(132),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[130]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[134]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(132),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[131]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[135]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(136),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[136]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(136),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[129]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[137]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(136),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[130]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[138]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(136),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[131]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[139]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(12),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[1]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[13]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(140),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[140]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(140),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[129]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[141]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(140),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[130]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[142]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(140),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[131]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[143]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(144),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[144]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(144),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[129]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[145]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(144),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[130]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[146]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(144),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[131]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[147]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(148),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[148]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(148),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[129]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[149]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(12),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[2]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[14]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(148),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[130]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[150]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(148),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[131]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[151]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(152),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[152]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(152),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[129]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[153]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(152),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[130]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[154]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(152),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[131]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[155]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(156),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[128]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[156]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(156),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[129]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[157]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(156),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[130]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[158]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(156),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[131]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[159]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(12),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[3]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[15]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(160),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[160]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[160]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(160),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[161]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[161]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(160),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[162]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[162]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(160),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[163]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[163]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(164),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[160]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[164]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(164),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[161]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[165]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(164),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[162]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[166]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(164),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[163]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[167]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(168),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[160]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[168]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(168),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[161]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[169]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(16),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[0]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[16]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(168),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[162]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[170]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(168),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[163]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[171]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(172),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[160]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[172]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(172),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[161]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[173]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(172),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[162]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[174]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(172),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[163]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[175]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(176),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[160]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[176]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(176),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[161]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[177]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(176),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[162]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[178]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(176),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[163]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[179]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(16),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[1]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[17]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(180),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[160]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[180]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(180),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[161]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[181]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(180),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[162]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[182]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(180),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[163]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[183]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(184),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[160]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[184]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(184),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[161]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[185]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(184),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[162]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[186]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(184),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[163]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[187]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(188),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[160]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[188]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(188),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[161]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[189]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(16),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[2]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[18]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(188),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[162]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[190]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(188),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[163]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[191]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(192),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(1),
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[192]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(192),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(1),
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[193]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(192),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(1),
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[194]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(192),
      D => p_51_in0,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[195]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(196),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(1),
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[196]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(196),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(1),
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[197]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(196),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(1),
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[198]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(196),
      D => p_51_in0,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[199]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(16),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[3]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[19]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(0),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[1]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[1]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(200),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(1),
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[200]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(200),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(1),
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[201]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(200),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(1),
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[202]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(200),
      D => p_51_in0,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[203]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(204),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(1),
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[204]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(204),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(1),
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[205]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(204),
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(1),
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[206]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(204),
      D => p_51_in0,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[207]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(20),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[0]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[20]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(20),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[1]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[21]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(20),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[2]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[22]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(20),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[3]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[23]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(24),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[0]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[24]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(24),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[1]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[25]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(24),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[2]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[26]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(24),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[3]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[27]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(28),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[0]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[28]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(28),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[1]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[29]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(0),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[2]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[2]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(28),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[2]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[30]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(28),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[3]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[31]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(32),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[32]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[32]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(32),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[33]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[33]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(32),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[34]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[34]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(32),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[35]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[35]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(36),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[32]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[36]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(36),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[33]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[37]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(36),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[34]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[38]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(36),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[35]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[39]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(0),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[3]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[3]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(40),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[32]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[40]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(40),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[33]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[41]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(40),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[34]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[42]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(40),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[35]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[43]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(44),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[32]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[44]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(44),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[33]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[45]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(44),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[34]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[46]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(44),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[35]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[47]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(48),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[32]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[48]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(48),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[33]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[49]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(4),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[0]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[4]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(48),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[34]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[50]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(48),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[35]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[51]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(52),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[32]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[52]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(52),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[33]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[53]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(52),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[34]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[54]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(52),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[35]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[55]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(56),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[32]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[56]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(56),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[33]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[57]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(56),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[34]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[58]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(56),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[35]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[59]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(4),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[1]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[5]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(60),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[32]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[60]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(60),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[33]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[61]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(60),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[34]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[62]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(60),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[35]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[63]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(64),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[64]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[64]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(64),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[65]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[65]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(64),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[66]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[66]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(64),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[67]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[67]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(68),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[64]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[68]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(68),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[65]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[69]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(4),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[2]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[6]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(68),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[66]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[70]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(68),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[67]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[71]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(72),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[64]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[72]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(72),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[65]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[73]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(72),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[66]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[74]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(72),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[67]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[75]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(76),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[64]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[76]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(76),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[65]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[77]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(76),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[66]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[78]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(76),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[67]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[79]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(4),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[3]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[7]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(80),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[64]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[80]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(80),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[65]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[81]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(80),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[66]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[82]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(80),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[67]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[83]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(84),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[64]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[84]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(84),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[65]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[85]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(84),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[66]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[86]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(84),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[67]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[87]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(88),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[64]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[88]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(88),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[65]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[89]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(8),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[0]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[8]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(88),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[66]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[90]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(88),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[67]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[91]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(92),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[64]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[92]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(92),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[65]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[93]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(92),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[66]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[94]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(92),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[67]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[95]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(96),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[96]_i_2_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[96]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(96),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[97]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[97]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(96),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[98]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[98]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(96),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[99]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[99]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_BUFFER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_16QAM_DIST_1B_BUFFER(8),
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER[1]_i_1_n_0\,
      Q => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[9]\,
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[0]\,
      Q => DEMAPPING_16QAM_DIST_1B(0),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[100]\,
      Q => DEMAPPING_16QAM_DIST_1B(100),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[101]\,
      Q => DEMAPPING_16QAM_DIST_1B(101),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[102]\,
      Q => DEMAPPING_16QAM_DIST_1B(102),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[103]\,
      Q => DEMAPPING_16QAM_DIST_1B(103),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[104]\,
      Q => DEMAPPING_16QAM_DIST_1B(104),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[105]\,
      Q => DEMAPPING_16QAM_DIST_1B(105),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[106]\,
      Q => DEMAPPING_16QAM_DIST_1B(106),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[107]\,
      Q => DEMAPPING_16QAM_DIST_1B(107),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[108]\,
      Q => DEMAPPING_16QAM_DIST_1B(108),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[109]\,
      Q => DEMAPPING_16QAM_DIST_1B(109),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[10]\,
      Q => DEMAPPING_16QAM_DIST_1B(10),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[110]\,
      Q => DEMAPPING_16QAM_DIST_1B(110),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[111]\,
      Q => DEMAPPING_16QAM_DIST_1B(111),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[112]\,
      Q => DEMAPPING_16QAM_DIST_1B(112),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[113]\,
      Q => DEMAPPING_16QAM_DIST_1B(113),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[114]\,
      Q => DEMAPPING_16QAM_DIST_1B(114),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[115]\,
      Q => DEMAPPING_16QAM_DIST_1B(115),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[116]\,
      Q => DEMAPPING_16QAM_DIST_1B(116),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[117]\,
      Q => DEMAPPING_16QAM_DIST_1B(117),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[118]\,
      Q => DEMAPPING_16QAM_DIST_1B(118),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[119]\,
      Q => DEMAPPING_16QAM_DIST_1B(119),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[11]\,
      Q => DEMAPPING_16QAM_DIST_1B(11),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[120]\,
      Q => DEMAPPING_16QAM_DIST_1B(120),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[121]\,
      Q => DEMAPPING_16QAM_DIST_1B(121),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[122]\,
      Q => DEMAPPING_16QAM_DIST_1B(122),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[123]\,
      Q => DEMAPPING_16QAM_DIST_1B(123),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[124]\,
      Q => DEMAPPING_16QAM_DIST_1B(124),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[125]\,
      Q => DEMAPPING_16QAM_DIST_1B(125),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[126]\,
      Q => DEMAPPING_16QAM_DIST_1B(126),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[127]\,
      Q => DEMAPPING_16QAM_DIST_1B(127),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[128]\,
      Q => DEMAPPING_16QAM_DIST_1B(128),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[129]\,
      Q => DEMAPPING_16QAM_DIST_1B(129),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[12]\,
      Q => DEMAPPING_16QAM_DIST_1B(12),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[130]\,
      Q => DEMAPPING_16QAM_DIST_1B(130),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[131]\,
      Q => DEMAPPING_16QAM_DIST_1B(131),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[132]\,
      Q => DEMAPPING_16QAM_DIST_1B(132),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[133]\,
      Q => DEMAPPING_16QAM_DIST_1B(133),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[134]\,
      Q => DEMAPPING_16QAM_DIST_1B(134),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[135]\,
      Q => DEMAPPING_16QAM_DIST_1B(135),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[136]\,
      Q => DEMAPPING_16QAM_DIST_1B(136),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[137]\,
      Q => DEMAPPING_16QAM_DIST_1B(137),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[138]\,
      Q => DEMAPPING_16QAM_DIST_1B(138),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[139]\,
      Q => DEMAPPING_16QAM_DIST_1B(139),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[13]\,
      Q => DEMAPPING_16QAM_DIST_1B(13),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[140]\,
      Q => DEMAPPING_16QAM_DIST_1B(140),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[141]\,
      Q => DEMAPPING_16QAM_DIST_1B(141),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[142]\,
      Q => DEMAPPING_16QAM_DIST_1B(142),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[143]\,
      Q => DEMAPPING_16QAM_DIST_1B(143),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[144]\,
      Q => DEMAPPING_16QAM_DIST_1B(144),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[145]\,
      Q => DEMAPPING_16QAM_DIST_1B(145),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[146]\,
      Q => DEMAPPING_16QAM_DIST_1B(146),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[147]\,
      Q => DEMAPPING_16QAM_DIST_1B(147),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[148]\,
      Q => DEMAPPING_16QAM_DIST_1B(148),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[149]\,
      Q => DEMAPPING_16QAM_DIST_1B(149),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[14]\,
      Q => DEMAPPING_16QAM_DIST_1B(14),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[150]\,
      Q => DEMAPPING_16QAM_DIST_1B(150),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[151]\,
      Q => DEMAPPING_16QAM_DIST_1B(151),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[152]\,
      Q => DEMAPPING_16QAM_DIST_1B(152),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[153]\,
      Q => DEMAPPING_16QAM_DIST_1B(153),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[154]\,
      Q => DEMAPPING_16QAM_DIST_1B(154),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[155]\,
      Q => DEMAPPING_16QAM_DIST_1B(155),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[156]\,
      Q => DEMAPPING_16QAM_DIST_1B(156),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[157]\,
      Q => DEMAPPING_16QAM_DIST_1B(157),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[158]\,
      Q => DEMAPPING_16QAM_DIST_1B(158),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[159]\,
      Q => DEMAPPING_16QAM_DIST_1B(159),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[15]\,
      Q => DEMAPPING_16QAM_DIST_1B(15),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[160]\,
      Q => DEMAPPING_16QAM_DIST_1B(160),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[161]\,
      Q => DEMAPPING_16QAM_DIST_1B(161),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[162]\,
      Q => DEMAPPING_16QAM_DIST_1B(162),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[163]\,
      Q => DEMAPPING_16QAM_DIST_1B(163),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[164]\,
      Q => DEMAPPING_16QAM_DIST_1B(164),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[165]\,
      Q => DEMAPPING_16QAM_DIST_1B(165),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[166]\,
      Q => DEMAPPING_16QAM_DIST_1B(166),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[167]\,
      Q => DEMAPPING_16QAM_DIST_1B(167),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[168]\,
      Q => DEMAPPING_16QAM_DIST_1B(168),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[169]\,
      Q => DEMAPPING_16QAM_DIST_1B(169),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[16]\,
      Q => DEMAPPING_16QAM_DIST_1B(16),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[170]\,
      Q => DEMAPPING_16QAM_DIST_1B(170),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[171]\,
      Q => DEMAPPING_16QAM_DIST_1B(171),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[172]\,
      Q => DEMAPPING_16QAM_DIST_1B(172),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[173]\,
      Q => DEMAPPING_16QAM_DIST_1B(173),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[174]\,
      Q => DEMAPPING_16QAM_DIST_1B(174),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[175]\,
      Q => DEMAPPING_16QAM_DIST_1B(175),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[176]\,
      Q => DEMAPPING_16QAM_DIST_1B(176),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[177]\,
      Q => DEMAPPING_16QAM_DIST_1B(177),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[178]\,
      Q => DEMAPPING_16QAM_DIST_1B(178),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[179]\,
      Q => DEMAPPING_16QAM_DIST_1B(179),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[17]\,
      Q => DEMAPPING_16QAM_DIST_1B(17),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[180]\,
      Q => DEMAPPING_16QAM_DIST_1B(180),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[181]\,
      Q => DEMAPPING_16QAM_DIST_1B(181),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[182]\,
      Q => DEMAPPING_16QAM_DIST_1B(182),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[183]\,
      Q => DEMAPPING_16QAM_DIST_1B(183),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[184]\,
      Q => DEMAPPING_16QAM_DIST_1B(184),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[185]\,
      Q => DEMAPPING_16QAM_DIST_1B(185),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[186]\,
      Q => DEMAPPING_16QAM_DIST_1B(186),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[187]\,
      Q => DEMAPPING_16QAM_DIST_1B(187),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[188]\,
      Q => DEMAPPING_16QAM_DIST_1B(188),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[189]\,
      Q => DEMAPPING_16QAM_DIST_1B(189),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[18]\,
      Q => DEMAPPING_16QAM_DIST_1B(18),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[190]\,
      Q => DEMAPPING_16QAM_DIST_1B(190),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[191]\,
      Q => DEMAPPING_16QAM_DIST_1B(191),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[192]\,
      Q => DEMAPPING_16QAM_DIST_1B(192),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[193]\,
      Q => DEMAPPING_16QAM_DIST_1B(193),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[194]\,
      Q => DEMAPPING_16QAM_DIST_1B(194),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[195]\,
      Q => DEMAPPING_16QAM_DIST_1B(195),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[196]\,
      Q => DEMAPPING_16QAM_DIST_1B(196),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[197]\,
      Q => DEMAPPING_16QAM_DIST_1B(197),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[198]\,
      Q => DEMAPPING_16QAM_DIST_1B(198),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[199]\,
      Q => DEMAPPING_16QAM_DIST_1B(199),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[19]\,
      Q => DEMAPPING_16QAM_DIST_1B(19),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[1]\,
      Q => DEMAPPING_16QAM_DIST_1B(1),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[200]\,
      Q => DEMAPPING_16QAM_DIST_1B(200),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[201]\,
      Q => DEMAPPING_16QAM_DIST_1B(201),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[202]\,
      Q => DEMAPPING_16QAM_DIST_1B(202),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[203]\,
      Q => DEMAPPING_16QAM_DIST_1B(203),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[204]\,
      Q => DEMAPPING_16QAM_DIST_1B(204),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[205]\,
      Q => DEMAPPING_16QAM_DIST_1B(205),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[206]\,
      Q => DEMAPPING_16QAM_DIST_1B(206),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[207]\,
      Q => DEMAPPING_16QAM_DIST_1B(207),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[20]\,
      Q => DEMAPPING_16QAM_DIST_1B(20),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[21]\,
      Q => DEMAPPING_16QAM_DIST_1B(21),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[22]\,
      Q => DEMAPPING_16QAM_DIST_1B(22),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[23]\,
      Q => DEMAPPING_16QAM_DIST_1B(23),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[24]\,
      Q => DEMAPPING_16QAM_DIST_1B(24),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[25]\,
      Q => DEMAPPING_16QAM_DIST_1B(25),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[26]\,
      Q => DEMAPPING_16QAM_DIST_1B(26),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[27]\,
      Q => DEMAPPING_16QAM_DIST_1B(27),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[28]\,
      Q => DEMAPPING_16QAM_DIST_1B(28),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[29]\,
      Q => DEMAPPING_16QAM_DIST_1B(29),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[2]\,
      Q => DEMAPPING_16QAM_DIST_1B(2),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[30]\,
      Q => DEMAPPING_16QAM_DIST_1B(30),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[31]\,
      Q => DEMAPPING_16QAM_DIST_1B(31),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[32]\,
      Q => DEMAPPING_16QAM_DIST_1B(32),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[33]\,
      Q => DEMAPPING_16QAM_DIST_1B(33),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[34]\,
      Q => DEMAPPING_16QAM_DIST_1B(34),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[35]\,
      Q => DEMAPPING_16QAM_DIST_1B(35),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[36]\,
      Q => DEMAPPING_16QAM_DIST_1B(36),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[37]\,
      Q => DEMAPPING_16QAM_DIST_1B(37),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[38]\,
      Q => DEMAPPING_16QAM_DIST_1B(38),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[39]\,
      Q => DEMAPPING_16QAM_DIST_1B(39),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[3]\,
      Q => DEMAPPING_16QAM_DIST_1B(3),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[40]\,
      Q => DEMAPPING_16QAM_DIST_1B(40),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[41]\,
      Q => DEMAPPING_16QAM_DIST_1B(41),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[42]\,
      Q => DEMAPPING_16QAM_DIST_1B(42),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[43]\,
      Q => DEMAPPING_16QAM_DIST_1B(43),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[44]\,
      Q => DEMAPPING_16QAM_DIST_1B(44),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[45]\,
      Q => DEMAPPING_16QAM_DIST_1B(45),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[46]\,
      Q => DEMAPPING_16QAM_DIST_1B(46),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[47]\,
      Q => DEMAPPING_16QAM_DIST_1B(47),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[48]\,
      Q => DEMAPPING_16QAM_DIST_1B(48),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[49]\,
      Q => DEMAPPING_16QAM_DIST_1B(49),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[4]\,
      Q => DEMAPPING_16QAM_DIST_1B(4),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[50]\,
      Q => DEMAPPING_16QAM_DIST_1B(50),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[51]\,
      Q => DEMAPPING_16QAM_DIST_1B(51),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[52]\,
      Q => DEMAPPING_16QAM_DIST_1B(52),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[53]\,
      Q => DEMAPPING_16QAM_DIST_1B(53),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[54]\,
      Q => DEMAPPING_16QAM_DIST_1B(54),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[55]\,
      Q => DEMAPPING_16QAM_DIST_1B(55),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[56]\,
      Q => DEMAPPING_16QAM_DIST_1B(56),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[57]\,
      Q => DEMAPPING_16QAM_DIST_1B(57),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[58]\,
      Q => DEMAPPING_16QAM_DIST_1B(58),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[59]\,
      Q => DEMAPPING_16QAM_DIST_1B(59),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[5]\,
      Q => DEMAPPING_16QAM_DIST_1B(5),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[60]\,
      Q => DEMAPPING_16QAM_DIST_1B(60),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[61]\,
      Q => DEMAPPING_16QAM_DIST_1B(61),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[62]\,
      Q => DEMAPPING_16QAM_DIST_1B(62),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[63]\,
      Q => DEMAPPING_16QAM_DIST_1B(63),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[64]\,
      Q => DEMAPPING_16QAM_DIST_1B(64),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[65]\,
      Q => DEMAPPING_16QAM_DIST_1B(65),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[66]\,
      Q => DEMAPPING_16QAM_DIST_1B(66),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[67]\,
      Q => DEMAPPING_16QAM_DIST_1B(67),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[68]\,
      Q => DEMAPPING_16QAM_DIST_1B(68),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[69]\,
      Q => DEMAPPING_16QAM_DIST_1B(69),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[6]\,
      Q => DEMAPPING_16QAM_DIST_1B(6),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[70]\,
      Q => DEMAPPING_16QAM_DIST_1B(70),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[71]\,
      Q => DEMAPPING_16QAM_DIST_1B(71),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[72]\,
      Q => DEMAPPING_16QAM_DIST_1B(72),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[73]\,
      Q => DEMAPPING_16QAM_DIST_1B(73),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[74]\,
      Q => DEMAPPING_16QAM_DIST_1B(74),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[75]\,
      Q => DEMAPPING_16QAM_DIST_1B(75),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[76]\,
      Q => DEMAPPING_16QAM_DIST_1B(76),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[77]\,
      Q => DEMAPPING_16QAM_DIST_1B(77),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[78]\,
      Q => DEMAPPING_16QAM_DIST_1B(78),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[79]\,
      Q => DEMAPPING_16QAM_DIST_1B(79),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[7]\,
      Q => DEMAPPING_16QAM_DIST_1B(7),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[80]\,
      Q => DEMAPPING_16QAM_DIST_1B(80),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[81]\,
      Q => DEMAPPING_16QAM_DIST_1B(81),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[82]\,
      Q => DEMAPPING_16QAM_DIST_1B(82),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[83]\,
      Q => DEMAPPING_16QAM_DIST_1B(83),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[84]\,
      Q => DEMAPPING_16QAM_DIST_1B(84),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[85]\,
      Q => DEMAPPING_16QAM_DIST_1B(85),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[86]\,
      Q => DEMAPPING_16QAM_DIST_1B(86),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[87]\,
      Q => DEMAPPING_16QAM_DIST_1B(87),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[88]\,
      Q => DEMAPPING_16QAM_DIST_1B(88),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[89]\,
      Q => DEMAPPING_16QAM_DIST_1B(89),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[8]\,
      Q => DEMAPPING_16QAM_DIST_1B(8),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[90]\,
      Q => DEMAPPING_16QAM_DIST_1B(90),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[91]\,
      Q => DEMAPPING_16QAM_DIST_1B(91),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[92]\,
      Q => DEMAPPING_16QAM_DIST_1B(92),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[93]\,
      Q => DEMAPPING_16QAM_DIST_1B(93),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[94]\,
      Q => DEMAPPING_16QAM_DIST_1B(94),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[95]\,
      Q => DEMAPPING_16QAM_DIST_1B(95),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[96]\,
      Q => DEMAPPING_16QAM_DIST_1B(96),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[97]\,
      Q => DEMAPPING_16QAM_DIST_1B(97),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[98]\,
      Q => DEMAPPING_16QAM_DIST_1B(98),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[99]\,
      Q => DEMAPPING_16QAM_DIST_1B(99),
      R => '0'
    );
\DEMAPPING_16QAM_DIST_1B_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_16QAM_DIST_1B_BUFFER_reg_n_0_[9]\,
      Q => DEMAPPING_16QAM_DIST_1B(9),
      R => '0'
    );
\DEMAPPING_16QAM_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(101),
      Q => DEMAPPING_16QAM(101),
      R => RESET
    );
\DEMAPPING_16QAM_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(103),
      Q => DEMAPPING_16QAM(103),
      R => RESET
    );
\DEMAPPING_16QAM_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(105),
      Q => DEMAPPING_16QAM(105),
      R => RESET
    );
\DEMAPPING_16QAM_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(107),
      Q => DEMAPPING_16QAM(107),
      R => RESET
    );
\DEMAPPING_16QAM_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(109),
      Q => DEMAPPING_16QAM(109),
      R => RESET
    );
\DEMAPPING_16QAM_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(111),
      Q => DEMAPPING_16QAM(111),
      R => RESET
    );
\DEMAPPING_16QAM_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(113),
      Q => DEMAPPING_16QAM(113),
      R => RESET
    );
\DEMAPPING_16QAM_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(115),
      Q => DEMAPPING_16QAM(115),
      R => RESET
    );
\DEMAPPING_16QAM_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(117),
      Q => DEMAPPING_16QAM(117),
      R => RESET
    );
\DEMAPPING_16QAM_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(119),
      Q => DEMAPPING_16QAM(119),
      R => RESET
    );
\DEMAPPING_16QAM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(11),
      Q => DEMAPPING_16QAM(11),
      R => RESET
    );
\DEMAPPING_16QAM_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(121),
      Q => DEMAPPING_16QAM(121),
      R => RESET
    );
\DEMAPPING_16QAM_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(123),
      Q => DEMAPPING_16QAM(123),
      R => RESET
    );
\DEMAPPING_16QAM_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(125),
      Q => DEMAPPING_16QAM(125),
      R => RESET
    );
\DEMAPPING_16QAM_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(127),
      Q => DEMAPPING_16QAM(127),
      R => RESET
    );
\DEMAPPING_16QAM_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(129),
      Q => DEMAPPING_16QAM(129),
      R => RESET
    );
\DEMAPPING_16QAM_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(131),
      Q => DEMAPPING_16QAM(131),
      R => RESET
    );
\DEMAPPING_16QAM_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(133),
      Q => DEMAPPING_16QAM(133),
      R => RESET
    );
\DEMAPPING_16QAM_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(135),
      Q => DEMAPPING_16QAM(135),
      R => RESET
    );
\DEMAPPING_16QAM_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(137),
      Q => DEMAPPING_16QAM(137),
      R => RESET
    );
\DEMAPPING_16QAM_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(139),
      Q => DEMAPPING_16QAM(139),
      R => RESET
    );
\DEMAPPING_16QAM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(13),
      Q => DEMAPPING_16QAM(13),
      R => RESET
    );
\DEMAPPING_16QAM_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(141),
      Q => DEMAPPING_16QAM(141),
      R => RESET
    );
\DEMAPPING_16QAM_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(143),
      Q => DEMAPPING_16QAM(143),
      R => RESET
    );
\DEMAPPING_16QAM_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(145),
      Q => DEMAPPING_16QAM(145),
      R => RESET
    );
\DEMAPPING_16QAM_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(147),
      Q => DEMAPPING_16QAM(147),
      R => RESET
    );
\DEMAPPING_16QAM_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(149),
      Q => DEMAPPING_16QAM(149),
      R => RESET
    );
\DEMAPPING_16QAM_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(151),
      Q => DEMAPPING_16QAM(151),
      R => RESET
    );
\DEMAPPING_16QAM_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(153),
      Q => DEMAPPING_16QAM(153),
      R => RESET
    );
\DEMAPPING_16QAM_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(155),
      Q => DEMAPPING_16QAM(155),
      R => RESET
    );
\DEMAPPING_16QAM_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(157),
      Q => DEMAPPING_16QAM(157),
      R => RESET
    );
\DEMAPPING_16QAM_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(159),
      Q => DEMAPPING_16QAM(159),
      R => RESET
    );
\DEMAPPING_16QAM_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(15),
      Q => DEMAPPING_16QAM(15),
      R => RESET
    );
\DEMAPPING_16QAM_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(161),
      Q => DEMAPPING_16QAM(161),
      R => RESET
    );
\DEMAPPING_16QAM_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(163),
      Q => DEMAPPING_16QAM(163),
      R => RESET
    );
\DEMAPPING_16QAM_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(165),
      Q => DEMAPPING_16QAM(165),
      R => RESET
    );
\DEMAPPING_16QAM_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(167),
      Q => DEMAPPING_16QAM(167),
      R => RESET
    );
\DEMAPPING_16QAM_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(169),
      Q => DEMAPPING_16QAM(169),
      R => RESET
    );
\DEMAPPING_16QAM_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(171),
      Q => DEMAPPING_16QAM(171),
      R => RESET
    );
\DEMAPPING_16QAM_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(173),
      Q => DEMAPPING_16QAM(173),
      R => RESET
    );
\DEMAPPING_16QAM_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(175),
      Q => DEMAPPING_16QAM(175),
      R => RESET
    );
\DEMAPPING_16QAM_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(177),
      Q => DEMAPPING_16QAM(177),
      R => RESET
    );
\DEMAPPING_16QAM_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(179),
      Q => DEMAPPING_16QAM(179),
      R => RESET
    );
\DEMAPPING_16QAM_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(17),
      Q => DEMAPPING_16QAM(17),
      R => RESET
    );
\DEMAPPING_16QAM_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(181),
      Q => DEMAPPING_16QAM(181),
      R => RESET
    );
\DEMAPPING_16QAM_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(183),
      Q => DEMAPPING_16QAM(183),
      R => RESET
    );
\DEMAPPING_16QAM_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(185),
      Q => DEMAPPING_16QAM(185),
      R => RESET
    );
\DEMAPPING_16QAM_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(187),
      Q => DEMAPPING_16QAM(187),
      R => RESET
    );
\DEMAPPING_16QAM_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(189),
      Q => DEMAPPING_16QAM(189),
      R => RESET
    );
\DEMAPPING_16QAM_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(191),
      Q => DEMAPPING_16QAM(191),
      R => RESET
    );
\DEMAPPING_16QAM_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(193),
      Q => DEMAPPING_16QAM(193),
      R => RESET
    );
\DEMAPPING_16QAM_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(195),
      Q => DEMAPPING_16QAM(195),
      R => RESET
    );
\DEMAPPING_16QAM_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(197),
      Q => DEMAPPING_16QAM(197),
      R => RESET
    );
\DEMAPPING_16QAM_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(199),
      Q => DEMAPPING_16QAM(199),
      R => RESET
    );
\DEMAPPING_16QAM_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(19),
      Q => DEMAPPING_16QAM(19),
      R => RESET
    );
\DEMAPPING_16QAM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(1),
      Q => DEMAPPING_16QAM(1),
      R => RESET
    );
\DEMAPPING_16QAM_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(201),
      Q => DEMAPPING_16QAM(201),
      R => RESET
    );
\DEMAPPING_16QAM_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(203),
      Q => DEMAPPING_16QAM(203),
      R => RESET
    );
\DEMAPPING_16QAM_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(205),
      Q => DEMAPPING_16QAM(205),
      R => RESET
    );
\DEMAPPING_16QAM_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(207),
      Q => DEMAPPING_16QAM(207),
      R => RESET
    );
\DEMAPPING_16QAM_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(21),
      Q => DEMAPPING_16QAM(21),
      R => RESET
    );
\DEMAPPING_16QAM_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(23),
      Q => DEMAPPING_16QAM(23),
      R => RESET
    );
\DEMAPPING_16QAM_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(25),
      Q => DEMAPPING_16QAM(25),
      R => RESET
    );
\DEMAPPING_16QAM_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(27),
      Q => DEMAPPING_16QAM(27),
      R => RESET
    );
\DEMAPPING_16QAM_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(29),
      Q => DEMAPPING_16QAM(29),
      R => RESET
    );
\DEMAPPING_16QAM_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(31),
      Q => DEMAPPING_16QAM(31),
      R => RESET
    );
\DEMAPPING_16QAM_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(33),
      Q => DEMAPPING_16QAM(33),
      R => RESET
    );
\DEMAPPING_16QAM_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(35),
      Q => DEMAPPING_16QAM(35),
      R => RESET
    );
\DEMAPPING_16QAM_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(37),
      Q => DEMAPPING_16QAM(37),
      R => RESET
    );
\DEMAPPING_16QAM_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(39),
      Q => DEMAPPING_16QAM(39),
      R => RESET
    );
\DEMAPPING_16QAM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(3),
      Q => DEMAPPING_16QAM(3),
      R => RESET
    );
\DEMAPPING_16QAM_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(41),
      Q => DEMAPPING_16QAM(41),
      R => RESET
    );
\DEMAPPING_16QAM_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(43),
      Q => DEMAPPING_16QAM(43),
      R => RESET
    );
\DEMAPPING_16QAM_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(45),
      Q => DEMAPPING_16QAM(45),
      R => RESET
    );
\DEMAPPING_16QAM_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(47),
      Q => DEMAPPING_16QAM(47),
      R => RESET
    );
\DEMAPPING_16QAM_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(49),
      Q => DEMAPPING_16QAM(49),
      R => RESET
    );
\DEMAPPING_16QAM_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(51),
      Q => DEMAPPING_16QAM(51),
      R => RESET
    );
\DEMAPPING_16QAM_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(53),
      Q => DEMAPPING_16QAM(53),
      R => RESET
    );
\DEMAPPING_16QAM_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(55),
      Q => DEMAPPING_16QAM(55),
      R => RESET
    );
\DEMAPPING_16QAM_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(57),
      Q => DEMAPPING_16QAM(57),
      R => RESET
    );
\DEMAPPING_16QAM_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(59),
      Q => DEMAPPING_16QAM(59),
      R => RESET
    );
\DEMAPPING_16QAM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(5),
      Q => DEMAPPING_16QAM(5),
      R => RESET
    );
\DEMAPPING_16QAM_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(61),
      Q => DEMAPPING_16QAM(61),
      R => RESET
    );
\DEMAPPING_16QAM_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(63),
      Q => DEMAPPING_16QAM(63),
      R => RESET
    );
\DEMAPPING_16QAM_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(65),
      Q => DEMAPPING_16QAM(65),
      R => RESET
    );
\DEMAPPING_16QAM_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(67),
      Q => DEMAPPING_16QAM(67),
      R => RESET
    );
\DEMAPPING_16QAM_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(69),
      Q => DEMAPPING_16QAM(69),
      R => RESET
    );
\DEMAPPING_16QAM_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(71),
      Q => DEMAPPING_16QAM(71),
      R => RESET
    );
\DEMAPPING_16QAM_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(73),
      Q => DEMAPPING_16QAM(73),
      R => RESET
    );
\DEMAPPING_16QAM_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(75),
      Q => DEMAPPING_16QAM(75),
      R => RESET
    );
\DEMAPPING_16QAM_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(77),
      Q => DEMAPPING_16QAM(77),
      R => RESET
    );
\DEMAPPING_16QAM_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(79),
      Q => DEMAPPING_16QAM(79),
      R => RESET
    );
\DEMAPPING_16QAM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(7),
      Q => DEMAPPING_16QAM(7),
      R => RESET
    );
\DEMAPPING_16QAM_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(81),
      Q => DEMAPPING_16QAM(81),
      R => RESET
    );
\DEMAPPING_16QAM_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(83),
      Q => DEMAPPING_16QAM(83),
      R => RESET
    );
\DEMAPPING_16QAM_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(85),
      Q => DEMAPPING_16QAM(85),
      R => RESET
    );
\DEMAPPING_16QAM_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(87),
      Q => DEMAPPING_16QAM(87),
      R => RESET
    );
\DEMAPPING_16QAM_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(89),
      Q => DEMAPPING_16QAM(89),
      R => RESET
    );
\DEMAPPING_16QAM_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(91),
      Q => DEMAPPING_16QAM(91),
      R => RESET
    );
\DEMAPPING_16QAM_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(93),
      Q => DEMAPPING_16QAM(93),
      R => RESET
    );
\DEMAPPING_16QAM_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(95),
      Q => DEMAPPING_16QAM(95),
      R => RESET
    );
\DEMAPPING_16QAM_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(97),
      Q => DEMAPPING_16QAM(97),
      R => RESET
    );
\DEMAPPING_16QAM_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(99),
      Q => DEMAPPING_16QAM(99),
      R => RESET
    );
\DEMAPPING_16QAM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_16QAM_BUFFER(9),
      Q => DEMAPPING_16QAM(9),
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[0]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[0]\,
      O => \DEMAPPING_BPSK_BUFFER[0]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80010000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I4 => BUFFER_DATA_IN_VALID_OLD,
      O => \DEMAPPING_BPSK_BUFFER[0]_i_2_n_0\
    );
\DEMAPPING_BPSK_BUFFER[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[10]\,
      O => \DEMAPPING_BPSK_BUFFER[10]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[11]\,
      O => \DEMAPPING_BPSK_BUFFER[11]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[12]\,
      O => \DEMAPPING_BPSK_BUFFER[12]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000280"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_BPSK_BUFFER[12]_i_2_n_0\
    );
\DEMAPPING_BPSK_BUFFER[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[13]\,
      O => \DEMAPPING_BPSK_BUFFER[13]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[14]\,
      O => \DEMAPPING_BPSK_BUFFER[14]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[15]\,
      O => \DEMAPPING_BPSK_BUFFER[15]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[16]\,
      O => \DEMAPPING_BPSK_BUFFER[16]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[17]\,
      O => \DEMAPPING_BPSK_BUFFER[17]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[18]\,
      O => \DEMAPPING_BPSK_BUFFER[18]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[19]\,
      O => \DEMAPPING_BPSK_BUFFER[19]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[0]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[1]\,
      O => \DEMAPPING_BPSK_BUFFER[1]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[20]\,
      O => \DEMAPPING_BPSK_BUFFER[20]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200080"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      O => \DEMAPPING_BPSK_BUFFER[20]_i_2_n_0\
    );
\DEMAPPING_BPSK_BUFFER[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[21]\,
      O => \DEMAPPING_BPSK_BUFFER[21]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[22]\,
      O => \DEMAPPING_BPSK_BUFFER[22]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[23]\,
      O => \DEMAPPING_BPSK_BUFFER[23]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[24]\,
      O => \DEMAPPING_BPSK_BUFFER[24]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[25]\,
      O => \DEMAPPING_BPSK_BUFFER[25]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[26]\,
      O => \DEMAPPING_BPSK_BUFFER[26]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[27]\,
      O => \DEMAPPING_BPSK_BUFFER[27]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[28]\,
      O => \DEMAPPING_BPSK_BUFFER[28]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800200"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      O => \DEMAPPING_BPSK_BUFFER[28]_i_2_n_0\
    );
\DEMAPPING_BPSK_BUFFER[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[29]\,
      O => \DEMAPPING_BPSK_BUFFER[29]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[0]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[2]\,
      O => \DEMAPPING_BPSK_BUFFER[2]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[30]\,
      O => \DEMAPPING_BPSK_BUFFER[30]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[31]\,
      O => \DEMAPPING_BPSK_BUFFER[31]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[32]\,
      O => \DEMAPPING_BPSK_BUFFER[32]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[33]\,
      O => \DEMAPPING_BPSK_BUFFER[33]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[34]\,
      O => \DEMAPPING_BPSK_BUFFER[34]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[35]\,
      O => \DEMAPPING_BPSK_BUFFER[35]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[36]\,
      O => \DEMAPPING_BPSK_BUFFER[36]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000800"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      O => \DEMAPPING_BPSK_BUFFER[36]_i_2_n_0\
    );
\DEMAPPING_BPSK_BUFFER[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[37]\,
      O => \DEMAPPING_BPSK_BUFFER[37]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[38]\,
      O => \DEMAPPING_BPSK_BUFFER[38]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[39]\,
      O => \DEMAPPING_BPSK_BUFFER[39]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[0]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[3]\,
      O => \DEMAPPING_BPSK_BUFFER[3]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[40]\,
      O => \DEMAPPING_BPSK_BUFFER[40]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[41]\,
      O => \DEMAPPING_BPSK_BUFFER[41]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[42]\,
      O => \DEMAPPING_BPSK_BUFFER[42]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[43]\,
      O => \DEMAPPING_BPSK_BUFFER[43]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[44]\,
      O => \DEMAPPING_BPSK_BUFFER[44]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[44]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08002000"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      O => \DEMAPPING_BPSK_BUFFER[44]_i_2_n_0\
    );
\DEMAPPING_BPSK_BUFFER[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[45]\,
      O => \DEMAPPING_BPSK_BUFFER[45]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[46]\,
      O => \DEMAPPING_BPSK_BUFFER[46]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[47]\,
      O => \DEMAPPING_BPSK_BUFFER[47]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[48]\,
      O => \DEMAPPING_BPSK_BUFFER[48]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[49]\,
      O => \DEMAPPING_BPSK_BUFFER[49]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[4]\,
      O => \DEMAPPING_BPSK_BUFFER[4]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020008"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      O => \DEMAPPING_BPSK_BUFFER[4]_i_2_n_0\
    );
\DEMAPPING_BPSK_BUFFER[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[50]\,
      O => \DEMAPPING_BPSK_BUFFER[50]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[51]\,
      O => \DEMAPPING_BPSK_BUFFER[51]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[5]\,
      O => \DEMAPPING_BPSK_BUFFER[5]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[6]\,
      O => \DEMAPPING_BPSK_BUFFER[6]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[7]\,
      O => \DEMAPPING_BPSK_BUFFER[7]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[8]\,
      O => \DEMAPPING_BPSK_BUFFER[8]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => DEMAPPING_QPSK_BUFFER0(103),
      I1 => \DEMAPPING_BPSK_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_BUFFER_reg_n_0_[9]\,
      O => \DEMAPPING_BPSK_BUFFER[9]_i_1_n_0\
    );
\DEMAPPING_BPSK_BUFFER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[0]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[0]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[10]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[10]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[11]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[11]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[12]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[12]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[13]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[13]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[14]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[14]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[15]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[15]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[16]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[16]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[17]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[17]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[18]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[18]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[19]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[19]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[1]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[1]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[20]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[20]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[21]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[21]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[22]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[22]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[23]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[23]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[24]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[24]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[25]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[25]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[26]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[26]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[27]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[27]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[28]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[28]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[29]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[29]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[2]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[2]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[30]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[30]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[31]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[31]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[32]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[32]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[33]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[33]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[34]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[34]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[35]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[35]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[36]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[36]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[37]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[37]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[38]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[38]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[39]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[39]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[3]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[3]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[40]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[40]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[41]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[41]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[42]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[42]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[43]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[43]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[44]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[44]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[45]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[45]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[46]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[46]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[47]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[47]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[48]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[48]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[49]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[49]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[4]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[4]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[50]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[50]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[51]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[51]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[5]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[5]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[6]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[6]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[7]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[7]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[8]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[8]\,
      R => RESET
    );
\DEMAPPING_BPSK_BUFFER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_BUFFER[9]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_BUFFER_reg_n_0_[9]\,
      R => RESET
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(0),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[0]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(10),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[10]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(11),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[11]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(12),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[12]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(13),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[13]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(14),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[14]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(15),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[15]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(16),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[16]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(17),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[17]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(18),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[18]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(19),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[19]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(1),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[1]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(20),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[20]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(21),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[21]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(22),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[22]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(23),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[23]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(24),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[24]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(25),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[25]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(26),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[26]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(27),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[27]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(28),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[28]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(29),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[29]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(2),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[2]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(30),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[30]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(31),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[31]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(32),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[32]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(33),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[33]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(34),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[34]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(35),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[35]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(36),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[36]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(37),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[37]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(38),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[38]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(39),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[39]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(3),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[3]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(40),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[40]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(41),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[41]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(42),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[42]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(43),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[43]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(44),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[44]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(45),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[45]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(46),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[46]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(47),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[47]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(48),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[48]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(49),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[49]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(4),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[4]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(50),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[50]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(51),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[51]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(5),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[5]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(6),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[6]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(7),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[7]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(8),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[8]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => DEMAPPING_BPSK_DIST_0B_BUFFER(9),
      O => \DEMAPPING_BPSK_DIST_0B_BUFFER[9]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[0]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(0),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[10]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(10),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[11]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(11),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[12]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(12),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[13]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(13),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[14]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(14),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[15]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(15),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[16]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(16),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[17]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(17),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[18]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(18),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[19]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(19),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[1]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(1),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[20]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(20),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[21]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(21),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[22]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(22),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[23]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(23),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[24]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(24),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[25]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(25),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[26]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(26),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[27]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(27),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[28]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(28),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[29]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(29),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[2]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(2),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[30]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(30),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[31]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(31),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[32]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(32),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[33]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(33),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[34]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(34),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[35]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(35),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[36]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(36),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[37]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(37),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[38]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(38),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[39]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(39),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[3]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(3),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[40]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(40),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[41]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(41),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[42]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(42),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[43]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(43),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[44]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(44),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[45]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(45),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[46]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(46),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[47]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(47),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[48]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(48),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[49]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(49),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[4]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(4),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[50]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(50),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[51]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(51),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[5]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(5),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[6]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(6),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[7]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(7),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[8]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(8),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_BUFFER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_0B_BUFFER[9]_i_1_n_0\,
      Q => DEMAPPING_BPSK_DIST_0B_BUFFER(9),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(0),
      Q => DEMAPPING_BPSK_DIST_0B(0),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(10),
      Q => DEMAPPING_BPSK_DIST_0B(10),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(11),
      Q => DEMAPPING_BPSK_DIST_0B(11),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(12),
      Q => DEMAPPING_BPSK_DIST_0B(12),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(13),
      Q => DEMAPPING_BPSK_DIST_0B(13),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(14),
      Q => DEMAPPING_BPSK_DIST_0B(14),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(15),
      Q => DEMAPPING_BPSK_DIST_0B(15),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(16),
      Q => DEMAPPING_BPSK_DIST_0B(16),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(17),
      Q => DEMAPPING_BPSK_DIST_0B(17),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(18),
      Q => DEMAPPING_BPSK_DIST_0B(18),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(19),
      Q => DEMAPPING_BPSK_DIST_0B(19),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(1),
      Q => DEMAPPING_BPSK_DIST_0B(1),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(20),
      Q => DEMAPPING_BPSK_DIST_0B(20),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(21),
      Q => DEMAPPING_BPSK_DIST_0B(21),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(22),
      Q => DEMAPPING_BPSK_DIST_0B(22),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(23),
      Q => DEMAPPING_BPSK_DIST_0B(23),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(24),
      Q => DEMAPPING_BPSK_DIST_0B(24),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(25),
      Q => DEMAPPING_BPSK_DIST_0B(25),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(26),
      Q => DEMAPPING_BPSK_DIST_0B(26),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(27),
      Q => DEMAPPING_BPSK_DIST_0B(27),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(28),
      Q => DEMAPPING_BPSK_DIST_0B(28),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(29),
      Q => DEMAPPING_BPSK_DIST_0B(29),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(2),
      Q => DEMAPPING_BPSK_DIST_0B(2),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(30),
      Q => DEMAPPING_BPSK_DIST_0B(30),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(31),
      Q => DEMAPPING_BPSK_DIST_0B(31),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(32),
      Q => DEMAPPING_BPSK_DIST_0B(32),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(33),
      Q => DEMAPPING_BPSK_DIST_0B(33),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(34),
      Q => DEMAPPING_BPSK_DIST_0B(34),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(35),
      Q => DEMAPPING_BPSK_DIST_0B(35),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(36),
      Q => DEMAPPING_BPSK_DIST_0B(36),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(37),
      Q => DEMAPPING_BPSK_DIST_0B(37),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(38),
      Q => DEMAPPING_BPSK_DIST_0B(38),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(39),
      Q => DEMAPPING_BPSK_DIST_0B(39),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(3),
      Q => DEMAPPING_BPSK_DIST_0B(3),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(40),
      Q => DEMAPPING_BPSK_DIST_0B(40),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(41),
      Q => DEMAPPING_BPSK_DIST_0B(41),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(42),
      Q => DEMAPPING_BPSK_DIST_0B(42),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(43),
      Q => DEMAPPING_BPSK_DIST_0B(43),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(44),
      Q => DEMAPPING_BPSK_DIST_0B(44),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(45),
      Q => DEMAPPING_BPSK_DIST_0B(45),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(46),
      Q => DEMAPPING_BPSK_DIST_0B(46),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(47),
      Q => DEMAPPING_BPSK_DIST_0B(47),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(48),
      Q => DEMAPPING_BPSK_DIST_0B(48),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(49),
      Q => DEMAPPING_BPSK_DIST_0B(49),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(4),
      Q => DEMAPPING_BPSK_DIST_0B(4),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(50),
      Q => DEMAPPING_BPSK_DIST_0B(50),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(51),
      Q => DEMAPPING_BPSK_DIST_0B(51),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(5),
      Q => DEMAPPING_BPSK_DIST_0B(5),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(6),
      Q => DEMAPPING_BPSK_DIST_0B(6),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(7),
      Q => DEMAPPING_BPSK_DIST_0B(7),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(8),
      Q => DEMAPPING_BPSK_DIST_0B(8),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_0B_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => DEMAPPING_BPSK_DIST_0B_BUFFER(9),
      Q => DEMAPPING_BPSK_DIST_0B(9),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DEMAPPING_DONE,
      I1 => RESET,
      O => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[0]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800100000000"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I4 => RESET,
      I5 => BUFFER_DATA_IN_VALID_OLD,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_2_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[10]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[10]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[11]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[11]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[12]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044000"
    )
        port map (
      I0 => RESET,
      I1 => BUFFER_DATA_IN_VALID_OLD,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[13]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[13]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[14]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[14]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[15]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[15]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[16]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[16]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[17]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[17]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[18]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[18]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[19]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[19]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[1]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[1]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[20]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000004000"
    )
        port map (
      I0 => RESET,
      I1 => BUFFER_DATA_IN_VALID_OLD,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[21]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[21]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[22]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[22]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[23]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[23]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[24]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[24]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[25]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[25]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[26]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[26]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[27]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[27]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[28]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000040000"
    )
        port map (
      I0 => RESET,
      I1 => BUFFER_DATA_IN_VALID_OLD,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[29]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[29]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[2]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[2]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[30]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[30]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[31]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[31]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[32]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[32]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[33]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[33]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[34]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[34]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[35]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[35]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[36]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000400000"
    )
        port map (
      I0 => RESET,
      I1 => BUFFER_DATA_IN_VALID_OLD,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[37]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[37]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[38]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[38]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[39]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[39]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[3]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[3]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[40]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[40]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[41]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[41]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[42]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[42]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[43]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[43]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[44]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000004000000"
    )
        port map (
      I0 => RESET,
      I1 => BUFFER_DATA_IN_VALID_OLD,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[45]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[45]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[46]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[46]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[47]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[47]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[48]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[48]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[49]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[49]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[4]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000040"
    )
        port map (
      I0 => RESET,
      I1 => BUFFER_DATA_IN_VALID_OLD,
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I5 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[50]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[50]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[51]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[51]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[5]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[5]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[6]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[6]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[7]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[7]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[8]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[8]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_0_in0,
      I1 => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      I5 => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[9]\,
      O => \DEMAPPING_BPSK_DIST_1B_BUFFER[9]_i_1_n_0\
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[0]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[0]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[10]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[10]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[11]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[11]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[12]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[12]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[13]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[13]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[14]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[14]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[15]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[15]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[16]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[16]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[17]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[17]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[18]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[18]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[19]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[19]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[1]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[1]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[20]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[20]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[21]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[21]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[22]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[22]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[23]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[23]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[24]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[24]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[25]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[25]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[26]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[26]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[27]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[27]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[28]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[28]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[29]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[29]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[2]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[2]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[30]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[30]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[31]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[31]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[32]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[32]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[33]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[33]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[34]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[34]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[35]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[35]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[36]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[36]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[37]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[37]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[38]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[38]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[39]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[39]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[3]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[3]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[40]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[40]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[41]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[41]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[42]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[42]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[43]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[43]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[44]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[44]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[45]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[45]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[46]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[46]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[47]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[47]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[48]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[48]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[49]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[49]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[4]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[4]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[50]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[50]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[51]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[51]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[5]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[5]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[6]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[6]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[7]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[7]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[8]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[8]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_BUFFER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER[9]_i_1_n_0\,
      Q => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[9]\,
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[0]\,
      Q => DEMAPPING_BPSK_DIST_1B(0),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[10]\,
      Q => DEMAPPING_BPSK_DIST_1B(10),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[11]\,
      Q => DEMAPPING_BPSK_DIST_1B(11),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[12]\,
      Q => DEMAPPING_BPSK_DIST_1B(12),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[13]\,
      Q => DEMAPPING_BPSK_DIST_1B(13),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[14]\,
      Q => DEMAPPING_BPSK_DIST_1B(14),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[15]\,
      Q => DEMAPPING_BPSK_DIST_1B(15),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[16]\,
      Q => DEMAPPING_BPSK_DIST_1B(16),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[17]\,
      Q => DEMAPPING_BPSK_DIST_1B(17),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[18]\,
      Q => DEMAPPING_BPSK_DIST_1B(18),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[19]\,
      Q => DEMAPPING_BPSK_DIST_1B(19),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[1]\,
      Q => DEMAPPING_BPSK_DIST_1B(1),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[20]\,
      Q => DEMAPPING_BPSK_DIST_1B(20),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[21]\,
      Q => DEMAPPING_BPSK_DIST_1B(21),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[22]\,
      Q => DEMAPPING_BPSK_DIST_1B(22),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[23]\,
      Q => DEMAPPING_BPSK_DIST_1B(23),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[24]\,
      Q => DEMAPPING_BPSK_DIST_1B(24),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[25]\,
      Q => DEMAPPING_BPSK_DIST_1B(25),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[26]\,
      Q => DEMAPPING_BPSK_DIST_1B(26),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[27]\,
      Q => DEMAPPING_BPSK_DIST_1B(27),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[28]\,
      Q => DEMAPPING_BPSK_DIST_1B(28),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[29]\,
      Q => DEMAPPING_BPSK_DIST_1B(29),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[2]\,
      Q => DEMAPPING_BPSK_DIST_1B(2),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[30]\,
      Q => DEMAPPING_BPSK_DIST_1B(30),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[31]\,
      Q => DEMAPPING_BPSK_DIST_1B(31),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[32]\,
      Q => DEMAPPING_BPSK_DIST_1B(32),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[33]\,
      Q => DEMAPPING_BPSK_DIST_1B(33),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[34]\,
      Q => DEMAPPING_BPSK_DIST_1B(34),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[35]\,
      Q => DEMAPPING_BPSK_DIST_1B(35),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[36]\,
      Q => DEMAPPING_BPSK_DIST_1B(36),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[37]\,
      Q => DEMAPPING_BPSK_DIST_1B(37),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[38]\,
      Q => DEMAPPING_BPSK_DIST_1B(38),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[39]\,
      Q => DEMAPPING_BPSK_DIST_1B(39),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[3]\,
      Q => DEMAPPING_BPSK_DIST_1B(3),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[40]\,
      Q => DEMAPPING_BPSK_DIST_1B(40),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[41]\,
      Q => DEMAPPING_BPSK_DIST_1B(41),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[42]\,
      Q => DEMAPPING_BPSK_DIST_1B(42),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[43]\,
      Q => DEMAPPING_BPSK_DIST_1B(43),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[44]\,
      Q => DEMAPPING_BPSK_DIST_1B(44),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[45]\,
      Q => DEMAPPING_BPSK_DIST_1B(45),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[46]\,
      Q => DEMAPPING_BPSK_DIST_1B(46),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[47]\,
      Q => DEMAPPING_BPSK_DIST_1B(47),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[48]\,
      Q => DEMAPPING_BPSK_DIST_1B(48),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[49]\,
      Q => DEMAPPING_BPSK_DIST_1B(49),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[4]\,
      Q => DEMAPPING_BPSK_DIST_1B(4),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[50]\,
      Q => DEMAPPING_BPSK_DIST_1B(50),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[51]\,
      Q => DEMAPPING_BPSK_DIST_1B(51),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[5]\,
      Q => DEMAPPING_BPSK_DIST_1B(5),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[6]\,
      Q => DEMAPPING_BPSK_DIST_1B(6),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[7]\,
      Q => DEMAPPING_BPSK_DIST_1B(7),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[8]\,
      Q => DEMAPPING_BPSK_DIST_1B(8),
      R => '0'
    );
\DEMAPPING_BPSK_DIST_1B_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_BPSK_DIST_1B_BUFFER_reg_n_0_[9]\,
      Q => DEMAPPING_BPSK_DIST_1B(9),
      R => '0'
    );
\DEMAPPING_BPSK_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[0]\,
      Q => DEMAPPING_BPSK(0),
      R => RESET
    );
\DEMAPPING_BPSK_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[10]\,
      Q => DEMAPPING_BPSK(10),
      R => RESET
    );
\DEMAPPING_BPSK_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[11]\,
      Q => DEMAPPING_BPSK(11),
      R => RESET
    );
\DEMAPPING_BPSK_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[12]\,
      Q => DEMAPPING_BPSK(12),
      R => RESET
    );
\DEMAPPING_BPSK_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[13]\,
      Q => DEMAPPING_BPSK(13),
      R => RESET
    );
\DEMAPPING_BPSK_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[14]\,
      Q => DEMAPPING_BPSK(14),
      R => RESET
    );
\DEMAPPING_BPSK_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[15]\,
      Q => DEMAPPING_BPSK(15),
      R => RESET
    );
\DEMAPPING_BPSK_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[16]\,
      Q => DEMAPPING_BPSK(16),
      R => RESET
    );
\DEMAPPING_BPSK_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[17]\,
      Q => DEMAPPING_BPSK(17),
      R => RESET
    );
\DEMAPPING_BPSK_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[18]\,
      Q => DEMAPPING_BPSK(18),
      R => RESET
    );
\DEMAPPING_BPSK_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[19]\,
      Q => DEMAPPING_BPSK(19),
      R => RESET
    );
\DEMAPPING_BPSK_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[1]\,
      Q => DEMAPPING_BPSK(1),
      R => RESET
    );
\DEMAPPING_BPSK_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[20]\,
      Q => DEMAPPING_BPSK(20),
      R => RESET
    );
\DEMAPPING_BPSK_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[21]\,
      Q => DEMAPPING_BPSK(21),
      R => RESET
    );
\DEMAPPING_BPSK_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[22]\,
      Q => DEMAPPING_BPSK(22),
      R => RESET
    );
\DEMAPPING_BPSK_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[23]\,
      Q => DEMAPPING_BPSK(23),
      R => RESET
    );
\DEMAPPING_BPSK_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[24]\,
      Q => DEMAPPING_BPSK(24),
      R => RESET
    );
\DEMAPPING_BPSK_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[25]\,
      Q => DEMAPPING_BPSK(25),
      R => RESET
    );
\DEMAPPING_BPSK_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[26]\,
      Q => DEMAPPING_BPSK(26),
      R => RESET
    );
\DEMAPPING_BPSK_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[27]\,
      Q => DEMAPPING_BPSK(27),
      R => RESET
    );
\DEMAPPING_BPSK_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[28]\,
      Q => DEMAPPING_BPSK(28),
      R => RESET
    );
\DEMAPPING_BPSK_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[29]\,
      Q => DEMAPPING_BPSK(29),
      R => RESET
    );
\DEMAPPING_BPSK_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[2]\,
      Q => DEMAPPING_BPSK(2),
      R => RESET
    );
\DEMAPPING_BPSK_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[30]\,
      Q => DEMAPPING_BPSK(30),
      R => RESET
    );
\DEMAPPING_BPSK_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[31]\,
      Q => DEMAPPING_BPSK(31),
      R => RESET
    );
\DEMAPPING_BPSK_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[32]\,
      Q => DEMAPPING_BPSK(32),
      R => RESET
    );
\DEMAPPING_BPSK_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[33]\,
      Q => DEMAPPING_BPSK(33),
      R => RESET
    );
\DEMAPPING_BPSK_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[34]\,
      Q => DEMAPPING_BPSK(34),
      R => RESET
    );
\DEMAPPING_BPSK_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[35]\,
      Q => DEMAPPING_BPSK(35),
      R => RESET
    );
\DEMAPPING_BPSK_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[36]\,
      Q => DEMAPPING_BPSK(36),
      R => RESET
    );
\DEMAPPING_BPSK_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[37]\,
      Q => DEMAPPING_BPSK(37),
      R => RESET
    );
\DEMAPPING_BPSK_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[38]\,
      Q => DEMAPPING_BPSK(38),
      R => RESET
    );
\DEMAPPING_BPSK_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[39]\,
      Q => DEMAPPING_BPSK(39),
      R => RESET
    );
\DEMAPPING_BPSK_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[3]\,
      Q => DEMAPPING_BPSK(3),
      R => RESET
    );
\DEMAPPING_BPSK_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[40]\,
      Q => DEMAPPING_BPSK(40),
      R => RESET
    );
\DEMAPPING_BPSK_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[41]\,
      Q => DEMAPPING_BPSK(41),
      R => RESET
    );
\DEMAPPING_BPSK_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[42]\,
      Q => DEMAPPING_BPSK(42),
      R => RESET
    );
\DEMAPPING_BPSK_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[43]\,
      Q => DEMAPPING_BPSK(43),
      R => RESET
    );
\DEMAPPING_BPSK_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[44]\,
      Q => DEMAPPING_BPSK(44),
      R => RESET
    );
\DEMAPPING_BPSK_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[45]\,
      Q => DEMAPPING_BPSK(45),
      R => RESET
    );
\DEMAPPING_BPSK_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[46]\,
      Q => DEMAPPING_BPSK(46),
      R => RESET
    );
\DEMAPPING_BPSK_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[47]\,
      Q => DEMAPPING_BPSK(47),
      R => RESET
    );
\DEMAPPING_BPSK_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[48]\,
      Q => DEMAPPING_BPSK(48),
      R => RESET
    );
\DEMAPPING_BPSK_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[49]\,
      Q => DEMAPPING_BPSK(49),
      R => RESET
    );
\DEMAPPING_BPSK_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[4]\,
      Q => DEMAPPING_BPSK(4),
      R => RESET
    );
\DEMAPPING_BPSK_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[50]\,
      Q => DEMAPPING_BPSK(50),
      R => RESET
    );
\DEMAPPING_BPSK_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[51]\,
      Q => DEMAPPING_BPSK(51),
      R => RESET
    );
\DEMAPPING_BPSK_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[5]\,
      Q => DEMAPPING_BPSK(5),
      R => RESET
    );
\DEMAPPING_BPSK_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[6]\,
      Q => DEMAPPING_BPSK(6),
      R => RESET
    );
\DEMAPPING_BPSK_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[7]\,
      Q => DEMAPPING_BPSK(7),
      R => RESET
    );
\DEMAPPING_BPSK_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[8]\,
      Q => DEMAPPING_BPSK(8),
      R => RESET
    );
\DEMAPPING_BPSK_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => \DEMAPPING_BPSK_BUFFER_reg_n_0_[9]\,
      Q => DEMAPPING_BPSK(9),
      R => RESET
    );
DEMAPPING_DONE_FIRST_OFDM_MEMORY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BUFFER_DATA_IN_FIRST_SYMBOL_MARKER,
      I1 => BUFFER_DATA_IN_VALID,
      I2 => BUFFER_DATA_IN_VALID_OLD,
      I3 => DEMAPPING_DONE_FIRST_OFDM_MEMORY,
      O => DEMAPPING_DONE_FIRST_OFDM_MEMORY_i_1_n_0
    );
DEMAPPING_DONE_FIRST_OFDM_MEMORY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => DEMAPPING_DONE_FIRST_OFDM_MEMORY_i_1_n_0,
      Q => DEMAPPING_DONE_FIRST_OFDM_MEMORY,
      R => RESET
    );
DEMAPPING_DONE_FIRST_OFDM_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000200000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_DONE_FIRST_OFDM_i_2_n_0,
      I2 => DEMAPPING_DONE_FIRST_OFDM_MEMORY,
      I3 => DEMAPPING_DONE_i_2_n_0,
      I4 => BUFFER_DATA_IN_VALID_OLD,
      I5 => DEMAPPING_DONE_FIRST_OFDM_reg_n_0,
      O => DEMAPPING_DONE_FIRST_OFDM_i_1_n_0
    );
DEMAPPING_DONE_FIRST_OFDM_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      O => DEMAPPING_DONE_FIRST_OFDM_i_2_n_0
    );
DEMAPPING_DONE_FIRST_OFDM_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => DEMAPPING_DONE_FIRST_OFDM_i_1_n_0,
      Q => DEMAPPING_DONE_FIRST_OFDM_reg_n_0,
      R => RESET
    );
DEMAPPING_DONE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000400000"
    )
        port map (
      I0 => DEMAPPING_DONE_i_2_n_0,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I4 => BUFFER_DATA_IN_VALID_OLD,
      I5 => DEMAPPING_DONE,
      O => DEMAPPING_DONE_i_1_n_0
    );
DEMAPPING_DONE_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      O => DEMAPPING_DONE_i_2_n_0
    );
DEMAPPING_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => DEMAPPING_DONE_i_1_n_0,
      Q => DEMAPPING_DONE,
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[1]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(0),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[201]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(100),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[201]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(101),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[205]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(102),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[205]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(103),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[21]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(10),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[21]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(11),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[25]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(12),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[25]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(13),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[29]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(14),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[29]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(15),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[33]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(16),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[33]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(17),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[37]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(18),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[37]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(19),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[1]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(1),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[41]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(20),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[41]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(21),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[45]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(22),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[45]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(23),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[49]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(24),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[49]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(25),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[53]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(26),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[53]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(27),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[57]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(28),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[57]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(29),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[5]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(2),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[61]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(30),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[61]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(31),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[65]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(32),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[65]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(33),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[69]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(34),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[69]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(35),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[73]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(36),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[73]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(37),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[77]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(38),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[77]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(39),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[5]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(3),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[81]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(40),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[81]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(41),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[85]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(42),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[85]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(43),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[89]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(44),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[89]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(45),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[93]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(46),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[93]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(47),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[97]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(48),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[97]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(49),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[9]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(4),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[101]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(50),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[101]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(51),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[105]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(52),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[105]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(53),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[109]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(54),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[109]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(55),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[113]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(56),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[113]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(57),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[117]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(58),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[117]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(59),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[9]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(5),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[121]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(60),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[121]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(61),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[125]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(62),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[125]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(63),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[129]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(64),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[129]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(65),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[133]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(66),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[133]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(67),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[137]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(68),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[137]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(69),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[13]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(6),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[141]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(70),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[141]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(71),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[145]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(72),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[145]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(73),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[149]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(74),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[149]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(75),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[153]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(76),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[153]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(77),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[157]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(78),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[157]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(79),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[13]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(7),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[161]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(80),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[161]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(81),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[165]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(82),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[165]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(83),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[169]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(84),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[169]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(85),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[173]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(86),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[173]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(87),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[177]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(88),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[177]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(89),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[17]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(8),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[181]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(90),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[181]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(91),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[185]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(92),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[185]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(93),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[189]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(94),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[189]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(95),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[193]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(96),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[193]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(97),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[197]_i_1_n_0\,
      D => DEMAPPING_QPSK_BUFFER0(103),
      Q => DEMAPPING_QPSK_BUFFER(98),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[197]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(99),
      R => RESET
    );
\DEMAPPING_QPSK_BUFFER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_16QAM_BUFFER[17]_i_1_n_0\,
      D => DEMAPPING_SUBCARRIER_QPSK(1),
      Q => DEMAPPING_QPSK_BUFFER(9),
      R => RESET
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      I1 => mux9_out(100),
      I2 => \DEMAPPING_QPSK_DIST_1B_BUFFER[9]_i_2_n_0\,
      O => mux9_out(92)
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      I1 => \DEMAPPING_QPSK_DIST_1B_BUFFER[1]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I4 => mux9_out(100),
      O => mux9_out(102)
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => mux9_out(100),
      I4 => \DEMAPPING_QPSK_DIST_1B_BUFFER[25]_i_2_n_0\,
      O => mux9_out(78)
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      I1 => mux9_out(100),
      I2 => \DEMAPPING_QPSK_DIST_1B_BUFFER[25]_i_2_n_0\,
      O => mux9_out(76)
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => mux9_out(100),
      I4 => \DEMAPPING_QPSK_DIST_1B_BUFFER[41]_i_2_n_0\,
      O => mux9_out(62)
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      I1 => mux9_out(100),
      I2 => \DEMAPPING_QPSK_DIST_1B_BUFFER[41]_i_2_n_0\,
      O => mux9_out(60)
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => mux9_out(100),
      I4 => \DEMAPPING_QPSK_DIST_1B_BUFFER[57]_i_2_n_0\,
      O => mux9_out(46)
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      I1 => mux9_out(100),
      I2 => \DEMAPPING_QPSK_DIST_1B_BUFFER[57]_i_2_n_0\,
      O => mux9_out(44)
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => mux9_out(100),
      I4 => \DEMAPPING_QPSK_DIST_1B_BUFFER[73]_i_2_n_0\,
      O => mux9_out(30)
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      I1 => mux9_out(100),
      I2 => \DEMAPPING_QPSK_DIST_1B_BUFFER[73]_i_2_n_0\,
      O => mux9_out(28)
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER[89]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => mux9_out(100),
      I4 => \DEMAPPING_QPSK_DIST_1B_BUFFER[89]_i_2_n_0\,
      O => mux9_out(14)
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      I1 => mux9_out(100),
      I2 => \DEMAPPING_QPSK_DIST_1B_BUFFER[89]_i_2_n_0\,
      O => mux9_out(12)
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => mux9_out(100),
      I4 => \DEMAPPING_QPSK_DIST_1B_BUFFER[9]_i_2_n_0\,
      O => mux9_out(94)
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(0),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[0]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(100),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[100]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(100),
      D => mux9_out(12),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[101]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(102),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[102]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(102),
      D => mux9_out(12),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[103]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(10),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[10]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(10),
      D => mux9_out(92),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[11]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(12),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[12]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(12),
      D => mux9_out(92),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[13]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(14),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[14]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(14),
      D => mux9_out(92),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[15]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(16),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[16]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(16),
      D => mux9_out(94),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[17]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(18),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[18]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(18),
      D => mux9_out(92),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[19]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(0),
      D => mux9_out(102),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[1]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(20),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[20]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(20),
      D => mux9_out(92),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[21]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(22),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[22]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(22),
      D => mux9_out(92),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[23]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(24),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[24]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(24),
      D => mux9_out(78),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[25]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(26),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[26]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(26),
      D => mux9_out(76),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[27]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(28),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[28]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(28),
      D => mux9_out(76),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[29]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(2),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[2]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(30),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[30]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(30),
      D => mux9_out(76),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[31]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(32),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[32]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(32),
      D => mux9_out(78),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[33]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(34),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[34]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(34),
      D => mux9_out(76),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[35]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(36),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[36]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(36),
      D => mux9_out(76),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[37]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(38),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[38]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(38),
      D => mux9_out(76),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[39]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(2),
      D => mux9_out(100),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[3]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(40),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[40]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(40),
      D => mux9_out(62),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[41]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(42),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[42]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(42),
      D => mux9_out(60),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[43]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(44),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[44]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(44),
      D => mux9_out(60),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[45]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(46),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[46]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(46),
      D => mux9_out(60),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[47]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(48),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[48]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(48),
      D => mux9_out(62),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[49]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(4),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[4]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(50),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[50]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(50),
      D => mux9_out(60),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[51]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(52),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[52]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(52),
      D => mux9_out(60),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[53]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(54),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[54]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(54),
      D => mux9_out(60),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[55]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(56),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[56]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(56),
      D => mux9_out(46),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[57]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(58),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[58]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(58),
      D => mux9_out(44),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[59]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(4),
      D => mux9_out(100),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[5]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(60),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[60]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(60),
      D => mux9_out(44),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[61]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(62),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[62]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(62),
      D => mux9_out(44),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[63]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(64),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[64]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(64),
      D => mux9_out(46),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[65]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(66),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[66]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(66),
      D => mux9_out(44),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[67]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(68),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[68]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(68),
      D => mux9_out(44),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[69]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(6),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[6]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(70),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[70]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(70),
      D => mux9_out(44),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[71]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(72),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[72]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(72),
      D => mux9_out(30),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[73]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(74),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[74]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(74),
      D => mux9_out(28),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[75]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(76),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[76]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(76),
      D => mux9_out(28),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[77]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(78),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[78]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(78),
      D => mux9_out(28),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[79]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(6),
      D => mux9_out(100),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[7]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(80),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[80]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(80),
      D => mux9_out(30),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[81]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(82),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[82]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(82),
      D => mux9_out(28),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[83]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(84),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[84]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(84),
      D => mux9_out(28),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[85]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(86),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[86]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(86),
      D => mux9_out(28),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[87]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(88),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[88]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(88),
      D => mux9_out(14),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[89]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(8),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[8]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(90),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[90]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(90),
      D => mux9_out(12),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[91]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(92),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[92]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(92),
      D => mux9_out(12),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[93]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(94),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[94]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(94),
      D => mux9_out(12),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[95]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(96),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[96]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(96),
      D => mux9_out(14),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[97]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(98),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[98]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(98),
      D => mux9_out(12),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[99]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_BUFFER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(8),
      D => mux9_out(94),
      Q => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[9]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[0]\,
      Q => DEMAPPING_QPSK_DIST_0B(0),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[100]\,
      Q => DEMAPPING_QPSK_DIST_0B(100),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[101]\,
      Q => DEMAPPING_QPSK_DIST_0B(101),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[102]\,
      Q => DEMAPPING_QPSK_DIST_0B(102),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[103]\,
      Q => DEMAPPING_QPSK_DIST_0B(103),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[10]\,
      Q => DEMAPPING_QPSK_DIST_0B(10),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[11]\,
      Q => DEMAPPING_QPSK_DIST_0B(11),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[12]\,
      Q => DEMAPPING_QPSK_DIST_0B(12),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[13]\,
      Q => DEMAPPING_QPSK_DIST_0B(13),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[14]\,
      Q => DEMAPPING_QPSK_DIST_0B(14),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[15]\,
      Q => DEMAPPING_QPSK_DIST_0B(15),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[16]\,
      Q => DEMAPPING_QPSK_DIST_0B(16),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[17]\,
      Q => DEMAPPING_QPSK_DIST_0B(17),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[18]\,
      Q => DEMAPPING_QPSK_DIST_0B(18),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[19]\,
      Q => DEMAPPING_QPSK_DIST_0B(19),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[1]\,
      Q => DEMAPPING_QPSK_DIST_0B(1),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[20]\,
      Q => DEMAPPING_QPSK_DIST_0B(20),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[21]\,
      Q => DEMAPPING_QPSK_DIST_0B(21),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[22]\,
      Q => DEMAPPING_QPSK_DIST_0B(22),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[23]\,
      Q => DEMAPPING_QPSK_DIST_0B(23),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[24]\,
      Q => DEMAPPING_QPSK_DIST_0B(24),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[25]\,
      Q => DEMAPPING_QPSK_DIST_0B(25),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[26]\,
      Q => DEMAPPING_QPSK_DIST_0B(26),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[27]\,
      Q => DEMAPPING_QPSK_DIST_0B(27),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[28]\,
      Q => DEMAPPING_QPSK_DIST_0B(28),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[29]\,
      Q => DEMAPPING_QPSK_DIST_0B(29),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[2]\,
      Q => DEMAPPING_QPSK_DIST_0B(2),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[30]\,
      Q => DEMAPPING_QPSK_DIST_0B(30),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[31]\,
      Q => DEMAPPING_QPSK_DIST_0B(31),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[32]\,
      Q => DEMAPPING_QPSK_DIST_0B(32),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[33]\,
      Q => DEMAPPING_QPSK_DIST_0B(33),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[34]\,
      Q => DEMAPPING_QPSK_DIST_0B(34),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[35]\,
      Q => DEMAPPING_QPSK_DIST_0B(35),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[36]\,
      Q => DEMAPPING_QPSK_DIST_0B(36),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[37]\,
      Q => DEMAPPING_QPSK_DIST_0B(37),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[38]\,
      Q => DEMAPPING_QPSK_DIST_0B(38),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[39]\,
      Q => DEMAPPING_QPSK_DIST_0B(39),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[3]\,
      Q => DEMAPPING_QPSK_DIST_0B(3),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[40]\,
      Q => DEMAPPING_QPSK_DIST_0B(40),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[41]\,
      Q => DEMAPPING_QPSK_DIST_0B(41),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[42]\,
      Q => DEMAPPING_QPSK_DIST_0B(42),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[43]\,
      Q => DEMAPPING_QPSK_DIST_0B(43),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[44]\,
      Q => DEMAPPING_QPSK_DIST_0B(44),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[45]\,
      Q => DEMAPPING_QPSK_DIST_0B(45),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[46]\,
      Q => DEMAPPING_QPSK_DIST_0B(46),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[47]\,
      Q => DEMAPPING_QPSK_DIST_0B(47),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[48]\,
      Q => DEMAPPING_QPSK_DIST_0B(48),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[49]\,
      Q => DEMAPPING_QPSK_DIST_0B(49),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[4]\,
      Q => DEMAPPING_QPSK_DIST_0B(4),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[50]\,
      Q => DEMAPPING_QPSK_DIST_0B(50),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[51]\,
      Q => DEMAPPING_QPSK_DIST_0B(51),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[52]\,
      Q => DEMAPPING_QPSK_DIST_0B(52),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[53]\,
      Q => DEMAPPING_QPSK_DIST_0B(53),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[54]\,
      Q => DEMAPPING_QPSK_DIST_0B(54),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[55]\,
      Q => DEMAPPING_QPSK_DIST_0B(55),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[56]\,
      Q => DEMAPPING_QPSK_DIST_0B(56),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[57]\,
      Q => DEMAPPING_QPSK_DIST_0B(57),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[58]\,
      Q => DEMAPPING_QPSK_DIST_0B(58),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[59]\,
      Q => DEMAPPING_QPSK_DIST_0B(59),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[5]\,
      Q => DEMAPPING_QPSK_DIST_0B(5),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[60]\,
      Q => DEMAPPING_QPSK_DIST_0B(60),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[61]\,
      Q => DEMAPPING_QPSK_DIST_0B(61),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[62]\,
      Q => DEMAPPING_QPSK_DIST_0B(62),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[63]\,
      Q => DEMAPPING_QPSK_DIST_0B(63),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[64]\,
      Q => DEMAPPING_QPSK_DIST_0B(64),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[65]\,
      Q => DEMAPPING_QPSK_DIST_0B(65),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[66]\,
      Q => DEMAPPING_QPSK_DIST_0B(66),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[67]\,
      Q => DEMAPPING_QPSK_DIST_0B(67),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[68]\,
      Q => DEMAPPING_QPSK_DIST_0B(68),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[69]\,
      Q => DEMAPPING_QPSK_DIST_0B(69),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[6]\,
      Q => DEMAPPING_QPSK_DIST_0B(6),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[70]\,
      Q => DEMAPPING_QPSK_DIST_0B(70),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[71]\,
      Q => DEMAPPING_QPSK_DIST_0B(71),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[72]\,
      Q => DEMAPPING_QPSK_DIST_0B(72),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[73]\,
      Q => DEMAPPING_QPSK_DIST_0B(73),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[74]\,
      Q => DEMAPPING_QPSK_DIST_0B(74),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[75]\,
      Q => DEMAPPING_QPSK_DIST_0B(75),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[76]\,
      Q => DEMAPPING_QPSK_DIST_0B(76),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[77]\,
      Q => DEMAPPING_QPSK_DIST_0B(77),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[78]\,
      Q => DEMAPPING_QPSK_DIST_0B(78),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[79]\,
      Q => DEMAPPING_QPSK_DIST_0B(79),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[7]\,
      Q => DEMAPPING_QPSK_DIST_0B(7),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[80]\,
      Q => DEMAPPING_QPSK_DIST_0B(80),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[81]\,
      Q => DEMAPPING_QPSK_DIST_0B(81),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[82]\,
      Q => DEMAPPING_QPSK_DIST_0B(82),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[83]\,
      Q => DEMAPPING_QPSK_DIST_0B(83),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[84]\,
      Q => DEMAPPING_QPSK_DIST_0B(84),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[85]\,
      Q => DEMAPPING_QPSK_DIST_0B(85),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[86]\,
      Q => DEMAPPING_QPSK_DIST_0B(86),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[87]\,
      Q => DEMAPPING_QPSK_DIST_0B(87),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[88]\,
      Q => DEMAPPING_QPSK_DIST_0B(88),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[89]\,
      Q => DEMAPPING_QPSK_DIST_0B(89),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[8]\,
      Q => DEMAPPING_QPSK_DIST_0B(8),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[90]\,
      Q => DEMAPPING_QPSK_DIST_0B(90),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[91]\,
      Q => DEMAPPING_QPSK_DIST_0B(91),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[92]\,
      Q => DEMAPPING_QPSK_DIST_0B(92),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[93]\,
      Q => DEMAPPING_QPSK_DIST_0B(93),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[94]\,
      Q => DEMAPPING_QPSK_DIST_0B(94),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[95]\,
      Q => DEMAPPING_QPSK_DIST_0B(95),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[96]\,
      Q => DEMAPPING_QPSK_DIST_0B(96),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[97]\,
      Q => DEMAPPING_QPSK_DIST_0B(97),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[98]\,
      Q => DEMAPPING_QPSK_DIST_0B(98),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[99]\,
      Q => DEMAPPING_QPSK_DIST_0B(99),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_0B_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_0B_BUFFER_reg_n_0_[9]\,
      Q => DEMAPPING_QPSK_DIST_0B(9),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I1 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(0)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => RESET,
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[100]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[90]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(100)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[102]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[90]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(102)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[10]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(10)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020020"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[10]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      I1 => mux12_out(100),
      I2 => \DEMAPPING_QPSK_DIST_1B_BUFFER[9]_i_2_n_0\,
      O => mux12_out(92)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[10]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(12)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[10]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(14)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(16)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[10]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(18)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      I1 => \DEMAPPING_QPSK_DIST_1B_BUFFER[1]_i_2_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I4 => mux12_out(100),
      O => mux12_out(102)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[1]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[10]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(20)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[10]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(22)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(24)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => mux12_out(100),
      I4 => \DEMAPPING_QPSK_DIST_1B_BUFFER[25]_i_2_n_0\,
      O => mux12_out(78)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDB"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[25]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[26]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(26)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200200"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[26]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      I1 => mux12_out(100),
      I2 => \DEMAPPING_QPSK_DIST_1B_BUFFER[25]_i_2_n_0\,
      O => mux12_out(76)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[26]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(28)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => RESET,
      I1 => BUFFER_DATA_IN_VALID_OLD,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_QPSK_DIST_1B_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(2)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[26]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(30)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(32)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[26]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(34)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[26]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(36)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[26]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(38)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(40)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => mux12_out(100),
      I4 => \DEMAPPING_QPSK_DIST_1B_BUFFER[41]_i_2_n_0\,
      O => mux12_out(62)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[41]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB7"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[41]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[42]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(42)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02002000"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[42]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      I1 => mux12_out(100),
      I2 => \DEMAPPING_QPSK_DIST_1B_BUFFER[41]_i_2_n_0\,
      O => mux12_out(60)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[42]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(44)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[42]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(46)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(48)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => RESET,
      I1 => BUFFER_DATA_IN_VALID_OLD,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_QPSK_DIST_1B_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(4)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[42]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(50)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[42]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(52)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[42]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(54)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(56)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => mux12_out(100),
      I4 => \DEMAPPING_QPSK_DIST_1B_BUFFER[57]_i_2_n_0\,
      O => mux12_out(46)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[57]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE7F"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[57]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[58]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(58)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[58]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000008"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[58]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      I1 => mux12_out(100),
      I2 => \DEMAPPING_QPSK_DIST_1B_BUFFER[57]_i_2_n_0\,
      O => mux12_out(44)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[58]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(60)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[58]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(62)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(64)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[58]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(66)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[58]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(68)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => RESET,
      I1 => BUFFER_DATA_IN_VALID_OLD,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_QPSK_DIST_1B_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(6)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[58]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(70)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(72)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => mux12_out(100),
      I4 => \DEMAPPING_QPSK_DIST_1B_BUFFER[73]_i_2_n_0\,
      O => mux12_out(30)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[73]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EDFF"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[73]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[74]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(74)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[74]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080080"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[74]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      I1 => mux12_out(100),
      I2 => \DEMAPPING_QPSK_DIST_1B_BUFFER[73]_i_2_n_0\,
      O => mux12_out(28)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[74]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(76)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[74]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(78)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(80)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[82]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[74]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(82)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[84]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[74]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(84)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[86]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[74]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(86)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[88]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(88)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[89]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => mux12_out(100),
      I4 => \DEMAPPING_QPSK_DIST_1B_BUFFER[89]_i_2_n_0\,
      O => mux12_out(14)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[89]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DBFF"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[89]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(8)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[90]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(90)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[90]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800800"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[90]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      I1 => mux12_out(100),
      I2 => \DEMAPPING_QPSK_DIST_1B_BUFFER[89]_i_2_n_0\,
      O => mux12_out(12)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[92]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[90]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(92)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[94]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[90]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(94)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[96]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I3 => \DEMAPPING_QPSK_DIST_1B_BUFFER[0]_i_2_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I5 => \DEMAPPING_16QAM_BUFFER[1]_i_2_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(96)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[98]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \DEMAPPING_QPSK_DIST_1B_BUFFER[90]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => DEMAPPING_QPSK_DIST_1B_BUFFER(98)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABA8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => mux12_out(100),
      I4 => \DEMAPPING_QPSK_DIST_1B_BUFFER[9]_i_2_n_0\,
      O => mux12_out(94)
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFED"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      O => \DEMAPPING_QPSK_DIST_1B_BUFFER[9]_i_2_n_0\
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(0),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[0]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(100),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[100]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(100),
      D => mux12_out(12),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[101]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(102),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[102]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(102),
      D => mux12_out(12),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[103]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(10),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[10]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(10),
      D => mux12_out(92),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[11]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(12),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[12]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(12),
      D => mux12_out(92),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[13]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(14),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[14]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(14),
      D => mux12_out(92),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[15]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(16),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[16]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(16),
      D => mux12_out(94),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[17]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(18),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[18]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(18),
      D => mux12_out(92),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[19]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(0),
      D => mux12_out(102),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[1]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(20),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[20]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(20),
      D => mux12_out(92),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[21]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(22),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[22]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(22),
      D => mux12_out(92),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[23]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(24),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[24]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(24),
      D => mux12_out(78),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[25]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(26),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[26]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(26),
      D => mux12_out(76),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[27]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(28),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[28]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(28),
      D => mux12_out(76),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[29]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(2),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[2]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(30),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[30]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(30),
      D => mux12_out(76),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[31]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(32),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[32]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(32),
      D => mux12_out(78),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[33]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(34),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[34]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(34),
      D => mux12_out(76),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[35]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(36),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[36]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(36),
      D => mux12_out(76),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[37]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(38),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[38]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(38),
      D => mux12_out(76),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[39]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(2),
      D => mux12_out(100),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[3]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(40),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[40]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(40),
      D => mux12_out(62),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[41]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(42),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[42]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(42),
      D => mux12_out(60),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[43]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(44),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[44]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(44),
      D => mux12_out(60),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[45]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(46),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[46]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(46),
      D => mux12_out(60),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[47]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(48),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[48]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(48),
      D => mux12_out(62),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[49]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(4),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[4]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(50),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[50]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(50),
      D => mux12_out(60),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[51]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(52),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[52]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(52),
      D => mux12_out(60),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[53]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(54),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[54]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(54),
      D => mux12_out(60),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[55]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(56),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[56]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(56),
      D => mux12_out(46),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[57]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(58),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[58]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(58),
      D => mux12_out(44),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[59]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(4),
      D => mux12_out(100),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[5]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(60),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[60]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(60),
      D => mux12_out(44),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[61]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(62),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[62]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(62),
      D => mux12_out(44),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[63]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(64),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[64]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(64),
      D => mux12_out(46),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[65]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(66),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[66]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(66),
      D => mux12_out(44),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[67]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(68),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[68]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(68),
      D => mux12_out(44),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[69]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(6),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[6]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(70),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[70]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(70),
      D => mux12_out(44),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[71]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(72),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[72]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(72),
      D => mux12_out(30),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[73]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(74),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[74]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(74),
      D => mux12_out(28),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[75]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(76),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[76]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(76),
      D => mux12_out(28),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[77]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(78),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[78]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(78),
      D => mux12_out(28),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[79]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(6),
      D => mux12_out(100),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[7]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(80),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[80]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(80),
      D => mux12_out(30),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[81]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(82),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[82]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(82),
      D => mux12_out(28),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[83]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(84),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[84]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(84),
      D => mux12_out(28),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[85]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(86),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[86]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(86),
      D => mux12_out(28),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[87]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(88),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[88]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(88),
      D => mux12_out(14),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[89]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(8),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[8]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(90),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[90]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(90),
      D => mux12_out(12),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[91]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(92),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[92]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(92),
      D => mux12_out(12),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[93]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(94),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[94]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(94),
      D => mux12_out(12),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[95]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(96),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[96]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(96),
      D => mux12_out(14),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[97]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(98),
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[98]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(98),
      D => mux12_out(12),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[99]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_BUFFER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_QPSK_DIST_1B_BUFFER(8),
      D => mux12_out(94),
      Q => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[9]\,
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[0]\,
      Q => DEMAPPING_QPSK_DIST_1B(0),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[100]\,
      Q => DEMAPPING_QPSK_DIST_1B(100),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[101]\,
      Q => DEMAPPING_QPSK_DIST_1B(101),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[102]\,
      Q => DEMAPPING_QPSK_DIST_1B(102),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[103]\,
      Q => DEMAPPING_QPSK_DIST_1B(103),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[10]\,
      Q => DEMAPPING_QPSK_DIST_1B(10),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[11]\,
      Q => DEMAPPING_QPSK_DIST_1B(11),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[12]\,
      Q => DEMAPPING_QPSK_DIST_1B(12),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[13]\,
      Q => DEMAPPING_QPSK_DIST_1B(13),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[14]\,
      Q => DEMAPPING_QPSK_DIST_1B(14),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[15]\,
      Q => DEMAPPING_QPSK_DIST_1B(15),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[16]\,
      Q => DEMAPPING_QPSK_DIST_1B(16),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[17]\,
      Q => DEMAPPING_QPSK_DIST_1B(17),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[18]\,
      Q => DEMAPPING_QPSK_DIST_1B(18),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[19]\,
      Q => DEMAPPING_QPSK_DIST_1B(19),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[1]\,
      Q => DEMAPPING_QPSK_DIST_1B(1),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[20]\,
      Q => DEMAPPING_QPSK_DIST_1B(20),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[21]\,
      Q => DEMAPPING_QPSK_DIST_1B(21),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[22]\,
      Q => DEMAPPING_QPSK_DIST_1B(22),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[23]\,
      Q => DEMAPPING_QPSK_DIST_1B(23),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[24]\,
      Q => DEMAPPING_QPSK_DIST_1B(24),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[25]\,
      Q => DEMAPPING_QPSK_DIST_1B(25),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[26]\,
      Q => DEMAPPING_QPSK_DIST_1B(26),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[27]\,
      Q => DEMAPPING_QPSK_DIST_1B(27),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[28]\,
      Q => DEMAPPING_QPSK_DIST_1B(28),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[29]\,
      Q => DEMAPPING_QPSK_DIST_1B(29),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[2]\,
      Q => DEMAPPING_QPSK_DIST_1B(2),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[30]\,
      Q => DEMAPPING_QPSK_DIST_1B(30),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[31]\,
      Q => DEMAPPING_QPSK_DIST_1B(31),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[32]\,
      Q => DEMAPPING_QPSK_DIST_1B(32),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[33]\,
      Q => DEMAPPING_QPSK_DIST_1B(33),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[34]\,
      Q => DEMAPPING_QPSK_DIST_1B(34),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[35]\,
      Q => DEMAPPING_QPSK_DIST_1B(35),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[36]\,
      Q => DEMAPPING_QPSK_DIST_1B(36),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[37]\,
      Q => DEMAPPING_QPSK_DIST_1B(37),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[38]\,
      Q => DEMAPPING_QPSK_DIST_1B(38),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[39]\,
      Q => DEMAPPING_QPSK_DIST_1B(39),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[3]\,
      Q => DEMAPPING_QPSK_DIST_1B(3),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[40]\,
      Q => DEMAPPING_QPSK_DIST_1B(40),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[41]\,
      Q => DEMAPPING_QPSK_DIST_1B(41),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[42]\,
      Q => DEMAPPING_QPSK_DIST_1B(42),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[43]\,
      Q => DEMAPPING_QPSK_DIST_1B(43),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[44]\,
      Q => DEMAPPING_QPSK_DIST_1B(44),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[45]\,
      Q => DEMAPPING_QPSK_DIST_1B(45),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[46]\,
      Q => DEMAPPING_QPSK_DIST_1B(46),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[47]\,
      Q => DEMAPPING_QPSK_DIST_1B(47),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[48]\,
      Q => DEMAPPING_QPSK_DIST_1B(48),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[49]\,
      Q => DEMAPPING_QPSK_DIST_1B(49),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[4]\,
      Q => DEMAPPING_QPSK_DIST_1B(4),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[50]\,
      Q => DEMAPPING_QPSK_DIST_1B(50),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[51]\,
      Q => DEMAPPING_QPSK_DIST_1B(51),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[52]\,
      Q => DEMAPPING_QPSK_DIST_1B(52),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[53]\,
      Q => DEMAPPING_QPSK_DIST_1B(53),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[54]\,
      Q => DEMAPPING_QPSK_DIST_1B(54),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[55]\,
      Q => DEMAPPING_QPSK_DIST_1B(55),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[56]\,
      Q => DEMAPPING_QPSK_DIST_1B(56),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[57]\,
      Q => DEMAPPING_QPSK_DIST_1B(57),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[58]\,
      Q => DEMAPPING_QPSK_DIST_1B(58),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[59]\,
      Q => DEMAPPING_QPSK_DIST_1B(59),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[5]\,
      Q => DEMAPPING_QPSK_DIST_1B(5),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[60]\,
      Q => DEMAPPING_QPSK_DIST_1B(60),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[61]\,
      Q => DEMAPPING_QPSK_DIST_1B(61),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[62]\,
      Q => DEMAPPING_QPSK_DIST_1B(62),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[63]\,
      Q => DEMAPPING_QPSK_DIST_1B(63),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[64]\,
      Q => DEMAPPING_QPSK_DIST_1B(64),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[65]\,
      Q => DEMAPPING_QPSK_DIST_1B(65),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[66]\,
      Q => DEMAPPING_QPSK_DIST_1B(66),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[67]\,
      Q => DEMAPPING_QPSK_DIST_1B(67),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[68]\,
      Q => DEMAPPING_QPSK_DIST_1B(68),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[69]\,
      Q => DEMAPPING_QPSK_DIST_1B(69),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[6]\,
      Q => DEMAPPING_QPSK_DIST_1B(6),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[70]\,
      Q => DEMAPPING_QPSK_DIST_1B(70),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[71]\,
      Q => DEMAPPING_QPSK_DIST_1B(71),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[72]\,
      Q => DEMAPPING_QPSK_DIST_1B(72),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[73]\,
      Q => DEMAPPING_QPSK_DIST_1B(73),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[74]\,
      Q => DEMAPPING_QPSK_DIST_1B(74),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[75]\,
      Q => DEMAPPING_QPSK_DIST_1B(75),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[76]\,
      Q => DEMAPPING_QPSK_DIST_1B(76),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[77]\,
      Q => DEMAPPING_QPSK_DIST_1B(77),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[78]\,
      Q => DEMAPPING_QPSK_DIST_1B(78),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[79]\,
      Q => DEMAPPING_QPSK_DIST_1B(79),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[7]\,
      Q => DEMAPPING_QPSK_DIST_1B(7),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[80]\,
      Q => DEMAPPING_QPSK_DIST_1B(80),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[81]\,
      Q => DEMAPPING_QPSK_DIST_1B(81),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[82]\,
      Q => DEMAPPING_QPSK_DIST_1B(82),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[83]\,
      Q => DEMAPPING_QPSK_DIST_1B(83),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[84]\,
      Q => DEMAPPING_QPSK_DIST_1B(84),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[85]\,
      Q => DEMAPPING_QPSK_DIST_1B(85),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[86]\,
      Q => DEMAPPING_QPSK_DIST_1B(86),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[87]\,
      Q => DEMAPPING_QPSK_DIST_1B(87),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[88]\,
      Q => DEMAPPING_QPSK_DIST_1B(88),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[89]\,
      Q => DEMAPPING_QPSK_DIST_1B(89),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[8]\,
      Q => DEMAPPING_QPSK_DIST_1B(8),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[90]\,
      Q => DEMAPPING_QPSK_DIST_1B(90),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[91]\,
      Q => DEMAPPING_QPSK_DIST_1B(91),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[92]\,
      Q => DEMAPPING_QPSK_DIST_1B(92),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[93]\,
      Q => DEMAPPING_QPSK_DIST_1B(93),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[94]\,
      Q => DEMAPPING_QPSK_DIST_1B(94),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[95]\,
      Q => DEMAPPING_QPSK_DIST_1B(95),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[96]\,
      Q => DEMAPPING_QPSK_DIST_1B(96),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[97]\,
      Q => DEMAPPING_QPSK_DIST_1B(97),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[98]\,
      Q => DEMAPPING_QPSK_DIST_1B(98),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[99]\,
      Q => DEMAPPING_QPSK_DIST_1B(99),
      R => '0'
    );
\DEMAPPING_QPSK_DIST_1B_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \DEMAPPING_BPSK_DIST_1B[0]_i_1_n_0\,
      D => \DEMAPPING_QPSK_DIST_1B_BUFFER_reg_n_0_[9]\,
      Q => DEMAPPING_QPSK_DIST_1B(9),
      R => '0'
    );
\DEMAPPING_QPSK_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(0),
      Q => DEMAPPING_16QAM(0),
      R => RESET
    );
\DEMAPPING_QPSK_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(100),
      Q => DEMAPPING_16QAM(200),
      R => RESET
    );
\DEMAPPING_QPSK_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(101),
      Q => DEMAPPING_16QAM(202),
      R => RESET
    );
\DEMAPPING_QPSK_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(102),
      Q => DEMAPPING_16QAM(204),
      R => RESET
    );
\DEMAPPING_QPSK_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(103),
      Q => DEMAPPING_16QAM(206),
      R => RESET
    );
\DEMAPPING_QPSK_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(10),
      Q => DEMAPPING_16QAM(20),
      R => RESET
    );
\DEMAPPING_QPSK_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(11),
      Q => DEMAPPING_16QAM(22),
      R => RESET
    );
\DEMAPPING_QPSK_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(12),
      Q => DEMAPPING_16QAM(24),
      R => RESET
    );
\DEMAPPING_QPSK_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(13),
      Q => DEMAPPING_16QAM(26),
      R => RESET
    );
\DEMAPPING_QPSK_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(14),
      Q => DEMAPPING_16QAM(28),
      R => RESET
    );
\DEMAPPING_QPSK_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(15),
      Q => DEMAPPING_16QAM(30),
      R => RESET
    );
\DEMAPPING_QPSK_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(16),
      Q => DEMAPPING_16QAM(32),
      R => RESET
    );
\DEMAPPING_QPSK_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(17),
      Q => DEMAPPING_16QAM(34),
      R => RESET
    );
\DEMAPPING_QPSK_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(18),
      Q => DEMAPPING_16QAM(36),
      R => RESET
    );
\DEMAPPING_QPSK_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(19),
      Q => DEMAPPING_16QAM(38),
      R => RESET
    );
\DEMAPPING_QPSK_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(1),
      Q => DEMAPPING_16QAM(2),
      R => RESET
    );
\DEMAPPING_QPSK_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(20),
      Q => DEMAPPING_16QAM(40),
      R => RESET
    );
\DEMAPPING_QPSK_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(21),
      Q => DEMAPPING_16QAM(42),
      R => RESET
    );
\DEMAPPING_QPSK_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(22),
      Q => DEMAPPING_16QAM(44),
      R => RESET
    );
\DEMAPPING_QPSK_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(23),
      Q => DEMAPPING_16QAM(46),
      R => RESET
    );
\DEMAPPING_QPSK_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(24),
      Q => DEMAPPING_16QAM(48),
      R => RESET
    );
\DEMAPPING_QPSK_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(25),
      Q => DEMAPPING_16QAM(50),
      R => RESET
    );
\DEMAPPING_QPSK_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(26),
      Q => DEMAPPING_16QAM(52),
      R => RESET
    );
\DEMAPPING_QPSK_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(27),
      Q => DEMAPPING_16QAM(54),
      R => RESET
    );
\DEMAPPING_QPSK_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(28),
      Q => DEMAPPING_16QAM(56),
      R => RESET
    );
\DEMAPPING_QPSK_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(29),
      Q => DEMAPPING_16QAM(58),
      R => RESET
    );
\DEMAPPING_QPSK_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(2),
      Q => DEMAPPING_16QAM(4),
      R => RESET
    );
\DEMAPPING_QPSK_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(30),
      Q => DEMAPPING_16QAM(60),
      R => RESET
    );
\DEMAPPING_QPSK_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(31),
      Q => DEMAPPING_16QAM(62),
      R => RESET
    );
\DEMAPPING_QPSK_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(32),
      Q => DEMAPPING_16QAM(64),
      R => RESET
    );
\DEMAPPING_QPSK_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(33),
      Q => DEMAPPING_16QAM(66),
      R => RESET
    );
\DEMAPPING_QPSK_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(34),
      Q => DEMAPPING_16QAM(68),
      R => RESET
    );
\DEMAPPING_QPSK_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(35),
      Q => DEMAPPING_16QAM(70),
      R => RESET
    );
\DEMAPPING_QPSK_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(36),
      Q => DEMAPPING_16QAM(72),
      R => RESET
    );
\DEMAPPING_QPSK_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(37),
      Q => DEMAPPING_16QAM(74),
      R => RESET
    );
\DEMAPPING_QPSK_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(38),
      Q => DEMAPPING_16QAM(76),
      R => RESET
    );
\DEMAPPING_QPSK_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(39),
      Q => DEMAPPING_16QAM(78),
      R => RESET
    );
\DEMAPPING_QPSK_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(3),
      Q => DEMAPPING_16QAM(6),
      R => RESET
    );
\DEMAPPING_QPSK_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(40),
      Q => DEMAPPING_16QAM(80),
      R => RESET
    );
\DEMAPPING_QPSK_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(41),
      Q => DEMAPPING_16QAM(82),
      R => RESET
    );
\DEMAPPING_QPSK_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(42),
      Q => DEMAPPING_16QAM(84),
      R => RESET
    );
\DEMAPPING_QPSK_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(43),
      Q => DEMAPPING_16QAM(86),
      R => RESET
    );
\DEMAPPING_QPSK_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(44),
      Q => DEMAPPING_16QAM(88),
      R => RESET
    );
\DEMAPPING_QPSK_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(45),
      Q => DEMAPPING_16QAM(90),
      R => RESET
    );
\DEMAPPING_QPSK_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(46),
      Q => DEMAPPING_16QAM(92),
      R => RESET
    );
\DEMAPPING_QPSK_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(47),
      Q => DEMAPPING_16QAM(94),
      R => RESET
    );
\DEMAPPING_QPSK_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(48),
      Q => DEMAPPING_16QAM(96),
      R => RESET
    );
\DEMAPPING_QPSK_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(49),
      Q => DEMAPPING_16QAM(98),
      R => RESET
    );
\DEMAPPING_QPSK_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(4),
      Q => DEMAPPING_16QAM(8),
      R => RESET
    );
\DEMAPPING_QPSK_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(50),
      Q => DEMAPPING_16QAM(100),
      R => RESET
    );
\DEMAPPING_QPSK_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(51),
      Q => DEMAPPING_16QAM(102),
      R => RESET
    );
\DEMAPPING_QPSK_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(52),
      Q => DEMAPPING_16QAM(104),
      R => RESET
    );
\DEMAPPING_QPSK_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(53),
      Q => DEMAPPING_16QAM(106),
      R => RESET
    );
\DEMAPPING_QPSK_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(54),
      Q => DEMAPPING_16QAM(108),
      R => RESET
    );
\DEMAPPING_QPSK_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(55),
      Q => DEMAPPING_16QAM(110),
      R => RESET
    );
\DEMAPPING_QPSK_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(56),
      Q => DEMAPPING_16QAM(112),
      R => RESET
    );
\DEMAPPING_QPSK_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(57),
      Q => DEMAPPING_16QAM(114),
      R => RESET
    );
\DEMAPPING_QPSK_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(58),
      Q => DEMAPPING_16QAM(116),
      R => RESET
    );
\DEMAPPING_QPSK_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(59),
      Q => DEMAPPING_16QAM(118),
      R => RESET
    );
\DEMAPPING_QPSK_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(5),
      Q => DEMAPPING_16QAM(10),
      R => RESET
    );
\DEMAPPING_QPSK_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(60),
      Q => DEMAPPING_16QAM(120),
      R => RESET
    );
\DEMAPPING_QPSK_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(61),
      Q => DEMAPPING_16QAM(122),
      R => RESET
    );
\DEMAPPING_QPSK_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(62),
      Q => DEMAPPING_16QAM(124),
      R => RESET
    );
\DEMAPPING_QPSK_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(63),
      Q => DEMAPPING_16QAM(126),
      R => RESET
    );
\DEMAPPING_QPSK_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(64),
      Q => DEMAPPING_16QAM(128),
      R => RESET
    );
\DEMAPPING_QPSK_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(65),
      Q => DEMAPPING_16QAM(130),
      R => RESET
    );
\DEMAPPING_QPSK_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(66),
      Q => DEMAPPING_16QAM(132),
      R => RESET
    );
\DEMAPPING_QPSK_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(67),
      Q => DEMAPPING_16QAM(134),
      R => RESET
    );
\DEMAPPING_QPSK_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(68),
      Q => DEMAPPING_16QAM(136),
      R => RESET
    );
\DEMAPPING_QPSK_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(69),
      Q => DEMAPPING_16QAM(138),
      R => RESET
    );
\DEMAPPING_QPSK_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(6),
      Q => DEMAPPING_16QAM(12),
      R => RESET
    );
\DEMAPPING_QPSK_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(70),
      Q => DEMAPPING_16QAM(140),
      R => RESET
    );
\DEMAPPING_QPSK_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(71),
      Q => DEMAPPING_16QAM(142),
      R => RESET
    );
\DEMAPPING_QPSK_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(72),
      Q => DEMAPPING_16QAM(144),
      R => RESET
    );
\DEMAPPING_QPSK_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(73),
      Q => DEMAPPING_16QAM(146),
      R => RESET
    );
\DEMAPPING_QPSK_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(74),
      Q => DEMAPPING_16QAM(148),
      R => RESET
    );
\DEMAPPING_QPSK_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(75),
      Q => DEMAPPING_16QAM(150),
      R => RESET
    );
\DEMAPPING_QPSK_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(76),
      Q => DEMAPPING_16QAM(152),
      R => RESET
    );
\DEMAPPING_QPSK_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(77),
      Q => DEMAPPING_16QAM(154),
      R => RESET
    );
\DEMAPPING_QPSK_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(78),
      Q => DEMAPPING_16QAM(156),
      R => RESET
    );
\DEMAPPING_QPSK_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(79),
      Q => DEMAPPING_16QAM(158),
      R => RESET
    );
\DEMAPPING_QPSK_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(7),
      Q => DEMAPPING_16QAM(14),
      R => RESET
    );
\DEMAPPING_QPSK_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(80),
      Q => DEMAPPING_16QAM(160),
      R => RESET
    );
\DEMAPPING_QPSK_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(81),
      Q => DEMAPPING_16QAM(162),
      R => RESET
    );
\DEMAPPING_QPSK_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(82),
      Q => DEMAPPING_16QAM(164),
      R => RESET
    );
\DEMAPPING_QPSK_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(83),
      Q => DEMAPPING_16QAM(166),
      R => RESET
    );
\DEMAPPING_QPSK_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(84),
      Q => DEMAPPING_16QAM(168),
      R => RESET
    );
\DEMAPPING_QPSK_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(85),
      Q => DEMAPPING_16QAM(170),
      R => RESET
    );
\DEMAPPING_QPSK_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(86),
      Q => DEMAPPING_16QAM(172),
      R => RESET
    );
\DEMAPPING_QPSK_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(87),
      Q => DEMAPPING_16QAM(174),
      R => RESET
    );
\DEMAPPING_QPSK_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(88),
      Q => DEMAPPING_16QAM(176),
      R => RESET
    );
\DEMAPPING_QPSK_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(89),
      Q => DEMAPPING_16QAM(178),
      R => RESET
    );
\DEMAPPING_QPSK_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(8),
      Q => DEMAPPING_16QAM(16),
      R => RESET
    );
\DEMAPPING_QPSK_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(90),
      Q => DEMAPPING_16QAM(180),
      R => RESET
    );
\DEMAPPING_QPSK_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(91),
      Q => DEMAPPING_16QAM(182),
      R => RESET
    );
\DEMAPPING_QPSK_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(92),
      Q => DEMAPPING_16QAM(184),
      R => RESET
    );
\DEMAPPING_QPSK_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(93),
      Q => DEMAPPING_16QAM(186),
      R => RESET
    );
\DEMAPPING_QPSK_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(94),
      Q => DEMAPPING_16QAM(188),
      R => RESET
    );
\DEMAPPING_QPSK_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(95),
      Q => DEMAPPING_16QAM(190),
      R => RESET
    );
\DEMAPPING_QPSK_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(96),
      Q => DEMAPPING_16QAM(192),
      R => RESET
    );
\DEMAPPING_QPSK_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(97),
      Q => DEMAPPING_16QAM(194),
      R => RESET
    );
\DEMAPPING_QPSK_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(98),
      Q => DEMAPPING_16QAM(196),
      R => RESET
    );
\DEMAPPING_QPSK_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(99),
      Q => DEMAPPING_16QAM(198),
      R => RESET
    );
\DEMAPPING_QPSK_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_DONE,
      D => DEMAPPING_QPSK_BUFFER(9),
      Q => DEMAPPING_16QAM(18),
      R => RESET
    );
DEMAPPING_START_MARKER_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => DEMAPPING_DONE_FIRST_OFDM_reg_n_0,
      I1 => DEMAPPING_DONE,
      I2 => \^demapping_start_marker\,
      O => DEMAPPING_START_MARKER_i_1_n_0
    );
DEMAPPING_START_MARKER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => DEMAPPING_START_MARKER_i_1_n_0,
      Q => \^demapping_start_marker\,
      R => RESET
    );
DEMAPPING_STROBE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => DEMAPPING_DONE,
      Q => DEMAPPING_STROBE,
      R => RESET
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID,
      I1 => RESET,
      O => DEMAPPING_SUBCARRIER_BPSK
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(19),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I3 => THRESH_16QAM(19),
      I4 => p_0_in1_in(18),
      I5 => THRESH_16QAM(18),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_10_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(17),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I3 => THRESH_16QAM(17),
      I4 => p_0_in1_in(16),
      I5 => THRESH_16QAM(16),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_11_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(14),
      I1 => p_0_in1_in(14),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I3 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I4 => BUFFER_IDATA_IN(15),
      I5 => THRESH_16QAM(15),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_13_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(12),
      I1 => p_0_in1_in(12),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I3 => BUFFER_IDATA_IN(23),
      I4 => BUFFER_IDATA_IN(13),
      I5 => THRESH_16QAM(13),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_14_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(10),
      I1 => p_0_in1_in(10),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I3 => BUFFER_IDATA_IN(23),
      I4 => BUFFER_IDATA_IN(11),
      I5 => THRESH_16QAM(11),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_15_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(8),
      I1 => p_0_in1_in(8),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I3 => BUFFER_IDATA_IN(23),
      I4 => BUFFER_IDATA_IN(9),
      I5 => THRESH_16QAM(9),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_16_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(15),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I3 => THRESH_16QAM(15),
      I4 => p_0_in1_in(14),
      I5 => THRESH_16QAM(14),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_17_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(13),
      I1 => BUFFER_IDATA_IN(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I3 => THRESH_16QAM(13),
      I4 => p_0_in1_in(12),
      I5 => THRESH_16QAM(12),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_18_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(11),
      I1 => BUFFER_IDATA_IN(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I3 => THRESH_16QAM(11),
      I4 => p_0_in1_in(10),
      I5 => THRESH_16QAM(10),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_19_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(9),
      I1 => BUFFER_IDATA_IN(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I3 => THRESH_16QAM(9),
      I4 => p_0_in1_in(8),
      I5 => THRESH_16QAM(8),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_20_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(20),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(20),
      O => p_0_in1_in(20)
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(18),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(18),
      O => p_0_in1_in(18)
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(16),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(16),
      O => p_0_in1_in(16)
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(6),
      I1 => p_0_in1_in(6),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I3 => BUFFER_IDATA_IN(23),
      I4 => BUFFER_IDATA_IN(7),
      I5 => THRESH_16QAM(7),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_26_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(4),
      I1 => p_0_in1_in(4),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I3 => BUFFER_IDATA_IN(23),
      I4 => BUFFER_IDATA_IN(5),
      I5 => THRESH_16QAM(5),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_27_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(2),
      I1 => p_0_in1_in(2),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I3 => BUFFER_IDATA_IN(23),
      I4 => BUFFER_IDATA_IN(3),
      I5 => THRESH_16QAM(3),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_28_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(0),
      I1 => BUFFER_IDATA_IN(0),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(1),
      I3 => BUFFER_IDATA_IN(23),
      I4 => BUFFER_IDATA_IN(1),
      I5 => THRESH_16QAM(1),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_29_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(7),
      I1 => BUFFER_IDATA_IN(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I3 => THRESH_16QAM(7),
      I4 => p_0_in1_in(6),
      I5 => THRESH_16QAM(6),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(5),
      I1 => BUFFER_IDATA_IN(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I3 => THRESH_16QAM(5),
      I4 => p_0_in1_in(4),
      I5 => THRESH_16QAM(4),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_31_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(3),
      I1 => BUFFER_IDATA_IN(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I3 => THRESH_16QAM(3),
      I4 => p_0_in1_in(2),
      I5 => THRESH_16QAM(2),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_32_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(1),
      I1 => BUFFER_IDATA_IN(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(1),
      I3 => THRESH_16QAM(1),
      I4 => THRESH_16QAM(0),
      I5 => BUFFER_IDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_33_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(14),
      I1 => BUFFER_IDATA_IN(23),
      I2 => BUFFER_IDATA_IN(14),
      O => p_0_in1_in(14)
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(12),
      I1 => BUFFER_IDATA_IN(23),
      I2 => BUFFER_IDATA_IN(12),
      O => p_0_in1_in(12)
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(10),
      I1 => BUFFER_IDATA_IN(23),
      I2 => BUFFER_IDATA_IN(10),
      O => p_0_in1_in(10)
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(8),
      I1 => BUFFER_IDATA_IN(23),
      I2 => BUFFER_IDATA_IN(8),
      O => p_0_in1_in(8)
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000000FF0A2222"
    )
        port map (
      I0 => THRESH_16QAM(22),
      I1 => BUFFER_IDATA_IN(22),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(22),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => THRESH_16QAM(23),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_4_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_40_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(22),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_41_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(21),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_42_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(20),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_43_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(19),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_44_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(18),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_45_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(17),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_46_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(6),
      I1 => BUFFER_IDATA_IN(23),
      I2 => BUFFER_IDATA_IN(6),
      O => p_0_in1_in(6)
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(4),
      I1 => BUFFER_IDATA_IN(23),
      I2 => BUFFER_IDATA_IN(4),
      O => p_0_in1_in(4)
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(20),
      I1 => p_0_in1_in(20),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I3 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I4 => BUFFER_IDATA_IN(21),
      I5 => THRESH_16QAM(21),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_5_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(2),
      I1 => BUFFER_IDATA_IN(23),
      I2 => BUFFER_IDATA_IN(2),
      O => p_0_in1_in(2)
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(16),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_52_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(15),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_53_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(14),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_54_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(13),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_55_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(12),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_56_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(11),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_57_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(10),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_58_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(9),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_59_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(18),
      I1 => p_0_in1_in(18),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I3 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I4 => BUFFER_IDATA_IN(19),
      I5 => THRESH_16QAM(19),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_6_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(8),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_60_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(7),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_61_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(6),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_62_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(5),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_63_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_64_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(4),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_65_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(3),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_66_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(2),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_67_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(1),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_68_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(16),
      I1 => p_0_in1_in(16),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I3 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I4 => BUFFER_IDATA_IN(17),
      I5 => THRESH_16QAM(17),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_7_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8782050000058287"
    )
        port map (
      I0 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I2 => THRESH_16QAM(23),
      I3 => BUFFER_IDATA_IN(22),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST3(22),
      I5 => THRESH_16QAM(22),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_8_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(21),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I3 => THRESH_16QAM(21),
      I4 => p_0_in1_in(20),
      I5 => THRESH_16QAM(20),
      O => \DEMAPPING_SUBCARRIER_16QAM[1]_i_9_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(17),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(17),
      I3 => THRESH_16QAM(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_24_n_0\,
      I5 => THRESH_16QAM(16),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_10_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(14),
      I1 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_33_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(15),
      I3 => BUFFER_QDATA_IN(23),
      I4 => BUFFER_QDATA_IN(15),
      I5 => THRESH_16QAM(15),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(12),
      I1 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_35_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(13),
      I3 => BUFFER_QDATA_IN(23),
      I4 => BUFFER_QDATA_IN(13),
      I5 => THRESH_16QAM(13),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_13_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(10),
      I1 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_36_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(11),
      I3 => BUFFER_QDATA_IN(23),
      I4 => BUFFER_QDATA_IN(11),
      I5 => THRESH_16QAM(11),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_14_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(8),
      I1 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_38_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(9),
      I3 => BUFFER_QDATA_IN(23),
      I4 => BUFFER_QDATA_IN(9),
      I5 => THRESH_16QAM(9),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_15_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(15),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(15),
      I3 => THRESH_16QAM(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_33_n_0\,
      I5 => THRESH_16QAM(14),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_16_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(13),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(13),
      I3 => THRESH_16QAM(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_35_n_0\,
      I5 => THRESH_16QAM(12),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_17_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(11),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(11),
      I3 => THRESH_16QAM(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_36_n_0\,
      I5 => THRESH_16QAM(10),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_18_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(9),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(9),
      I3 => THRESH_16QAM(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_38_n_0\,
      I5 => THRESH_16QAM(8),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_19_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(20),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(20),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(18),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(18),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_22_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(16),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(16),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_24_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(6),
      I1 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_46_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(7),
      I3 => BUFFER_QDATA_IN(23),
      I4 => BUFFER_QDATA_IN(7),
      I5 => THRESH_16QAM(7),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_25_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(4),
      I1 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_48_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(5),
      I3 => BUFFER_QDATA_IN(23),
      I4 => BUFFER_QDATA_IN(5),
      I5 => THRESH_16QAM(5),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_26_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(2),
      I1 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_49_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(3),
      I3 => BUFFER_QDATA_IN(23),
      I4 => BUFFER_QDATA_IN(3),
      I5 => THRESH_16QAM(3),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_27_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(0),
      I1 => BUFFER_QDATA_IN(0),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(1),
      I3 => BUFFER_QDATA_IN(23),
      I4 => BUFFER_QDATA_IN(1),
      I5 => THRESH_16QAM(1),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_28_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(7),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(7),
      I3 => THRESH_16QAM(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_46_n_0\,
      I5 => THRESH_16QAM(6),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_29_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000000FF0A2222"
    )
        port map (
      I0 => THRESH_16QAM(22),
      I1 => BUFFER_QDATA_IN(22),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(22),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(23),
      I4 => BUFFER_QDATA_IN(23),
      I5 => THRESH_16QAM(23),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_3_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(5),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(5),
      I3 => THRESH_16QAM(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_48_n_0\,
      I5 => THRESH_16QAM(4),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(3),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(3),
      I3 => THRESH_16QAM(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_49_n_0\,
      I5 => THRESH_16QAM(2),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_31_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(1),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(1),
      I3 => THRESH_16QAM(1),
      I4 => THRESH_16QAM(0),
      I5 => BUFFER_QDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_32_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(14),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(14),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_33_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(12),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(12),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_35_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(10),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(10),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_36_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(8),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(8),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_38_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(23),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_39_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(20),
      I1 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_21_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(21),
      I3 => BUFFER_QDATA_IN(23),
      I4 => BUFFER_QDATA_IN(21),
      I5 => THRESH_16QAM(21),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_4_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(22),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_40_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(21),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_41_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(20),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_42_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(19),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_43_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(18),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_44_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(17),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_45_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(6),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(6),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_46_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(4),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(4),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_48_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(2),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(2),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_49_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(18),
      I1 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_22_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(19),
      I3 => BUFFER_QDATA_IN(23),
      I4 => BUFFER_QDATA_IN(19),
      I5 => THRESH_16QAM(19),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_5_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(16),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_51_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(15),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_52_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(14),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_53_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(13),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_54_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(12),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_55_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(11),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_56_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(10),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_57_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(9),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_58_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(8),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_59_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => THRESH_16QAM(16),
      I1 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_24_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(17),
      I3 => BUFFER_QDATA_IN(23),
      I4 => BUFFER_QDATA_IN(17),
      I5 => THRESH_16QAM(17),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_6_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(7),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_60_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(6),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_61_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(5),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_62_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_63_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(4),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_64_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(3),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_65_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(2),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_66_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(1),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_67_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8782050000058287"
    )
        port map (
      I0 => BUFFER_QDATA_IN(23),
      I1 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(23),
      I2 => THRESH_16QAM(23),
      I3 => BUFFER_QDATA_IN(22),
      I4 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(22),
      I5 => THRESH_16QAM(22),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_7_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(21),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(21),
      I3 => THRESH_16QAM(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_21_n_0\,
      I5 => THRESH_16QAM(20),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_8_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(19),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(19),
      I3 => THRESH_16QAM(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_22_n_0\,
      I5 => THRESH_16QAM(18),
      O => \DEMAPPING_SUBCARRIER_16QAM[3]_i_9_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]_8\(0)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]_8\(1)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_36_n_0\,
      I1 => BUFFER_IDATA_IN(21),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_35_n_0\,
      I5 => p_0_in1_in(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_10_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_39_n_0\,
      I1 => BUFFER_IDATA_IN(19),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_38_n_0\,
      I5 => p_0_in1_in(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_11_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_44_n_0\,
      I1 => BUFFER_IDATA_IN(17),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_43_n_0\,
      I5 => p_0_in1_in(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080CAE0CAE0CAE"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => p_0_in1_in(22),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(22),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_n_1\,
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I5 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_14_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(20),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(20),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(21),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_15_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(18),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(18),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(19),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_16_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(16),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(16),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(17),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_17_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DDD000000002DDD"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_n_1\,
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(22),
      I5 => p_0_in1_in(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_18_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(21),
      I1 => BUFFER_IDATA_IN(21),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(20),
      I5 => p_0_in1_in(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_19_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(19),
      I1 => BUFFER_IDATA_IN(19),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(18),
      I5 => p_0_in1_in(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_20_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(17),
      I1 => BUFFER_IDATA_IN(17),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(16),
      I5 => p_0_in1_in(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(14),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_71_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_72_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_23_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(12),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_76_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_77_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_24_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(10),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_79_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_80_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_25_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(8),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_84_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_85_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_26_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_72_n_0\,
      I1 => BUFFER_IDATA_IN(15),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_71_n_0\,
      I5 => p_0_in1_in(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_27_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_77_n_0\,
      I1 => BUFFER_IDATA_IN(13),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_76_n_0\,
      I5 => p_0_in1_in(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_28_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_80_n_0\,
      I1 => BUFFER_IDATA_IN(11),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_79_n_0\,
      I5 => p_0_in1_in(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_29_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_85_n_0\,
      I1 => BUFFER_IDATA_IN(9),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_84_n_0\,
      I5 => p_0_in1_in(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(14),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(14),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(15),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_32_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(12),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(12),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(13),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_33_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(10),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(10),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(11),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_34_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(8),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(8),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(9),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_35_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(15),
      I1 => BUFFER_IDATA_IN(15),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(14),
      I5 => p_0_in1_in(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_36_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(13),
      I1 => BUFFER_IDATA_IN(13),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(12),
      I5 => p_0_in1_in(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_37_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(11),
      I1 => BUFFER_IDATA_IN(11),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(10),
      I5 => p_0_in1_in(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_38_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(9),
      I1 => BUFFER_IDATA_IN(9),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(8),
      I5 => p_0_in1_in(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_39_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_130_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_131_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_40_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_135_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_136_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_41_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_138_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_139_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_42_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => BUFFER_IDATA_IN(0),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_142_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_143_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(1),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_43_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_131_n_0\,
      I1 => BUFFER_IDATA_IN(7),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_130_n_0\,
      I5 => p_0_in1_in(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_44_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_136_n_0\,
      I1 => BUFFER_IDATA_IN(5),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_135_n_0\,
      I5 => p_0_in1_in(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_45_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_139_n_0\,
      I1 => BUFFER_IDATA_IN(3),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_138_n_0\,
      I5 => p_0_in1_in(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_46_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_143_n_0\,
      I1 => BUFFER_IDATA_IN(1),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(1),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_142_n_0\,
      I5 => BUFFER_IDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_47_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(6),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(7),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_48_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(4),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(5),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_49_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF02F20F2F0222"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_n_2\,
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I4 => BUFFER_IDATA_IN(22),
      I5 => DEMAPPING_SUBCARRIER_BPSK_DIST3(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_5_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(2),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(3),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_50_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => BUFFER_IDATA_IN(0),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_185_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(1),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(1),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_51_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(7),
      I1 => BUFFER_IDATA_IN(7),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(6),
      I5 => p_0_in1_in(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_52_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(5),
      I1 => BUFFER_IDATA_IN(5),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(4),
      I5 => p_0_in1_in(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_53_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(3),
      I1 => BUFFER_IDATA_IN(3),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(2),
      I5 => p_0_in1_in(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_54_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(1),
      I1 => BUFFER_IDATA_IN(1),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(1),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_185_n_0\,
      I5 => BUFFER_IDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_55_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(20),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_35_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_36_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_6_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(18),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_38_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_39_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_7_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(16),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_43_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_44_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_8_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20002D0D00D00DDD"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_n_2\,
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I4 => BUFFER_IDATA_IN(22),
      I5 => DEMAPPING_SUBCARRIER_BPSK_DIST3(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_9_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]_7\(0)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]_7\(1)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_36_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(21),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_35_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_10_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_100_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_101_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_102_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_103_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(15),
      O => p_0_in1_in(15)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(14),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_105_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(13),
      O => p_0_in1_in(13)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(12),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_107_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(15),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I3 => THRESH_16QAM(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_108_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(14),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(14),
      I3 => THRESH_16QAM(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_109_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_39_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(19),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_38_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_11_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(13),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I3 => THRESH_16QAM(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_110_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(12),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(12),
      I3 => THRESH_16QAM(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_111_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_112_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_113_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_114_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_115_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(11),
      O => p_0_in1_in(11)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(10),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_117_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(9),
      O => p_0_in1_in(9)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(8),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_119_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_44_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(17),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_43_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(11),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I3 => THRESH_16QAM(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_120_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(10),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(10),
      I3 => THRESH_16QAM(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_121_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(9),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I3 => THRESH_16QAM(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_122_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(8),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(8),
      I3 => THRESH_16QAM(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_123_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_124_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_125_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_126_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_127_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(7),
      O => p_0_in1_in(7)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(6),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_129_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(5),
      O => p_0_in1_in(5)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(4),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_131_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(7),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I3 => THRESH_16QAM(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_132_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(6),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(6),
      I3 => THRESH_16QAM(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_133_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(5),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I3 => THRESH_16QAM(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_134_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(4),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(4),
      I3 => THRESH_16QAM(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_135_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(0),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_136_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_137_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_138\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_138_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_139_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FF0CFF0AFF0A"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(22),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(22),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(22),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(30),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_14_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_140\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_140_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(3),
      O => p_0_in1_in(3)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(2),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_142_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(1),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_143_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(3),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I3 => THRESH_16QAM(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_144_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(2),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(2),
      I3 => THRESH_16QAM(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_145_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(1),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(1),
      I3 => THRESH_16QAM(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_146_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => BUFFER_IDATA_IN(0),
      I1 => THRESH_16QAM(0),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_147_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(20),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(20),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(21),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_15_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(18),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(18),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(19),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_16_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(16),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(16),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(17),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_17_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9500841111840095"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(30),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(22),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(22),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_18_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(21),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(21),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(20),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_19_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(19),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(19),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(18),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_20_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(17),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(17),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(16),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(14),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_71_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_72_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_23_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(12),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_76_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_77_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_24_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(10),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_79_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_80_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_25_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(8),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_84_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_85_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_26_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_72_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(15),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_71_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_27_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_77_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(13),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_76_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_28_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_80_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(11),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_79_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_29_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_85_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(9),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_84_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(20),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(20)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(18),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(18)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(16),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(16)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(14),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(14),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(15),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_39_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(12),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(12),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(13),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_40_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(10),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(10),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(11),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_41_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(8),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(8),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(9),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_42_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(15),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(15),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(14),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_43_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(13),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(13),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(12),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_44_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(11),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(11),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(10),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_45_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(9),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(9),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(8),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_46_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(6),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_130_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_131_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_47_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(4),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_135_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_136_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_48_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(2),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_138_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_139_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_49_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF02F20F2F0222"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_n_2\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(23),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(22),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_5_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(0),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_142_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_143_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(1),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_50_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_131_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(7),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_130_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_51_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_136_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(5),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_135_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_52_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_139_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(3),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_138_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_53_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_143_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(1),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(1),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_142_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(0),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_54_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(14),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(14)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(12),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(12)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(10),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(10)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(20),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_35_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_36_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_6_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(8),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(8)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(22),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_63_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(21),
      O => p_0_in1_in(21)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(20),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_65_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I2 => THRESH_16QAM(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_66_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(22),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(22),
      I3 => THRESH_16QAM(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_67_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(21),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I3 => THRESH_16QAM(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_68_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(20),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(20),
      I3 => THRESH_16QAM(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_69_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(18),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_38_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_39_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_7_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_70_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_71_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_72_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_73_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_74_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_75_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_76_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(19),
      O => p_0_in1_in(19)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(18),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_78_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(17),
      O => p_0_in1_in(17)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(16),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_43_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_44_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_8_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(16),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_80_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(19),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I3 => THRESH_16QAM(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_81_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(18),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(18),
      I3 => THRESH_16QAM(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_82_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(17),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I3 => THRESH_16QAM(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_83_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_IDATA_IN(16),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(16),
      I3 => THRESH_16QAM(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_84_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(6),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(6),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(7),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_85_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(4),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(4),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(5),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_86_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(2),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(2),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(3),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_87_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(0),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_185_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(1),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(1),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_88_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(7),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(7),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(6),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_89_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20002D0D00D00DDD"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_n_2\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(23),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(22),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_9_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(5),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(5),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(4),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_90_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(3),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(3),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(2),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_91_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(1),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(1),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(1),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_185_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(0),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_92_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(6),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(6)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(4),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(4)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(2),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]2\(2)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2]_6\(0)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2]_6\(1)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_36_n_0\,
      I1 => BUFFER_QDATA_IN(21),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_35_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_21_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_10_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_39_n_0\,
      I1 => BUFFER_QDATA_IN(19),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_38_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_22_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_11_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_44_n_0\,
      I1 => BUFFER_QDATA_IN(17),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_43_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_24_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080CAE0CAE0CAE"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_32_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(22),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_n_1\,
      I4 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(23),
      I5 => BUFFER_QDATA_IN(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_14_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_21_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(20),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(21),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(21),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_15_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_22_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(18),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(19),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(19),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_16_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_24_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(16),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(17),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(17),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_17_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DDD000000002DDD"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_n_1\,
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(23),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(22),
      I5 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_32_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_18_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(21),
      I1 => BUFFER_QDATA_IN(21),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(20),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_21_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_19_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(19),
      I1 => BUFFER_QDATA_IN(19),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(18),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_22_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_20_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(17),
      I1 => BUFFER_QDATA_IN(17),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(16),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_24_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_33_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_71_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_72_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(15),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_23_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_35_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_76_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_77_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(13),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_24_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_36_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_79_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_80_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(11),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_25_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_38_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_84_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_85_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(9),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_26_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_72_n_0\,
      I1 => BUFFER_QDATA_IN(15),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_71_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_33_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_27_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_77_n_0\,
      I1 => BUFFER_QDATA_IN(13),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_76_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_35_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_28_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_80_n_0\,
      I1 => BUFFER_QDATA_IN(11),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_79_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_36_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_29_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_85_n_0\,
      I1 => BUFFER_QDATA_IN(9),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_84_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_38_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_33_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(14),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(15),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(15),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_32_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_35_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(12),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(13),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(13),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_33_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_36_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(10),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(11),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(11),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_34_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_38_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(8),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(9),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(9),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_35_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(15),
      I1 => BUFFER_QDATA_IN(15),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(14),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_33_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_36_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(13),
      I1 => BUFFER_QDATA_IN(13),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(12),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_35_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_37_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(11),
      I1 => BUFFER_QDATA_IN(11),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(10),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_36_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_38_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(9),
      I1 => BUFFER_QDATA_IN(9),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(8),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_38_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_39_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_46_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_130_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_131_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(7),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_41_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_48_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_135_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_136_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(5),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_42_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_49_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_138_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_139_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(3),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_43_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => BUFFER_QDATA_IN(0),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_142_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_143_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(1),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_44_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_131_n_0\,
      I1 => BUFFER_QDATA_IN(7),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_130_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_46_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_45_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_136_n_0\,
      I1 => BUFFER_QDATA_IN(5),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_135_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_48_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_46_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_139_n_0\,
      I1 => BUFFER_QDATA_IN(3),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_138_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_49_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_47_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_143_n_0\,
      I1 => BUFFER_QDATA_IN(1),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(1),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_142_n_0\,
      I5 => BUFFER_QDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_48_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_46_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(6),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(7),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(7),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_49_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF02F20F2F0222"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_n_2\,
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(23),
      I4 => BUFFER_QDATA_IN(22),
      I5 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_5_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_48_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(4),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(5),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(5),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_50_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_49_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(2),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(3),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(3),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_51_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => BUFFER_QDATA_IN(0),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_185_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(1),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(1),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_52_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(7),
      I1 => BUFFER_QDATA_IN(7),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(6),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_46_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_53_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(5),
      I1 => BUFFER_QDATA_IN(5),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(4),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_48_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_54_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(3),
      I1 => BUFFER_QDATA_IN(3),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(2),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_49_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_55_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(1),
      I1 => BUFFER_QDATA_IN(1),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(1),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_185_n_0\,
      I5 => BUFFER_QDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_56_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_57_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => THRESH_16QAM(22),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_58_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_21_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_35_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_36_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(21),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_6_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_22_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_38_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_39_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(19),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_7_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_24_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_43_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_44_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(17),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_8_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20002D0D00D00DDD"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_n_2\,
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(23),
      I4 => BUFFER_QDATA_IN(22),
      I5 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_9_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]_5\(0)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3_n_0\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]_5\(1)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_36_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(21),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_35_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_10_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_100_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_101_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(19),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_102_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(18),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_103_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(17),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_104_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(16),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_105_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(19),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(19),
      I3 => THRESH_16QAM(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_106_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(18),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(18),
      I3 => THRESH_16QAM(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_107_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(17),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(17),
      I3 => THRESH_16QAM(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_108_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(16),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(16),
      I3 => THRESH_16QAM(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_109_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_39_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(19),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_38_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_11_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(6),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(6),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(7),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_111_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(4),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(4),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(5),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_112_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(2),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(2),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(3),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_113_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(0),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_185_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(1),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(1),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_114_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(7),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(7),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(6),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_115_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(5),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(5),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(4),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_116_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(3),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(3),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(2),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_117_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(1),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(1),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(1),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_185_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(0),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_118_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(14),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(14)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_44_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(17),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_43_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(15),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(15)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(12),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(12)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(13),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(13)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(10),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(10)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(11),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(11)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(8),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(8)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(9),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(9)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(6),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(6)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_6\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_130_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_5\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_131_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(4),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(4)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_4\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_135_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_7\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_136_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(2),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(2)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_6\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_138_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_5\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_139_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FF0CFF0AFF0A"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(22),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(22),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(22),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(30),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_14_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(2),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_142_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_7\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_143_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_144\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_144_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_145\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_145_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_146\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_146_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_147\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_147_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(15),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_148_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(14),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_149_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(20),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(20),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(21),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_15_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(13),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_150_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(12),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_151_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(15),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(15),
      I3 => THRESH_16QAM(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_152_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(14),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(14),
      I3 => THRESH_16QAM(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_153_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(13),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(13),
      I3 => THRESH_16QAM(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_154_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(12),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(12),
      I3 => THRESH_16QAM(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_155_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_157\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_157_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_158\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_158_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_159\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_159_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(18),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(18),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(19),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_16_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_160\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_160_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(11),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_161_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(10),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_162_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(9),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_163_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(8),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_164_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(11),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(11),
      I3 => THRESH_16QAM(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_165_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(10),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(10),
      I3 => THRESH_16QAM(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_166_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(9),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(9),
      I3 => THRESH_16QAM(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_167_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(8),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(8),
      I3 => THRESH_16QAM(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_168_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(16),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(16),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(17),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_17_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => THRESH_16QAM(22),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_170_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(21),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_171_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(20),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_172_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(19),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_173_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_175\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(18),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_175_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(17),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_176_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(16),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_177_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(15),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_178_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(6),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(6)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9500841111840095"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(30),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(22),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(22),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_18_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(7),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(7)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(4),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(4)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(5),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(5)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(2),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(2)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(3),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(3)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(1),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_185_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(1),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(1)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(21),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_189_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(21),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(21),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(20),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_19_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(20),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_190_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(19),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_191_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(18),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_192_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(17),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_193_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_194\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(16),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_194_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(15),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_195_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(14),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_196_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_197\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_197_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_198\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_198_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_199\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_199_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(19),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(19),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(18),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_20_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_200\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_200_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(7),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_201_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(6),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_202_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(5),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_203_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(4),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_204_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(7),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(7),
      I3 => THRESH_16QAM(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_205_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(6),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(6),
      I3 => THRESH_16QAM(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_206_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(5),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(5),
      I3 => THRESH_16QAM(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_207_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(4),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(4),
      I3 => THRESH_16QAM(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_208_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(17),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(17),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(16),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_210\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(0),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_210_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_211\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_211_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_212\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_212_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_213\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_213_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_214\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_214_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_215\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(3),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_215_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_216\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(2),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_216_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_217\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(1),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_217_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(3),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(3),
      I3 => THRESH_16QAM(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_218_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(2),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(2),
      I3 => THRESH_16QAM(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_219_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(1),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(1),
      I3 => THRESH_16QAM(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_220_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => BUFFER_QDATA_IN(0),
      I1 => THRESH_16QAM(0),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_221_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(14),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_223_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(13),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_224_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(12),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_225_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(11),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_226_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(10),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_227_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(9),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_228_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(8),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_229_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(14),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_71_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_72_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_23_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(7),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_230_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_232\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_232_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_233\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_233_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_234\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_234_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_237\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(13),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_237_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_238\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(12),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_238_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_239\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(11),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_239_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(12),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_76_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_77_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_24_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_240\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(10),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_240_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(9),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_241_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_242\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(8),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_242_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(7),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_243_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(6),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_244_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(2),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_245_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(6),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_246_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_247\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(5),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_247_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_248\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(4),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_248_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_249\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(3),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_249_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(10),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_79_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_80_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_25_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_250\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(0),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_250_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_251\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_251_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_252\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_252_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_253\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_253_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_254\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_254_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_257\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_257_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_258\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_258_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_259\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_259_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(8),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_84_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_85_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_26_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_260\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_260_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_261\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_261_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_262\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_262_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_263\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_263_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_264\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_264_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_265\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(1),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_265_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_266\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(5),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_266_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_267\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(4),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_267_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(3),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_268_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_16QAM(2),
      I1 => THRESH_16QAM(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_269_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_72_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(15),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_71_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_27_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_270\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_270_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_271\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_271_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_272\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_272_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_273\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_273_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_274\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_274_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_275\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_275_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_276\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_276_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_277\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_16QAM(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_277_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_77_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(13),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_76_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_28_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_80_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(11),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_79_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_29_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_85_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(9),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_84_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(20),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(20)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_4\,
      I1 => THRESH_16QAM(22),
      I2 => THRESH_16QAM(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_35_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_n_7\,
      I1 => THRESH_16QAM(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_36_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(18),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(18)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_6\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_38_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_5\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_39_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(16),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(16)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_4\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_43_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_7\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_44_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(14),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(14),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(15),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_46_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(12),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(12),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(13),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_47_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(10),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(10),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(11),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_48_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(8),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(8),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(9),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(9),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_49_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF02F20F2F0222"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_n_2\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(23),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(22),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_5_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(15),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(15),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(14),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_50_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(13),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(13),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(12),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_51_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(11),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(11),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(10),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_52_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(9),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(9),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(8),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_53_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(22),
      I1 => THRESH_16QAM(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(22)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_n_1\,
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(30)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(20),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(20)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(21),
      I1 => THRESH_16QAM(22),
      I2 => THRESH_16QAM(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(21)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(18),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(18)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(19),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(19)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(20),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_35_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_36_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_6_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(16),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(16)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(17),
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(18),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]2\(17)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(6),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_130_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_131_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(7),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_62_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(4),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_135_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_136_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(5),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_63_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(2),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_138_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_139_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(3),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_64_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(0),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_142_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_143_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(1),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(1),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_65_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_131_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(7),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_130_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(6),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_66_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_136_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(5),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_135_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(4),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_67_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_139_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(3),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_138_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(2),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_68_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_143_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(1),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(1),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_142_n_0\,
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(0),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_69_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(18),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_38_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_39_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_7_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(14),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(14)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_6\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(16),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_71_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_5\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_72_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(12),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(12)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_4\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(14),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_76_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_7\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(15),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_77_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(10),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(10)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_6\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(12),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_79_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(16),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_43_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_44_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(17),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_8_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_5\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(13),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_80_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(8),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(8),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]2\(8)
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_4\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(10),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_84_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_7\,
      I1 => THRESH_16QAM(23),
      I2 => THRESH_16QAM(11),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_85_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_87_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(22),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_88_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(21),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_89_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20002D0D00D00DDD"
    )
        port map (
      I0 => THRESH_16QAM(23),
      I1 => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_n_2\,
      I2 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      I3 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(23),
      I4 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(22),
      I5 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_9_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(20),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_90_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => BUFFER_QDATA_IN(23),
      I1 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(23),
      I2 => THRESH_16QAM(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_91_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(22),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(22),
      I3 => THRESH_16QAM(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_92_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(21),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(21),
      I3 => THRESH_16QAM(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_93_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => BUFFER_QDATA_IN(20),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(20),
      I3 => THRESH_16QAM(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_94_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_95_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(22),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_96_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(21),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_97_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(20),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_98_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(19),
      O => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_99_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]_8\(0),
      Q => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(0),
      R => '0'
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]_8\(1),
      Q => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0]_2\(1),
      R => '0'
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_31_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_13_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_13_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_13_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_32_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_33_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_34_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_35_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_36_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_37_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_38_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_39_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_4_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_5_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_6_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_7_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_8_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_9_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_10_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_11_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_22_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_22_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_22_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_22_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_40_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_41_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_42_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_43_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_44_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_45_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_46_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_47_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_13_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_14_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_15_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_16_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_17_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_18_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_19_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_20_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_31_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_31_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_31_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_31_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_48_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_49_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_50_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_51_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_52_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_53_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_54_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_55_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_22_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_4_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_4_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_4_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_23_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_24_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_25_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_26_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[0][1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_27_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_28_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_29_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0][1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]_7\(0),
      Q => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(0),
      R => '0'
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]_7\(1),
      Q => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1]_1\(1),
      R => '0'
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_38_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_13_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_13_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_13_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_39_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_40_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_41_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_42_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_43_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_44_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_45_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_46_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_4_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_5_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_6_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_7_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_8_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_9_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_10_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_11_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_22_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_22_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_22_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_22_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_47_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_48_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_49_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_50_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_51_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_52_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_53_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_54_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_13_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_14_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_15_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_16_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_17_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_18_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_19_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_20_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_36_n_0\,
      CO(3) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_31_CO_UNCONNECTED\(3),
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_31_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_31_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_63_n_0\,
      DI(1) => p_0_in1_in(21),
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_65_n_0\,
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(23 downto 20),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_66_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_67_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_68_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_69_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_35_n_0\,
      CO(3 downto 2) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_32_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_32_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_32_O_UNCONNECTED\(3),
      O(2 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(23 downto 21),
      S(3) => '0',
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_70_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_71_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_72_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_56_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_35_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_35_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_35_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(20 downto 17),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_73_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_74_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_75_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_76_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_57_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_36_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_36_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_36_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => p_0_in1_in(19),
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_78_n_0\,
      DI(1) => p_0_in1_in(17),
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_80_n_0\,
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(19 downto 16),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_81_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_82_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_83_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_84_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_38_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_38_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_38_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_38_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_85_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_86_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_87_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_88_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_89_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_90_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_91_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_92_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_22_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_4_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_4_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_4_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_23_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_24_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_25_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_26_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_27_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_28_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_29_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_60_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_56_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_56_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_56_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(16 downto 13),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_100_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_101_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_102_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_103_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_61_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_57_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_57_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_57_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => p_0_in1_in(15),
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_105_n_0\,
      DI(1) => p_0_in1_in(13),
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_107_n_0\,
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(15 downto 12),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_108_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_109_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_110_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_111_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_94_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_60_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_60_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_60_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_60_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(12 downto 9),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_112_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_113_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_114_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_115_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_95_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_61_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_61_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_61_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_61_n_3\,
      CYINIT => '0',
      DI(3) => p_0_in1_in(11),
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_117_n_0\,
      DI(1) => p_0_in1_in(9),
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_119_n_0\,
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(11 downto 8),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_120_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_121_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_122_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_123_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_94\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_98_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_94_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_94_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_94_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_94_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(8 downto 5),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_124_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_125_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_126_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_127_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_99_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_95_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_95_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_95_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_95_n_3\,
      CYINIT => '0',
      DI(3) => p_0_in1_in(7),
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_129_n_0\,
      DI(1) => p_0_in1_in(5),
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_131_n_0\,
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(7 downto 4),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_132_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_133_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_134_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_135_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_98\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_98_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_98_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_98_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_98_n_3\,
      CYINIT => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_136_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]3\(4 downto 1),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_137_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_138_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_139_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_140_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_99\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_99_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_99_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_99_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[1][1]_i_99_n_3\,
      CYINIT => '1',
      DI(3) => p_0_in1_in(3),
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_142_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_143_n_0\,
      DI(0) => BUFFER_IDATA_IN(0),
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1]5\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_144_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_145_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_146_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[1][1]_i_147_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST[2]_6\(0),
      Q => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(0),
      R => '0'
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST[2]_6\(1),
      Q => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2]_0\(1),
      R => '0'
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_31_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_13_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_13_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_13_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_32_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_33_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_34_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_35_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_36_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_37_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_38_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_39_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_4_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_5_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_6_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_7_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_8_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_9_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_10_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_11_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_22_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_22_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_22_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_22_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_41_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_42_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_43_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_44_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_45_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_46_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_47_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_48_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_13_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_14_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_15_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_16_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_17_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_18_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_19_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_20_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_31_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_31_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_31_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_31_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_49_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_50_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_51_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_52_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_53_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_54_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_55_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_56_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_22_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_4_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_4_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_4_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_23_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_24_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_25_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_26_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_27_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_28_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_29_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_127_n_0\,
      CO(3) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_CO_UNCONNECTED\(3),
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_n_1\,
      CO(1) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_CO_UNCONNECTED\(1),
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[2][1]_i_40_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(22 downto 21),
      S(3 downto 2) => B"01",
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_57_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[2][1]_i_58_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]_5\(0),
      Q => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg_n_0_[3][0]\,
      R => '0'
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]_5\(1),
      Q => p_51_in0,
      R => '0'
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_4\,
      O(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_5\,
      O(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_6\,
      O(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_7\,
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_175_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_176_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_177_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_178_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_128_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_127_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_127_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_127_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_127_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(20 downto 17),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_189_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_190_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_191_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_192_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_187_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_128_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_128_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_128_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_128_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(16 downto 13),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_193_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_194_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_195_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_196_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_45_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_13_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_13_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_13_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_46_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_47_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_48_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_49_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_50_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_51_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_52_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_53_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_140_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_132_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_132_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_132_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_132_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(8 downto 5),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_197_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_198_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_199_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_200_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_133\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_141_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_133_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_133_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_133_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_133_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_201_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_202_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_203_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_204_n_0\,
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(7 downto 4),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_205_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_206_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_207_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_208_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_140\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_140_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_140_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_140_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_140_n_3\,
      CYINIT => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_210_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(4 downto 1),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_211_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_212_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_213_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_214_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_141_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_141_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_141_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_141_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_215_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_216_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_217_n_0\,
      DI(0) => BUFFER_QDATA_IN(0),
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_218_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_219_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_220_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_221_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_4\,
      O(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_5\,
      O(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_6\,
      O(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_156_n_7\,
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_223_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_224_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_225_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_226_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_4\,
      O(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_5\,
      O(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_6\,
      O(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_169_n_7\,
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_227_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_228_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_229_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_230_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_174\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_231_n_0\,
      CO(3 downto 2) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_174_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_174_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_174_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_174_O_UNCONNECTED\(3),
      O(2 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(23 downto 21),
      S(3) => '0',
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_232_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_233_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_234_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_188_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_187_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_187_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_187_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_187_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(12 downto 9),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_237_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_238_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_239_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_240_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_236_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_188_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_188_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_188_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_188_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(8 downto 5),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_241_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_242_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_243_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_244_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_4_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_5_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_6_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_7_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_8_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_9_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_10_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_11_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_3\,
      CYINIT => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_245_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_4\,
      O(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_5\,
      O(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_6\,
      O(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_209_n_7\,
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_246_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_247_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_248_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_249_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_22_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_22_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_22_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_22_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_62_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_63_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_64_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_65_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_66_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_67_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_68_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_69_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_222_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_222_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_222_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_222_n_3\,
      CYINIT => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_250_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(4 downto 1),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_251_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_252_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_253_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_254_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_231\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_235_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_231_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_231_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_231_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_231_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(20 downto 17),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_257_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_258_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_259_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_260_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_235\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_255_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_235_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_235_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_235_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_235_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(16 downto 13),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_261_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_262_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_263_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_264_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_236\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_236_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_236_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_236_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_236_n_3\,
      CYINIT => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_265_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]3\(4 downto 1),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_266_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_267_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_268_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_269_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_255\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_256_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_255_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_255_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_255_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_255_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(12 downto 9),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_270_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_271_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_272_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_273_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_256\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_222_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_256_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_256_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_256_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_256_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[0]5\(8 downto 5),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_274_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_275_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_276_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_277_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_13_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_14_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_15_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_16_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_17_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_18_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_19_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_20_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_0\,
      CO(3 downto 2) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_n_2\,
      CO(0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_O_UNCONNECTED\(3 downto 1),
      O(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_31_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_87_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_41_n_0\,
      CO(3) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_32_CO_UNCONNECTED\(3),
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_32_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_32_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_88_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_89_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_90_n_0\,
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(23 downto 20),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_91_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_92_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_93_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_94_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_40_n_0\,
      CO(3 downto 2) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_33_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_33_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_33_O_UNCONNECTED\(3),
      O(2 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(23 downto 21),
      S(3) => '0',
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_95_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_96_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_97_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_22_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_4_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_4_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_4_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_23_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_24_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_25_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_26_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_27_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_28_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_29_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_73_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_40_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_40_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_40_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(20 downto 17),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_98_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_99_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_100_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_101_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_74_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_41_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_41_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_41_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_102_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_103_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_104_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_105_n_0\,
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(19 downto 16),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_106_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_107_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_108_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_109_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_45_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_45_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_45_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_45_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_111_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_112_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_113_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_114_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_115_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_116_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_117_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_118_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_81_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_73_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_73_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_73_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_73_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(16 downto 13),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_144_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_145_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_146_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_147_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_82_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_74_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_74_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_74_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_74_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_148_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_149_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_150_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_151_n_0\,
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(15 downto 12),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_152_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_153_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_154_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_155_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_132_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_81_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_81_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_81_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]3\(12 downto 9),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_157_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_158_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_159_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_160_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_133_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_82_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_82_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_82_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_82_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_161_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_162_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_163_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_164_n_0\,
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3]5\(11 downto 8),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_165_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_166_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_167_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_168_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_110_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_4\,
      O(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_5\,
      O(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_6\,
      O(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST_reg[3][1]_i_86_n_7\,
      S(3) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_170_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_171_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_172_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM_DIST[3][1]_i_173_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => DEMAPPING_SUBCARRIER_16QAM0,
      Q => DEMAPPING_SUBCARRIER_16QAM(1),
      R => '0'
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_12_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_12_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_12_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_12_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_26_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_27_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_28_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_29_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_30_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_31_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_32_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_33_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_3_n_0\,
      CO(3) => DEMAPPING_SUBCARRIER_16QAM0,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_2_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_2_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_4_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_5_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_6_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_7_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_8_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_9_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_10_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_11_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_24_n_0\,
      CO(3 downto 2) => \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_21_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_21_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_21_O_UNCONNECTED\(3),
      O(2 downto 0) => DEMAPPING_SUBCARRIER_BPSK_DIST3(23 downto 21),
      S(3) => '0',
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_40_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_41_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_42_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_35_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_24_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_24_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_24_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DEMAPPING_SUBCARRIER_BPSK_DIST3(20 downto 17),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_43_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_44_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_45_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_46_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_12_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_3_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_3_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_3_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_13_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_14_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_15_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_17_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_18_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_19_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_20_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_38_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_35_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_35_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_35_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DEMAPPING_SUBCARRIER_BPSK_DIST3(16 downto 13),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_52_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_53_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_54_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_55_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_48_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_38_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_38_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_38_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DEMAPPING_SUBCARRIER_BPSK_DIST3(12 downto 9),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_56_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_57_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_58_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_59_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_51_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_48_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_48_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_48_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DEMAPPING_SUBCARRIER_BPSK_DIST3(8 downto 5),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_60_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_61_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_62_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_63_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_51_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_51_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_51_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[1]_i_51_n_3\,
      CYINIT => \DEMAPPING_SUBCARRIER_16QAM[1]_i_64_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DEMAPPING_SUBCARRIER_BPSK_DIST3(4 downto 1),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_65_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_66_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_67_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[1]_i_68_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_1_n_0\,
      Q => DEMAPPING_SUBCARRIER_16QAM(3),
      R => '0'
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_2_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_1_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_1_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_1_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_3_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_4_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_5_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_6_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_7_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_8_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_9_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_10_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_11_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_11_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_11_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_11_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_25_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_26_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_27_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_28_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_29_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_30_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_31_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_32_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_11_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_2_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_2_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_2_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_12_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_13_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_14_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_15_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_16_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_17_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_18_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_19_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_23_n_0\,
      CO(3 downto 2) => \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_20_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_20_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_20_O_UNCONNECTED\(3),
      O(2 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(23 downto 21),
      S(3) => '0',
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_39_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_40_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_41_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_34_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_23_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_23_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_23_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(20 downto 17),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_42_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_43_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_44_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_45_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_37_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_34_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_34_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_34_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(16 downto 13),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_51_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_52_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_53_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_54_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_47_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_37_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_37_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_37_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(12 downto 9),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_55_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_56_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_57_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_58_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_50_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_47_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_47_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_47_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(8 downto 5),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_59_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_60_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_61_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_62_n_0\
    );
\DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_50_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_50_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_50_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_16QAM_reg[3]_i_50_n_3\,
      CYINIT => \DEMAPPING_SUBCARRIER_16QAM[3]_i_63_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(4 downto 1),
      S(3) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_64_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_65_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_66_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_16QAM[3]_i_67_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3_n_0\,
      O => DEMAPPING_SUBCARRIER_BPSK_DIST(0)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3_n_0\,
      O => DEMAPPING_SUBCARRIER_BPSK_DIST(1)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST2(21),
      I1 => BUFFER_IDATA_IN(21),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST2(20),
      I5 => p_0_in1_in(20),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_10_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(2),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_100_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(1),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_101_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(13),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(13),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_102_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(12),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(12),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_103_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(11),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(11),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_104_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(10),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(10),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_105_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(9),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(9),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_106_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(8),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(8),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_107_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(7),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(7),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_108_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(6),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(6),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_109_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST2(19),
      I1 => BUFFER_IDATA_IN(19),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST2(18),
      I5 => p_0_in1_in(18),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_11_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(23),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_111_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(22),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_112_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(21),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_113_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(1),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(1),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_115_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(5),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(5),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_116_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(4),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(4),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_117_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(3),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(3),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_118_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(2),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(2),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_119_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST2(17),
      I1 => BUFFER_IDATA_IN(17),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST2(16),
      I5 => p_0_in1_in(16),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(20),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_122_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(19),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_123_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(18),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_124_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(17),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_125_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(16),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_126_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(15),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_127_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(14),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_128_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(13),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_129_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(12),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_130_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(11),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_131_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(10),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_132_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(9),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_133_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(8),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_134_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(7),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_135_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(6),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_136_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(5),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_137_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FF0CFF0AFF0A"
    )
        port map (
      I0 => BUFFER_IDATA_IN(22),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST3(22),
      I2 => THRESH_BPSK(22),
      I3 => THRESH_BPSK(23),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I5 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_14_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(20),
      I1 => THRESH_BPSK(20),
      I2 => THRESH_BPSK(21),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(21),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_15_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(18),
      I1 => THRESH_BPSK(18),
      I2 => THRESH_BPSK(19),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(19),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_16_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(16),
      I1 => THRESH_BPSK(16),
      I2 => THRESH_BPSK(17),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(17),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_17_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9584110000118495"
    )
        port map (
      I0 => THRESH_BPSK(23),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I3 => BUFFER_IDATA_IN(22),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST3(22),
      I5 => THRESH_BPSK(22),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_18_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_BPSK(21),
      I1 => BUFFER_IDATA_IN(21),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I4 => p_0_in1_in(20),
      I5 => THRESH_BPSK(20),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_19_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_BPSK(19),
      I1 => BUFFER_IDATA_IN(19),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I4 => p_0_in1_in(18),
      I5 => THRESH_BPSK(18),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_20_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_BPSK(17),
      I1 => BUFFER_IDATA_IN(17),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I4 => p_0_in1_in(16),
      I5 => THRESH_BPSK(16),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(14),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST2(14),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST2(15),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(15),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_23_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(12),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST2(12),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST2(13),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(13),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_24_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(10),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST2(10),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST2(11),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(11),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_25_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(8),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST2(8),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST2(9),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(9),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_26_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST2(15),
      I1 => BUFFER_IDATA_IN(15),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST2(14),
      I5 => p_0_in1_in(14),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_27_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST2(13),
      I1 => BUFFER_IDATA_IN(13),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST2(12),
      I5 => p_0_in1_in(12),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_28_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST2(11),
      I1 => BUFFER_IDATA_IN(11),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST2(10),
      I5 => p_0_in1_in(10),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_29_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST2(9),
      I1 => BUFFER_IDATA_IN(9),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST2(8),
      I5 => p_0_in1_in(8),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(22),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => BUFFER_IDATA_IN(22),
      O => p_0_in1_in(22)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_4\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(21),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(20)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_n_7\,
      I1 => THRESH_BPSK(22),
      I2 => THRESH_BPSK(23),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(21)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_6\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(19),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(18)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_5\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(20),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(19)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_4\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(17),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(16)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_7\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(18),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(17)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(14),
      I1 => THRESH_BPSK(14),
      I2 => THRESH_BPSK(15),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(15),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_40_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(12),
      I1 => THRESH_BPSK(12),
      I2 => THRESH_BPSK(13),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(13),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_41_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(10),
      I1 => THRESH_BPSK(10),
      I2 => THRESH_BPSK(11),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(11),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_42_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(8),
      I1 => THRESH_BPSK(8),
      I2 => THRESH_BPSK(9),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(9),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_43_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_BPSK(15),
      I1 => BUFFER_IDATA_IN(15),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I4 => p_0_in1_in(14),
      I5 => THRESH_BPSK(14),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_44_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_BPSK(13),
      I1 => BUFFER_IDATA_IN(13),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I4 => p_0_in1_in(12),
      I5 => THRESH_BPSK(12),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_45_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_BPSK(11),
      I1 => BUFFER_IDATA_IN(11),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I4 => p_0_in1_in(10),
      I5 => THRESH_BPSK(10),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_46_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_BPSK(9),
      I1 => BUFFER_IDATA_IN(9),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I4 => p_0_in1_in(8),
      I5 => THRESH_BPSK(8),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_47_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST2(6),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST2(7),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(7),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_48_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST2(4),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST2(5),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(5),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_49_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004070FC70FC70FC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_n_6\,
      I1 => THRESH_BPSK(23),
      I2 => p_0_in1_in(22),
      I3 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_n_1\,
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I5 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_5_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST2(2),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST2(3),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(3),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_50_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048CFFFF0000048C"
    )
        port map (
      I0 => THRESH_BPSK(23),
      I1 => BUFFER_IDATA_IN(0),
      I2 => THRESH_BPSK(1),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST5(1),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST2(1),
      I5 => p_0_in1_in(1),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_51_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST2(7),
      I1 => BUFFER_IDATA_IN(7),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST2(6),
      I5 => p_0_in1_in(6),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_52_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST2(5),
      I1 => BUFFER_IDATA_IN(5),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST2(4),
      I5 => p_0_in1_in(4),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_53_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST2(3),
      I1 => BUFFER_IDATA_IN(3),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST2(2),
      I5 => p_0_in1_in(2),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_54_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3824100004182C3"
    )
        port map (
      I0 => THRESH_BPSK(23),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST2(1),
      I2 => p_0_in1_in(1),
      I3 => THRESH_BPSK(1),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST5(1),
      I5 => BUFFER_IDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_55_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_6\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(15),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(14)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_5\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(16),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(15)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_4\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(13),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(12)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_7\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(14),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(13)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(20),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST2(20),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST2(21),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(21),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_6_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_6\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(11),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(10)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_5\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(12),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(11)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_4\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(9),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(8)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_7\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(10),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(9)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => THRESH_BPSK(23),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST5(23),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_65_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => THRESH_BPSK(23),
      I1 => THRESH_BPSK(22),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(22),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_66_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => THRESH_BPSK(6),
      I2 => THRESH_BPSK(7),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(7),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_68_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => THRESH_BPSK(4),
      I2 => THRESH_BPSK(5),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(5),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_69_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(18),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST2(18),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST2(19),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(19),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_7_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => THRESH_BPSK(2),
      I2 => THRESH_BPSK(3),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(3),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_70_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => BUFFER_IDATA_IN(0),
      I1 => THRESH_BPSK(0),
      I2 => THRESH_BPSK(1),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(1),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(1),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_71_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_BPSK(7),
      I1 => BUFFER_IDATA_IN(7),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I4 => p_0_in1_in(6),
      I5 => THRESH_BPSK(6),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_72_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_BPSK(5),
      I1 => BUFFER_IDATA_IN(5),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I4 => p_0_in1_in(4),
      I5 => THRESH_BPSK(4),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_73_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_BPSK(3),
      I1 => BUFFER_IDATA_IN(3),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I4 => p_0_in1_in(2),
      I5 => THRESH_BPSK(2),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_74_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_BPSK(1),
      I1 => BUFFER_IDATA_IN(1),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(1),
      I4 => THRESH_BPSK(0),
      I5 => BUFFER_IDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_75_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_6\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(7),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(6)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_5\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(8),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(7)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_4\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(5),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(4)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_7\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(6),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(5)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(16),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST2(16),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST2(17),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(17),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_8_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_6\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(3),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(2)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_5\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(4),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(3)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_7\,
      I1 => THRESH_BPSK(23),
      I2 => THRESH_BPSK(2),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST2(1)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_BPSK_DIST3(1),
      I1 => BUFFER_IDATA_IN(23),
      I2 => BUFFER_IDATA_IN(1),
      O => p_0_in1_in(1)
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(21),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(21),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_87_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(20),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(20),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_88_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(19),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(19),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_89_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4888000003334BBB"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_n_1\,
      I1 => THRESH_BPSK(23),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I4 => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_n_6\,
      I5 => p_0_in1_in(22),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_9_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(18),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(18),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_90_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(17),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(17),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_92_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(16),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(16),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_93_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(15),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(15),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_94_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_BPSK(14),
      I1 => THRESH_BPSK(23),
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST5(14),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_95_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(0),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_97_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(4),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_98_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_BPSK(3),
      O => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_99_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => DEMAPPING_SUBCARRIER_BPSK_DIST(0),
      Q => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg_n_0_[0]\,
      R => '0'
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => DEMAPPING_SUBCARRIER_BPSK_DIST(1),
      Q => p_0_in0,
      R => '0'
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_114_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_110_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_110_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_110_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_110_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DEMAPPING_SUBCARRIER_BPSK_DIST5(20 downto 17),
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_122_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_123_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_124_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_125_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_120_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_114_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_114_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_114_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_114_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DEMAPPING_SUBCARRIER_BPSK_DIST5(16 downto 13),
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_126_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_127_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_128_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_129_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_121_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_120_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_120_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_120_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_120_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DEMAPPING_SUBCARRIER_BPSK_DIST5(12 downto 9),
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_130_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_131_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_132_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_133_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_82_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_121_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_121_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_121_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_121_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DEMAPPING_SUBCARRIER_BPSK_DIST5(8 downto 5),
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_134_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_135_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_136_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_137_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_39_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_13_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_13_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_13_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_40_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_41_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_42_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_43_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_44_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_45_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_46_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_47_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_4_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_5_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_6_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_7_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_8_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_9_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_10_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_11_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_22_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_22_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_22_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_22_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_48_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_49_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_50_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_51_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_52_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_53_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_54_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_55_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_13_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_14_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_15_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_16_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_17_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_18_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_19_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_20_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_0\,
      CO(3) => \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_CO_UNCONNECTED\(3),
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_n_1\,
      CO(1) => \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_CO_UNCONNECTED\(1),
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_O_UNCONNECTED\(3 downto 2),
      O(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_n_6\,
      O(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_31_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_65_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_66_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_39_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_39_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_39_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_39_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_68_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_69_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_70_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_71_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_72_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_73_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_74_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_75_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_22_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_4_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_4_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_4_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_23_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_24_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_25_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_26_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_27_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_28_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_29_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_4\,
      O(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_5\,
      O(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_6\,
      O(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_64_n_7\,
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_87_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_88_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_89_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_90_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_4\,
      O(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_5\,
      O(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_6\,
      O(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_67_n_7\,
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_92_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_93_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_94_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_95_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_82_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_82_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_82_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_82_n_3\,
      CYINIT => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_97_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DEMAPPING_SUBCARRIER_BPSK_DIST5(4 downto 1),
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_98_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_99_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_100_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_101_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_4\,
      O(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_5\,
      O(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_6\,
      O(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_85_n_7\,
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_102_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_103_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_104_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_105_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_4\,
      O(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_5\,
      O(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_6\,
      O(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_86_n_7\,
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_106_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_107_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_108_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_109_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_110_n_0\,
      CO(3 downto 2) => \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_91_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_91_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_91_O_UNCONNECTED\(3),
      O(2 downto 0) => DEMAPPING_SUBCARRIER_BPSK_DIST5(23 downto 21),
      S(3) => '0',
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_111_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_112_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_113_n_0\
    );
\DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_3\,
      CYINIT => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_115_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_4\,
      O(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_5\,
      O(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_6\,
      O(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST_reg[1]_i_96_n_7\,
      S(3) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_116_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_117_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_118_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_BPSK_DIST[1]_i_119_n_0\
    );
DEMAPPING_SUBCARRIER_BPSK_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_IDATA_IN(23),
      O => DEMAPPING_SUBCARRIER_BPSK_DIST4
    );
DEMAPPING_SUBCARRIER_BPSK_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => DEMAPPING_SUBCARRIER_BPSK_DIST4,
      Q => DEMAPPING_QPSK_BUFFER0(103),
      R => '0'
    );
\DEMAPPING_SUBCARRIER_CNTR[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      O => \DEMAPPING_SUBCARRIER_CNTR[0]_i_1_n_0\
    );
\DEMAPPING_SUBCARRIER_CNTR[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      O => \DEMAPPING_SUBCARRIER_CNTR[0]_rep_i_1_n_0\
    );
\DEMAPPING_SUBCARRIER_CNTR[0]_rep_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      O => \DEMAPPING_SUBCARRIER_CNTR[0]_rep_i_1__0_n_0\
    );
\DEMAPPING_SUBCARRIER_CNTR[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      O => \p_0_in__0\(1)
    );
\DEMAPPING_SUBCARRIER_CNTR[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      O => \DEMAPPING_SUBCARRIER_CNTR[1]_rep_i_1_n_0\
    );
\DEMAPPING_SUBCARRIER_CNTR[1]_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      O => \DEMAPPING_SUBCARRIER_CNTR[1]_rep_i_1__0_n_0\
    );
\DEMAPPING_SUBCARRIER_CNTR[1]_rep_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      O => \DEMAPPING_SUBCARRIER_CNTR[1]_rep_i_1__1_n_0\
    );
\DEMAPPING_SUBCARRIER_CNTR[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => \p_0_in__0\(2)
    );
\DEMAPPING_SUBCARRIER_CNTR[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => \DEMAPPING_SUBCARRIER_CNTR[2]_rep_i_1_n_0\
    );
\DEMAPPING_SUBCARRIER_CNTR[2]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => \DEMAPPING_SUBCARRIER_CNTR[2]_rep_i_1__0_n_0\
    );
\DEMAPPING_SUBCARRIER_CNTR[2]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      O => \DEMAPPING_SUBCARRIER_CNTR[2]_rep_i_1__1_n_0\
    );
\DEMAPPING_SUBCARRIER_CNTR[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \p_0_in__0\(3)
    );
\DEMAPPING_SUBCARRIER_CNTR[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => BUFFER_DATA_IN_VALID_OLD,
      I1 => BUFFER_DATA_IN_VALID,
      I2 => RESET,
      O => clear
    );
\DEMAPPING_SUBCARRIER_CNTR[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777777FFF"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => sel
    );
\DEMAPPING_SUBCARRIER_CNTR[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      I1 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I4 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      O => \p_0_in__0\(4)
    );
\DEMAPPING_SUBCARRIER_CNTR[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I1 => \p_0_in__0\(5),
      I2 => sel,
      O => \DEMAPPING_SUBCARRIER_CNTR[5]_i_1_n_0\
    );
\DEMAPPING_SUBCARRIER_CNTR[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FF00FF00FF00"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      I2 => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      I4 => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      I5 => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      O => \p_0_in__0\(5)
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => sel,
      D => \DEMAPPING_SUBCARRIER_CNTR[0]_i_1_n_0\,
      Q => DEMAPPING_SUBCARRIER_CNTR_reg(0),
      R => clear
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => sel,
      D => \DEMAPPING_SUBCARRIER_CNTR[0]_rep_i_1_n_0\,
      Q => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep_n_0\,
      R => clear
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => sel,
      D => \DEMAPPING_SUBCARRIER_CNTR[0]_rep_i_1__0_n_0\,
      Q => \DEMAPPING_SUBCARRIER_CNTR_reg[0]_rep__0_n_0\,
      R => clear
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => sel,
      D => \p_0_in__0\(1),
      Q => DEMAPPING_SUBCARRIER_CNTR_reg(1),
      R => clear
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => sel,
      D => \DEMAPPING_SUBCARRIER_CNTR[1]_rep_i_1_n_0\,
      Q => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep_n_0\,
      R => clear
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => sel,
      D => \DEMAPPING_SUBCARRIER_CNTR[1]_rep_i_1__0_n_0\,
      Q => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__0_n_0\,
      R => clear
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => sel,
      D => \DEMAPPING_SUBCARRIER_CNTR[1]_rep_i_1__1_n_0\,
      Q => \DEMAPPING_SUBCARRIER_CNTR_reg[1]_rep__1_n_0\,
      R => clear
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => sel,
      D => \p_0_in__0\(2),
      Q => DEMAPPING_SUBCARRIER_CNTR_reg(2),
      R => clear
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => sel,
      D => \DEMAPPING_SUBCARRIER_CNTR[2]_rep_i_1_n_0\,
      Q => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep_n_0\,
      R => clear
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => sel,
      D => \DEMAPPING_SUBCARRIER_CNTR[2]_rep_i_1__0_n_0\,
      Q => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__0_n_0\,
      R => clear
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => sel,
      D => \DEMAPPING_SUBCARRIER_CNTR[2]_rep_i_1__1_n_0\,
      Q => \DEMAPPING_SUBCARRIER_CNTR_reg[2]_rep__1_n_0\,
      R => clear
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => sel,
      D => \p_0_in__0\(3),
      Q => DEMAPPING_SUBCARRIER_CNTR_reg(3),
      R => clear
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => sel,
      D => \p_0_in__0\(4),
      Q => DEMAPPING_SUBCARRIER_CNTR_reg(4),
      R => clear
    );
\DEMAPPING_SUBCARRIER_CNTR_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \DEMAPPING_SUBCARRIER_CNTR[5]_i_1_n_0\,
      Q => DEMAPPING_SUBCARRIER_CNTR_reg(5),
      R => clear
    );
\DEMAPPING_SUBCARRIER_QPSK[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_QDATA_IN(23),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]4\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]_4\(0)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]_4\(1)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(21),
      I1 => BUFFER_IDATA_IN(21),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I4 => p_0_in(20),
      I5 => p_0_in1_in(20),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_10_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(19),
      I1 => BUFFER_IDATA_IN(19),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I4 => p_0_in(18),
      I5 => p_0_in1_in(18),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_11_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(17),
      I1 => BUFFER_IDATA_IN(17),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I4 => p_0_in(16),
      I5 => p_0_in1_in(16),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FF0CFF0AFF0A"
    )
        port map (
      I0 => BUFFER_IDATA_IN(22),
      I1 => DEMAPPING_SUBCARRIER_BPSK_DIST3(22),
      I2 => THRESH_QPSK(22),
      I3 => THRESH_QPSK(23),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I5 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_14_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(20),
      I1 => THRESH_QPSK(20),
      I2 => THRESH_QPSK(21),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(21),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_15_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(18),
      I1 => THRESH_QPSK(18),
      I2 => THRESH_QPSK(19),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(19),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_16_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(16),
      I1 => THRESH_QPSK(16),
      I2 => THRESH_QPSK(17),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(17),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_17_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9584110000118495"
    )
        port map (
      I0 => THRESH_QPSK(23),
      I1 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I2 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I3 => BUFFER_IDATA_IN(22),
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST3(22),
      I5 => THRESH_QPSK(22),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_18_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(21),
      I1 => BUFFER_IDATA_IN(21),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I4 => p_0_in1_in(20),
      I5 => THRESH_QPSK(20),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_19_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(19),
      I1 => BUFFER_IDATA_IN(19),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I4 => p_0_in1_in(18),
      I5 => THRESH_QPSK(18),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_20_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(17),
      I1 => BUFFER_IDATA_IN(17),
      I2 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I4 => p_0_in1_in(16),
      I5 => THRESH_QPSK(16),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(14),
      I1 => p_0_in(14),
      I2 => p_0_in(15),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(15),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_23_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(12),
      I1 => p_0_in(12),
      I2 => p_0_in(13),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(13),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_24_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(10),
      I1 => p_0_in(10),
      I2 => p_0_in(11),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(11),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_25_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(8),
      I1 => p_0_in(8),
      I2 => p_0_in(9),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(9),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_26_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(15),
      I1 => BUFFER_IDATA_IN(15),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I4 => p_0_in(14),
      I5 => p_0_in1_in(14),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_27_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(13),
      I1 => BUFFER_IDATA_IN(13),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I4 => p_0_in(12),
      I5 => p_0_in1_in(12),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_28_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(11),
      I1 => BUFFER_IDATA_IN(11),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I4 => p_0_in(10),
      I5 => p_0_in1_in(10),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_29_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(9),
      I1 => BUFFER_IDATA_IN(9),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I4 => p_0_in(8),
      I5 => p_0_in1_in(8),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(14),
      I1 => THRESH_QPSK(14),
      I2 => THRESH_QPSK(15),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(15),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_32_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(12),
      I1 => THRESH_QPSK(12),
      I2 => THRESH_QPSK(13),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(13),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_33_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(10),
      I1 => THRESH_QPSK(10),
      I2 => THRESH_QPSK(11),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(11),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_34_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(8),
      I1 => THRESH_QPSK(8),
      I2 => THRESH_QPSK(9),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(9),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_35_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(15),
      I1 => BUFFER_IDATA_IN(15),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(15),
      I4 => p_0_in1_in(14),
      I5 => THRESH_QPSK(14),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_36_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(13),
      I1 => BUFFER_IDATA_IN(13),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(13),
      I4 => p_0_in1_in(12),
      I5 => THRESH_QPSK(12),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_37_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(11),
      I1 => BUFFER_IDATA_IN(11),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(11),
      I4 => p_0_in1_in(10),
      I5 => THRESH_QPSK(10),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_38_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(9),
      I1 => BUFFER_IDATA_IN(9),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(9),
      I4 => p_0_in1_in(8),
      I5 => THRESH_QPSK(8),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_39_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => p_0_in(6),
      I2 => p_0_in(7),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(7),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_40_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => p_0_in(4),
      I2 => p_0_in(5),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(5),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_41_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(3),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_42_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048CFFFF0000048C"
    )
        port map (
      I0 => THRESH_QPSK(23),
      I1 => BUFFER_IDATA_IN(0),
      I2 => THRESH_QPSK(1),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(1),
      I4 => p_0_in(1),
      I5 => p_0_in1_in(1),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_43_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(7),
      I1 => BUFFER_IDATA_IN(7),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I4 => p_0_in(6),
      I5 => p_0_in1_in(6),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_44_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(5),
      I1 => BUFFER_IDATA_IN(5),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I4 => p_0_in(4),
      I5 => p_0_in1_in(4),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_45_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(3),
      I1 => BUFFER_IDATA_IN(3),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I4 => p_0_in(2),
      I5 => p_0_in1_in(2),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_46_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3824100004182C3"
    )
        port map (
      I0 => THRESH_QPSK(23),
      I1 => p_0_in(1),
      I2 => p_0_in1_in(1),
      I3 => THRESH_QPSK(1),
      I4 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(1),
      I5 => BUFFER_IDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_47_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => THRESH_QPSK(6),
      I2 => THRESH_QPSK(7),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(7),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_48_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => THRESH_QPSK(4),
      I2 => THRESH_QPSK(5),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(5),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_49_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004070FC70FC70FC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(22),
      I1 => THRESH_QPSK(23),
      I2 => p_0_in1_in(22),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31_n_1\,
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I5 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_5_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => THRESH_QPSK(2),
      I2 => THRESH_QPSK(3),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(3),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_50_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => BUFFER_IDATA_IN(0),
      I1 => THRESH_QPSK(0),
      I2 => THRESH_QPSK(1),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(1),
      I4 => BUFFER_IDATA_IN(23),
      I5 => BUFFER_IDATA_IN(1),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_51_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(7),
      I1 => BUFFER_IDATA_IN(7),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(7),
      I4 => p_0_in1_in(6),
      I5 => THRESH_QPSK(6),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_52_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(5),
      I1 => BUFFER_IDATA_IN(5),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(5),
      I4 => p_0_in1_in(4),
      I5 => THRESH_QPSK(4),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_53_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(3),
      I1 => BUFFER_IDATA_IN(3),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(3),
      I4 => p_0_in1_in(2),
      I5 => THRESH_QPSK(2),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_54_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(1),
      I1 => BUFFER_IDATA_IN(1),
      I2 => BUFFER_IDATA_IN(23),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(1),
      I4 => THRESH_QPSK(0),
      I5 => BUFFER_IDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_55_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(20),
      I1 => p_0_in(20),
      I2 => p_0_in(21),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(21),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(21),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_6_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(18),
      I1 => p_0_in(18),
      I2 => p_0_in(19),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(19),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(19),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_7_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => p_0_in1_in(16),
      I1 => p_0_in(16),
      I2 => p_0_in(17),
      I3 => DEMAPPING_SUBCARRIER_BPSK_DIST3(17),
      I4 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I5 => BUFFER_IDATA_IN(17),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_8_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880808004737373"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(22),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31_n_1\,
      I3 => \BUFFER_IDATA_IN_reg[23]_rep_n_0\,
      I4 => DEMAPPING_SUBCARRIER_BPSK_DIST3(23),
      I5 => p_0_in1_in(22),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_9_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]_3\(0)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2_n_0\,
      I1 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]_3\(1)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(21),
      I1 => BUFFER_QDATA_IN(21),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(21),
      I4 => p_0_in(20),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_21_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_10_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(2),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_100_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(1),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_101_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(13),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(13),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_102_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(12),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(12),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_103_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(11),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(11),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_104_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(10),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(10),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_105_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(9),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(9),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_106_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(8),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(8),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_107_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(7),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(7),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_108_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(6),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(6),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_109_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(19),
      I1 => BUFFER_QDATA_IN(19),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(19),
      I4 => p_0_in(18),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_22_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_11_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(23),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_111_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(22),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_112_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(21),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_113_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(1),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(1),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_115_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(5),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(5),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_116_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(4),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(4),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_117_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(3),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(3),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_118_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(2),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(2),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_119_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(17),
      I1 => BUFFER_QDATA_IN(17),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(17),
      I4 => p_0_in(16),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_24_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(20),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_122_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(19),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_123_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(18),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_124_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(17),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_125_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(16),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_126_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(15),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_127_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(14),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_128_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(13),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_129_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(12),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_130_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(11),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_131_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(10),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_132_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(9),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_133_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(8),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_134_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(7),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_135_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(6),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_136_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(5),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_137_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FF0CFF0AFF0A"
    )
        port map (
      I0 => BUFFER_QDATA_IN(22),
      I1 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(22),
      I2 => THRESH_QPSK(22),
      I3 => THRESH_QPSK(23),
      I4 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(23),
      I5 => BUFFER_QDATA_IN(23),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_14_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_21_n_0\,
      I1 => THRESH_QPSK(20),
      I2 => THRESH_QPSK(21),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(21),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(21),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_15_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_22_n_0\,
      I1 => THRESH_QPSK(18),
      I2 => THRESH_QPSK(19),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(19),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(19),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_16_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_24_n_0\,
      I1 => THRESH_QPSK(16),
      I2 => THRESH_QPSK(17),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(17),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(17),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_17_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9584110000118495"
    )
        port map (
      I0 => THRESH_QPSK(23),
      I1 => BUFFER_QDATA_IN(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(23),
      I3 => BUFFER_QDATA_IN(22),
      I4 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(22),
      I5 => THRESH_QPSK(22),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_18_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(21),
      I1 => BUFFER_QDATA_IN(21),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(21),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_21_n_0\,
      I5 => THRESH_QPSK(20),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_19_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(19),
      I1 => BUFFER_QDATA_IN(19),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(19),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_22_n_0\,
      I5 => THRESH_QPSK(18),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_20_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(17),
      I1 => BUFFER_QDATA_IN(17),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(17),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_24_n_0\,
      I5 => THRESH_QPSK(16),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_33_n_0\,
      I1 => p_0_in(14),
      I2 => p_0_in(15),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(15),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(15),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_23_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_35_n_0\,
      I1 => p_0_in(12),
      I2 => p_0_in(13),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(13),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(13),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_24_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_36_n_0\,
      I1 => p_0_in(10),
      I2 => p_0_in(11),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(11),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(11),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_25_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_38_n_0\,
      I1 => p_0_in(8),
      I2 => p_0_in(9),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(9),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(9),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_26_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(15),
      I1 => BUFFER_QDATA_IN(15),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(15),
      I4 => p_0_in(14),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_33_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_27_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(13),
      I1 => BUFFER_QDATA_IN(13),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(13),
      I4 => p_0_in(12),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_35_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_28_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(11),
      I1 => BUFFER_QDATA_IN(11),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(11),
      I4 => p_0_in(10),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_36_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_29_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(9),
      I1 => BUFFER_QDATA_IN(9),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(9),
      I4 => p_0_in(8),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_38_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(22),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(22),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_32_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(20),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(21),
      O => p_0_in(20)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(21),
      I1 => THRESH_QPSK(22),
      I2 => THRESH_QPSK(23),
      O => p_0_in(21)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(18),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(19),
      O => p_0_in(18)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(19),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(20),
      O => p_0_in(19)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(16),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(17),
      O => p_0_in(16)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(17),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(18),
      O => p_0_in(17)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_33_n_0\,
      I1 => THRESH_QPSK(14),
      I2 => THRESH_QPSK(15),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(15),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(15),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_40_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_35_n_0\,
      I1 => THRESH_QPSK(12),
      I2 => THRESH_QPSK(13),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(13),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(13),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_41_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_36_n_0\,
      I1 => THRESH_QPSK(10),
      I2 => THRESH_QPSK(11),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(11),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(11),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_42_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_38_n_0\,
      I1 => THRESH_QPSK(8),
      I2 => THRESH_QPSK(9),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(9),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(9),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_43_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(15),
      I1 => BUFFER_QDATA_IN(15),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(15),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_33_n_0\,
      I5 => THRESH_QPSK(14),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_44_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(13),
      I1 => BUFFER_QDATA_IN(13),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(13),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_35_n_0\,
      I5 => THRESH_QPSK(12),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_45_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(11),
      I1 => BUFFER_QDATA_IN(11),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(11),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_36_n_0\,
      I5 => THRESH_QPSK(10),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_46_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(9),
      I1 => BUFFER_QDATA_IN(9),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(9),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_38_n_0\,
      I5 => THRESH_QPSK(8),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_47_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_46_n_0\,
      I1 => p_0_in(6),
      I2 => p_0_in(7),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(7),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(7),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_48_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_48_n_0\,
      I1 => p_0_in(4),
      I2 => p_0_in(5),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(5),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(5),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_49_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004070FC70FC70FC"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(22),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_32_n_0\,
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31_n_1\,
      I4 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(23),
      I5 => BUFFER_QDATA_IN(23),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_5_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_49_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(3),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(3),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_50_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048CFFFF0000048C"
    )
        port map (
      I0 => THRESH_QPSK(23),
      I1 => BUFFER_QDATA_IN(0),
      I2 => THRESH_QPSK(1),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(1),
      I4 => p_0_in(1),
      I5 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_84_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_51_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(7),
      I1 => BUFFER_QDATA_IN(7),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(7),
      I4 => p_0_in(6),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_46_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_52_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(5),
      I1 => BUFFER_QDATA_IN(5),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(5),
      I4 => p_0_in(4),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_48_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_53_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => p_0_in(3),
      I1 => BUFFER_QDATA_IN(3),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(3),
      I4 => p_0_in(2),
      I5 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_49_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_54_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3824100004182C3"
    )
        port map (
      I0 => THRESH_QPSK(23),
      I1 => p_0_in(1),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_84_n_0\,
      I3 => THRESH_QPSK(1),
      I4 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(1),
      I5 => BUFFER_QDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_55_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(14),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(15),
      O => p_0_in(14)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(15),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(16),
      O => p_0_in(15)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(12),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(13),
      O => p_0_in(12)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(13),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(14),
      O => p_0_in(13)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_21_n_0\,
      I1 => p_0_in(20),
      I2 => p_0_in(21),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(21),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(21),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_6_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(10),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(11),
      O => p_0_in(10)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(11),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(12),
      O => p_0_in(11)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(8),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(9),
      O => p_0_in(8)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(9),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(10),
      O => p_0_in(9)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => THRESH_QPSK(23),
      I1 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(23),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_65_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => THRESH_QPSK(23),
      I1 => THRESH_QPSK(22),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(22),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_66_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_46_n_0\,
      I1 => THRESH_QPSK(6),
      I2 => THRESH_QPSK(7),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(7),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(7),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_68_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_48_n_0\,
      I1 => THRESH_QPSK(4),
      I2 => THRESH_QPSK(5),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(5),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(5),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_69_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_22_n_0\,
      I1 => p_0_in(18),
      I2 => p_0_in(19),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(19),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(19),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_7_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_49_n_0\,
      I1 => THRESH_QPSK(2),
      I2 => THRESH_QPSK(3),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(3),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(3),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_70_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => BUFFER_QDATA_IN(0),
      I1 => THRESH_QPSK(0),
      I2 => THRESH_QPSK(1),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(1),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(1),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_71_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(7),
      I1 => BUFFER_QDATA_IN(7),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(7),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_46_n_0\,
      I5 => THRESH_QPSK(6),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_72_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(5),
      I1 => BUFFER_QDATA_IN(5),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(5),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_48_n_0\,
      I5 => THRESH_QPSK(4),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_73_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(3),
      I1 => BUFFER_QDATA_IN(3),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(3),
      I4 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_49_n_0\,
      I5 => THRESH_QPSK(2),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_74_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => THRESH_QPSK(1),
      I1 => BUFFER_QDATA_IN(1),
      I2 => BUFFER_QDATA_IN(23),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(1),
      I4 => THRESH_QPSK(0),
      I5 => BUFFER_QDATA_IN(0),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_75_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(6),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(7),
      O => p_0_in(6)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(7),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(8),
      O => p_0_in(7)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(4),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(5),
      O => p_0_in(4)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(5),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(6),
      O => p_0_in(5)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_16QAM[3]_i_24_n_0\,
      I1 => p_0_in(16),
      I2 => p_0_in(17),
      I3 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(17),
      I4 => BUFFER_QDATA_IN(23),
      I5 => BUFFER_QDATA_IN(17),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_8_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(2),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(3),
      O => p_0_in(2)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(3),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(4),
      O => p_0_in(3)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(1),
      I1 => THRESH_QPSK(23),
      I2 => THRESH_QPSK(2),
      O => p_0_in(1)
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(1),
      I1 => BUFFER_QDATA_IN(23),
      I2 => BUFFER_QDATA_IN(1),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_84_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(21),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(21),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_87_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(20),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(20),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_88_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(19),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(19),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_89_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880808004737373"
    )
        port map (
      I0 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(22),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31_n_1\,
      I3 => BUFFER_QDATA_IN(23),
      I4 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]3\(23),
      I5 => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_32_n_0\,
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_9_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(18),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(18),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_90_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(17),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(17),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_92_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(16),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(16),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_93_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(15),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(15),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_94_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => THRESH_QPSK(14),
      I1 => THRESH_QPSK(23),
      I2 => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(14),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_95_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(0),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_97_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(4),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_98_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => THRESH_QPSK(3),
      O => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_99_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]_4\(0),
      Q => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][0]\,
      R => '0'
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]_4\(1),
      Q => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg_n_0_[0][1]\,
      R => '0'
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_31_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_13_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_13_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_13_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_32_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_33_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_34_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_35_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_36_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_37_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_38_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_39_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_4_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_5_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_6_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_7_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_8_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_9_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_10_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_11_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_22_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_22_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_22_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_22_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_40_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_41_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_42_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_43_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_44_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_45_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_46_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_47_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_13_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_14_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_15_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_16_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_17_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_18_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_19_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_20_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_31_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_31_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_31_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_31_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_48_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_49_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_50_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_51_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_52_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_53_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_54_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_55_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_22_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_4_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_4_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_4_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_23_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_24_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_25_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_26_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[0][1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_27_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_28_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_29_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0][1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]_3\(0),
      Q => mux9_out(100),
      R => '0'
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]_3\(1),
      Q => mux12_out(100),
      R => '0'
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_114_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_110_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_110_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_110_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_110_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(20 downto 17),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_122_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_123_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_124_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_125_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_120_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_114_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_114_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_114_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_114_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(16 downto 13),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_126_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_127_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_128_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_129_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_121_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_120_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_120_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_120_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_120_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(12 downto 9),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_130_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_131_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_132_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_133_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_82_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_121_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_121_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_121_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_121_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(8 downto 5),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_134_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_135_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_136_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_137_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_39_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_13_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_13_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_13_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_40_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_41_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_42_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_43_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_44_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_45_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_46_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_47_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_4_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_5_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_6_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_7_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_8_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_9_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_10_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_11_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_12_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_22_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_22_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_22_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_22_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_48_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_49_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_50_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_51_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_52_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_53_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_54_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_55_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_13_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_14_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_15_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_16_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_17_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_18_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_19_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_20_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_21_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_64_n_0\,
      CO(3) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31_CO_UNCONNECTED\(3),
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31_n_1\,
      CO(1) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31_CO_UNCONNECTED\(1),
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_31_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(22 downto 21),
      S(3 downto 2) => B"01",
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_65_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_66_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_39_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_39_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_39_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_39_n_3\,
      CYINIT => '1',
      DI(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_68_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_69_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_70_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_71_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_72_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_73_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_74_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_75_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_22_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_4_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_4_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_4_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_23_n_0\,
      DI(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_24_n_0\,
      DI(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_25_n_0\,
      DI(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_26_n_0\,
      O(3 downto 0) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_27_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_28_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_29_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_30_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_67_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_64_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_64_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_64_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_64_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(20 downto 17),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_87_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_88_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_89_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_90_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_85_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_67_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_67_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_67_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_67_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(16 downto 13),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_92_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_93_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_94_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_95_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_82_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_82_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_82_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_82_n_3\,
      CYINIT => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_97_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(4 downto 1),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_98_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_99_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_100_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_101_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_86_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_85_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_85_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_85_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_85_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(12 downto 9),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_102_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_103_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_104_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_105_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_96_n_0\,
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_86_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_86_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_86_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_86_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(8 downto 5),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_106_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_107_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_108_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_109_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_110_n_0\,
      CO(3 downto 2) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_91_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_91_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_91_O_UNCONNECTED\(3),
      O(2 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]5\(23 downto 21),
      S(3) => '0',
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_111_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_112_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_113_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_96_n_0\,
      CO(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_96_n_1\,
      CO(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_96_n_2\,
      CO(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST_reg[1][1]_i_96_n_3\,
      CYINIT => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_115_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[0]3\(4 downto 1),
      S(3) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_116_n_0\,
      S(2) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_117_n_0\,
      S(1) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_118_n_0\,
      S(0) => \DEMAPPING_SUBCARRIER_QPSK_DIST[1][1]_i_119_n_0\
    );
\DEMAPPING_SUBCARRIER_QPSK_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DEMAPPING_SUBCARRIER_BPSK,
      D => \DEMAPPING_SUBCARRIER_QPSK_DIST[1]4\,
      Q => DEMAPPING_SUBCARRIER_QPSK(1),
      R => '0'
    );
DEMAPPING_SUBCARRIER_STROBE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => BUFFER_DATA_IN_VALID,
      Q => BUFFER_DATA_IN_VALID_OLD,
      R => RESET
    );
\THRESH_16QAM[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => multOp_n_99,
      I1 => ARG2(6),
      I2 => multOp_n_75,
      O => ARG(0)
    );
\THRESH_16QAM[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_102,
      O => \THRESH_16QAM[0]_i_10_n_0\
    );
\THRESH_16QAM[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_103,
      O => \THRESH_16QAM[0]_i_11_n_0\
    );
\THRESH_16QAM[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_104,
      O => \THRESH_16QAM[0]_i_12_n_0\
    );
\THRESH_16QAM[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_97,
      O => \THRESH_16QAM[0]_i_4_n_0\
    );
\THRESH_16QAM[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_98,
      O => \THRESH_16QAM[0]_i_5_n_0\
    );
\THRESH_16QAM[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_99,
      O => \THRESH_16QAM[0]_i_6_n_0\
    );
\THRESH_16QAM[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_100,
      O => \THRESH_16QAM[0]_i_7_n_0\
    );
\THRESH_16QAM[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_105,
      O => \THRESH_16QAM[0]_i_8_n_0\
    );
\THRESH_16QAM[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_101,
      O => \THRESH_16QAM[0]_i_9_n_0\
    );
\THRESH_16QAM[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(10),
      I1 => multOp_n_89,
      I2 => multOp_n_75,
      O => ARG(10)
    );
\THRESH_16QAM[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(11),
      I1 => multOp_n_88,
      I2 => multOp_n_75,
      O => ARG(11)
    );
\THRESH_16QAM[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(12),
      I1 => multOp_n_87,
      I2 => multOp_n_75,
      O => ARG(12)
    );
\THRESH_16QAM[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_91,
      O => \THRESH_16QAM[12]_i_10_n_0\
    );
\THRESH_16QAM[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_92,
      O => \THRESH_16QAM[12]_i_11_n_0\
    );
\THRESH_16QAM[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(18),
      I2 => multOp_n_87,
      O => \THRESH_16QAM[12]_i_3_n_0\
    );
\THRESH_16QAM[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(17),
      I2 => multOp_n_88,
      O => \THRESH_16QAM[12]_i_4_n_0\
    );
\THRESH_16QAM[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(16),
      I2 => multOp_n_89,
      O => \THRESH_16QAM[12]_i_5_n_0\
    );
\THRESH_16QAM[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(15),
      I2 => multOp_n_90,
      O => \THRESH_16QAM[12]_i_6_n_0\
    );
\THRESH_16QAM[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_89,
      O => \THRESH_16QAM[12]_i_8_n_0\
    );
\THRESH_16QAM[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_90,
      O => \THRESH_16QAM[12]_i_9_n_0\
    );
\THRESH_16QAM[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(13),
      I1 => multOp_n_86,
      I2 => multOp_n_75,
      O => ARG(13)
    );
\THRESH_16QAM[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(14),
      I1 => multOp_n_85,
      I2 => multOp_n_75,
      O => ARG(14)
    );
\THRESH_16QAM[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(15),
      I1 => multOp_n_84,
      I2 => multOp_n_75,
      O => ARG(15)
    );
\THRESH_16QAM[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(16),
      I1 => multOp_n_83,
      I2 => multOp_n_75,
      O => ARG(16)
    );
\THRESH_16QAM[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_87,
      O => \THRESH_16QAM[16]_i_10_n_0\
    );
\THRESH_16QAM[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_88,
      O => \THRESH_16QAM[16]_i_11_n_0\
    );
\THRESH_16QAM[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(22),
      I2 => multOp_n_83,
      O => \THRESH_16QAM[16]_i_3_n_0\
    );
\THRESH_16QAM[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(21),
      I2 => multOp_n_84,
      O => \THRESH_16QAM[16]_i_4_n_0\
    );
\THRESH_16QAM[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(20),
      I2 => multOp_n_85,
      O => \THRESH_16QAM[16]_i_5_n_0\
    );
\THRESH_16QAM[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(19),
      I2 => multOp_n_86,
      O => \THRESH_16QAM[16]_i_6_n_0\
    );
\THRESH_16QAM[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_85,
      O => \THRESH_16QAM[16]_i_8_n_0\
    );
\THRESH_16QAM[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_86,
      O => \THRESH_16QAM[16]_i_9_n_0\
    );
\THRESH_16QAM[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(17),
      I1 => multOp_n_82,
      I2 => multOp_n_75,
      O => ARG(17)
    );
\THRESH_16QAM[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(18),
      I1 => multOp_n_81,
      I2 => multOp_n_75,
      O => ARG(18)
    );
\THRESH_16QAM[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(19),
      I1 => multOp_n_80,
      I2 => multOp_n_75,
      O => ARG(19)
    );
\THRESH_16QAM[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(1),
      I1 => multOp_n_98,
      I2 => multOp_n_75,
      O => ARG(1)
    );
\THRESH_16QAM[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(20),
      I1 => multOp_n_79,
      I2 => multOp_n_75,
      O => ARG(20)
    );
\THRESH_16QAM[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_83,
      O => \THRESH_16QAM[20]_i_10_n_0\
    );
\THRESH_16QAM[20]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_84,
      O => \THRESH_16QAM[20]_i_11_n_0\
    );
\THRESH_16QAM[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(26),
      I2 => multOp_n_79,
      O => \THRESH_16QAM[20]_i_3_n_0\
    );
\THRESH_16QAM[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(25),
      I2 => multOp_n_80,
      O => \THRESH_16QAM[20]_i_4_n_0\
    );
\THRESH_16QAM[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(24),
      I2 => multOp_n_81,
      O => \THRESH_16QAM[20]_i_5_n_0\
    );
\THRESH_16QAM[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(23),
      I2 => multOp_n_82,
      O => \THRESH_16QAM[20]_i_6_n_0\
    );
\THRESH_16QAM[20]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_81,
      O => \THRESH_16QAM[20]_i_8_n_0\
    );
\THRESH_16QAM[20]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_82,
      O => \THRESH_16QAM[20]_i_9_n_0\
    );
\THRESH_16QAM[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(21),
      I1 => multOp_n_78,
      I2 => multOp_n_75,
      O => ARG(21)
    );
\THRESH_16QAM[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(22),
      I1 => multOp_n_77,
      I2 => multOp_n_75,
      O => ARG(22)
    );
\THRESH_16QAM[22]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_79,
      O => \THRESH_16QAM[22]_i_10_n_0\
    );
\THRESH_16QAM[22]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_80,
      O => \THRESH_16QAM[22]_i_11_n_0\
    );
\THRESH_16QAM[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(30),
      O => \THRESH_16QAM[22]_i_3_n_0\
    );
\THRESH_16QAM[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => multOp_n_76,
      I1 => ARG2(29),
      I2 => multOp_n_75,
      O => \THRESH_16QAM[22]_i_4_n_0\
    );
\THRESH_16QAM[22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(28),
      I2 => multOp_n_77,
      O => \THRESH_16QAM[22]_i_5_n_0\
    );
\THRESH_16QAM[22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(27),
      I2 => multOp_n_78,
      O => \THRESH_16QAM[22]_i_6_n_0\
    );
\THRESH_16QAM[22]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_77,
      O => \THRESH_16QAM[22]_i_8_n_0\
    );
\THRESH_16QAM[22]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_78,
      O => \THRESH_16QAM[22]_i_9_n_0\
    );
\THRESH_16QAM[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => multOp_n_75,
      I1 => \THRESH_16QAM_reg[23]_i_2_n_3\,
      O => ARG(47)
    );
\THRESH_16QAM[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_12_n_0\
    );
\THRESH_16QAM[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_13_n_0\
    );
\THRESH_16QAM[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_14_n_0\
    );
\THRESH_16QAM[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_15_n_0\
    );
\THRESH_16QAM[23]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_16_n_0\
    );
\THRESH_16QAM[23]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_76,
      O => \THRESH_16QAM[23]_i_17_n_0\
    );
\THRESH_16QAM[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_19_n_0\
    );
\THRESH_16QAM[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_20_n_0\
    );
\THRESH_16QAM[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_21_n_0\
    );
\THRESH_16QAM[23]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_22_n_0\
    );
\THRESH_16QAM[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_23_n_0\
    );
\THRESH_16QAM[23]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_24_n_0\
    );
\THRESH_16QAM[23]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_25_n_0\
    );
\THRESH_16QAM[23]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_26_n_0\
    );
\THRESH_16QAM[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_4_n_0\
    );
\THRESH_16QAM[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_6_n_0\
    );
\THRESH_16QAM[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_7_n_0\
    );
\THRESH_16QAM[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_8_n_0\
    );
\THRESH_16QAM[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_16QAM_reg[23]_i_10_n_1\,
      I1 => multOp_n_75,
      O => \THRESH_16QAM[23]_i_9_n_0\
    );
\THRESH_16QAM[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(2),
      I1 => multOp_n_97,
      I2 => multOp_n_75,
      O => ARG(2)
    );
\THRESH_16QAM[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(3),
      I1 => multOp_n_96,
      I2 => multOp_n_75,
      O => ARG(3)
    );
\THRESH_16QAM[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(4),
      I1 => multOp_n_95,
      I2 => multOp_n_75,
      O => ARG(4)
    );
\THRESH_16QAM[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(6),
      I2 => multOp_n_99,
      O => \THRESH_16QAM[4]_i_3_n_0\
    );
\THRESH_16QAM[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(10),
      I2 => multOp_n_95,
      O => \THRESH_16QAM[4]_i_4_n_0\
    );
\THRESH_16QAM[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(9),
      I2 => multOp_n_96,
      O => \THRESH_16QAM[4]_i_5_n_0\
    );
\THRESH_16QAM[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(8),
      I2 => multOp_n_97,
      O => \THRESH_16QAM[4]_i_6_n_0\
    );
\THRESH_16QAM[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(7),
      I2 => multOp_n_98,
      O => \THRESH_16QAM[4]_i_7_n_0\
    );
\THRESH_16QAM[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(5),
      I1 => multOp_n_94,
      I2 => multOp_n_75,
      O => ARG(5)
    );
\THRESH_16QAM[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(6),
      I1 => multOp_n_93,
      I2 => multOp_n_75,
      O => ARG(6)
    );
\THRESH_16QAM[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(7),
      I1 => multOp_n_92,
      I2 => multOp_n_75,
      O => ARG(7)
    );
\THRESH_16QAM[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(8),
      I1 => multOp_n_91,
      I2 => multOp_n_75,
      O => ARG(8)
    );
\THRESH_16QAM[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_95,
      O => \THRESH_16QAM[8]_i_10_n_0\
    );
\THRESH_16QAM[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_96,
      O => \THRESH_16QAM[8]_i_11_n_0\
    );
\THRESH_16QAM[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(14),
      I2 => multOp_n_91,
      O => \THRESH_16QAM[8]_i_3_n_0\
    );
\THRESH_16QAM[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(13),
      I2 => multOp_n_92,
      O => \THRESH_16QAM[8]_i_4_n_0\
    );
\THRESH_16QAM[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(12),
      I2 => multOp_n_93,
      O => \THRESH_16QAM[8]_i_5_n_0\
    );
\THRESH_16QAM[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => multOp_n_75,
      I1 => ARG2(11),
      I2 => multOp_n_94,
      O => \THRESH_16QAM[8]_i_6_n_0\
    );
\THRESH_16QAM[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_93,
      O => \THRESH_16QAM[8]_i_8_n_0\
    );
\THRESH_16QAM[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multOp_n_94,
      O => \THRESH_16QAM[8]_i_9_n_0\
    );
\THRESH_16QAM[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ARG0(9),
      I1 => multOp_n_90,
      I2 => multOp_n_75,
      O => ARG(9)
    );
\THRESH_16QAM_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(0),
      Q => THRESH_16QAM(0),
      R => '0'
    );
\THRESH_16QAM_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[0]_i_3_n_0\,
      CO(3) => \THRESH_16QAM_reg[0]_i_2_n_0\,
      CO(2) => \THRESH_16QAM_reg[0]_i_2_n_1\,
      CO(1) => \THRESH_16QAM_reg[0]_i_2_n_2\,
      CO(0) => \THRESH_16QAM_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => ARG2(8 downto 6),
      O(0) => \NLW_THRESH_16QAM_reg[0]_i_2_O_UNCONNECTED\(0),
      S(3) => \THRESH_16QAM[0]_i_4_n_0\,
      S(2) => \THRESH_16QAM[0]_i_5_n_0\,
      S(1) => \THRESH_16QAM[0]_i_6_n_0\,
      S(0) => \THRESH_16QAM[0]_i_7_n_0\
    );
\THRESH_16QAM_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \THRESH_16QAM_reg[0]_i_3_n_0\,
      CO(2) => \THRESH_16QAM_reg[0]_i_3_n_1\,
      CO(1) => \THRESH_16QAM_reg[0]_i_3_n_2\,
      CO(0) => \THRESH_16QAM_reg[0]_i_3_n_3\,
      CYINIT => \THRESH_16QAM[0]_i_8_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_THRESH_16QAM_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \THRESH_16QAM[0]_i_9_n_0\,
      S(2) => \THRESH_16QAM[0]_i_10_n_0\,
      S(1) => \THRESH_16QAM[0]_i_11_n_0\,
      S(0) => \THRESH_16QAM[0]_i_12_n_0\
    );
\THRESH_16QAM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(10),
      Q => THRESH_16QAM(10),
      R => '0'
    );
\THRESH_16QAM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(11),
      Q => THRESH_16QAM(11),
      R => '0'
    );
\THRESH_16QAM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(12),
      Q => THRESH_16QAM(12),
      R => '0'
    );
\THRESH_16QAM_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[8]_i_2_n_0\,
      CO(3) => \THRESH_16QAM_reg[12]_i_2_n_0\,
      CO(2) => \THRESH_16QAM_reg[12]_i_2_n_1\,
      CO(1) => \THRESH_16QAM_reg[12]_i_2_n_2\,
      CO(0) => \THRESH_16QAM_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG0(12 downto 9),
      S(3) => \THRESH_16QAM[12]_i_3_n_0\,
      S(2) => \THRESH_16QAM[12]_i_4_n_0\,
      S(1) => \THRESH_16QAM[12]_i_5_n_0\,
      S(0) => \THRESH_16QAM[12]_i_6_n_0\
    );
\THRESH_16QAM_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[8]_i_7_n_0\,
      CO(3) => \THRESH_16QAM_reg[12]_i_7_n_0\,
      CO(2) => \THRESH_16QAM_reg[12]_i_7_n_1\,
      CO(1) => \THRESH_16QAM_reg[12]_i_7_n_2\,
      CO(0) => \THRESH_16QAM_reg[12]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG2(16 downto 13),
      S(3) => \THRESH_16QAM[12]_i_8_n_0\,
      S(2) => \THRESH_16QAM[12]_i_9_n_0\,
      S(1) => \THRESH_16QAM[12]_i_10_n_0\,
      S(0) => \THRESH_16QAM[12]_i_11_n_0\
    );
\THRESH_16QAM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(13),
      Q => THRESH_16QAM(13),
      R => '0'
    );
\THRESH_16QAM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(14),
      Q => THRESH_16QAM(14),
      R => '0'
    );
\THRESH_16QAM_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(15),
      Q => THRESH_16QAM(15),
      R => '0'
    );
\THRESH_16QAM_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(16),
      Q => THRESH_16QAM(16),
      R => '0'
    );
\THRESH_16QAM_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[12]_i_2_n_0\,
      CO(3) => \THRESH_16QAM_reg[16]_i_2_n_0\,
      CO(2) => \THRESH_16QAM_reg[16]_i_2_n_1\,
      CO(1) => \THRESH_16QAM_reg[16]_i_2_n_2\,
      CO(0) => \THRESH_16QAM_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG0(16 downto 13),
      S(3) => \THRESH_16QAM[16]_i_3_n_0\,
      S(2) => \THRESH_16QAM[16]_i_4_n_0\,
      S(1) => \THRESH_16QAM[16]_i_5_n_0\,
      S(0) => \THRESH_16QAM[16]_i_6_n_0\
    );
\THRESH_16QAM_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[12]_i_7_n_0\,
      CO(3) => \THRESH_16QAM_reg[16]_i_7_n_0\,
      CO(2) => \THRESH_16QAM_reg[16]_i_7_n_1\,
      CO(1) => \THRESH_16QAM_reg[16]_i_7_n_2\,
      CO(0) => \THRESH_16QAM_reg[16]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG2(20 downto 17),
      S(3) => \THRESH_16QAM[16]_i_8_n_0\,
      S(2) => \THRESH_16QAM[16]_i_9_n_0\,
      S(1) => \THRESH_16QAM[16]_i_10_n_0\,
      S(0) => \THRESH_16QAM[16]_i_11_n_0\
    );
\THRESH_16QAM_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(17),
      Q => THRESH_16QAM(17),
      R => '0'
    );
\THRESH_16QAM_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(18),
      Q => THRESH_16QAM(18),
      R => '0'
    );
\THRESH_16QAM_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(19),
      Q => THRESH_16QAM(19),
      R => '0'
    );
\THRESH_16QAM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(1),
      Q => THRESH_16QAM(1),
      R => '0'
    );
\THRESH_16QAM_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(20),
      Q => THRESH_16QAM(20),
      R => '0'
    );
\THRESH_16QAM_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[16]_i_2_n_0\,
      CO(3) => \THRESH_16QAM_reg[20]_i_2_n_0\,
      CO(2) => \THRESH_16QAM_reg[20]_i_2_n_1\,
      CO(1) => \THRESH_16QAM_reg[20]_i_2_n_2\,
      CO(0) => \THRESH_16QAM_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG0(20 downto 17),
      S(3) => \THRESH_16QAM[20]_i_3_n_0\,
      S(2) => \THRESH_16QAM[20]_i_4_n_0\,
      S(1) => \THRESH_16QAM[20]_i_5_n_0\,
      S(0) => \THRESH_16QAM[20]_i_6_n_0\
    );
\THRESH_16QAM_reg[20]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[16]_i_7_n_0\,
      CO(3) => \THRESH_16QAM_reg[20]_i_7_n_0\,
      CO(2) => \THRESH_16QAM_reg[20]_i_7_n_1\,
      CO(1) => \THRESH_16QAM_reg[20]_i_7_n_2\,
      CO(0) => \THRESH_16QAM_reg[20]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG2(24 downto 21),
      S(3) => \THRESH_16QAM[20]_i_8_n_0\,
      S(2) => \THRESH_16QAM[20]_i_9_n_0\,
      S(1) => \THRESH_16QAM[20]_i_10_n_0\,
      S(0) => \THRESH_16QAM[20]_i_11_n_0\
    );
\THRESH_16QAM_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(21),
      Q => THRESH_16QAM(21),
      R => '0'
    );
\THRESH_16QAM_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(22),
      Q => THRESH_16QAM(22),
      R => '0'
    );
\THRESH_16QAM_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[20]_i_2_n_0\,
      CO(3) => \THRESH_16QAM_reg[22]_i_2_n_0\,
      CO(2) => \THRESH_16QAM_reg[22]_i_2_n_1\,
      CO(1) => \THRESH_16QAM_reg[22]_i_2_n_2\,
      CO(0) => \THRESH_16QAM_reg[22]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_THRESH_16QAM_reg[22]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => ARG0(22 downto 21),
      S(3) => \THRESH_16QAM[22]_i_3_n_0\,
      S(2) => \THRESH_16QAM[22]_i_4_n_0\,
      S(1) => \THRESH_16QAM[22]_i_5_n_0\,
      S(0) => \THRESH_16QAM[22]_i_6_n_0\
    );
\THRESH_16QAM_reg[22]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[20]_i_7_n_0\,
      CO(3) => \THRESH_16QAM_reg[22]_i_7_n_0\,
      CO(2) => \THRESH_16QAM_reg[22]_i_7_n_1\,
      CO(1) => \THRESH_16QAM_reg[22]_i_7_n_2\,
      CO(0) => \THRESH_16QAM_reg[22]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG2(28 downto 25),
      S(3) => \THRESH_16QAM[22]_i_8_n_0\,
      S(2) => \THRESH_16QAM[22]_i_9_n_0\,
      S(1) => \THRESH_16QAM[22]_i_10_n_0\,
      S(0) => \THRESH_16QAM[22]_i_11_n_0\
    );
\THRESH_16QAM_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(47),
      Q => THRESH_16QAM(23),
      R => '0'
    );
\THRESH_16QAM_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[22]_i_7_n_0\,
      CO(3) => \NLW_THRESH_16QAM_reg[23]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \THRESH_16QAM_reg[23]_i_10_n_1\,
      CO(1) => \NLW_THRESH_16QAM_reg[23]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \THRESH_16QAM_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => \NLW_THRESH_16QAM_reg[23]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => ARG2(30 downto 29),
      S(3 downto 2) => B"01",
      S(1) => \THRESH_16QAM[23]_i_16_n_0\,
      S(0) => \THRESH_16QAM[23]_i_17_n_0\
    );
\THRESH_16QAM_reg[23]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[23]_i_18_n_0\,
      CO(3) => \THRESH_16QAM_reg[23]_i_11_n_0\,
      CO(2) => \THRESH_16QAM_reg[23]_i_11_n_1\,
      CO(1) => \THRESH_16QAM_reg[23]_i_11_n_2\,
      CO(0) => \THRESH_16QAM_reg[23]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_THRESH_16QAM_reg[23]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \THRESH_16QAM[23]_i_19_n_0\,
      S(2) => \THRESH_16QAM[23]_i_20_n_0\,
      S(1) => \THRESH_16QAM[23]_i_21_n_0\,
      S(0) => \THRESH_16QAM[23]_i_22_n_0\
    );
\THRESH_16QAM_reg[23]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[22]_i_2_n_0\,
      CO(3) => \THRESH_16QAM_reg[23]_i_18_n_0\,
      CO(2) => \THRESH_16QAM_reg[23]_i_18_n_1\,
      CO(1) => \THRESH_16QAM_reg[23]_i_18_n_2\,
      CO(0) => \THRESH_16QAM_reg[23]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_THRESH_16QAM_reg[23]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \THRESH_16QAM[23]_i_23_n_0\,
      S(2) => \THRESH_16QAM[23]_i_24_n_0\,
      S(1) => \THRESH_16QAM[23]_i_25_n_0\,
      S(0) => \THRESH_16QAM[23]_i_26_n_0\
    );
\THRESH_16QAM_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[23]_i_3_n_0\,
      CO(3 downto 1) => \NLW_THRESH_16QAM_reg[23]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \THRESH_16QAM_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_THRESH_16QAM_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \THRESH_16QAM[23]_i_4_n_0\
    );
\THRESH_16QAM_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[23]_i_5_n_0\,
      CO(3) => \THRESH_16QAM_reg[23]_i_3_n_0\,
      CO(2) => \THRESH_16QAM_reg[23]_i_3_n_1\,
      CO(1) => \THRESH_16QAM_reg[23]_i_3_n_2\,
      CO(0) => \THRESH_16QAM_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_THRESH_16QAM_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \THRESH_16QAM[23]_i_6_n_0\,
      S(2) => \THRESH_16QAM[23]_i_7_n_0\,
      S(1) => \THRESH_16QAM[23]_i_8_n_0\,
      S(0) => \THRESH_16QAM[23]_i_9_n_0\
    );
\THRESH_16QAM_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[23]_i_11_n_0\,
      CO(3) => \THRESH_16QAM_reg[23]_i_5_n_0\,
      CO(2) => \THRESH_16QAM_reg[23]_i_5_n_1\,
      CO(1) => \THRESH_16QAM_reg[23]_i_5_n_2\,
      CO(0) => \THRESH_16QAM_reg[23]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_THRESH_16QAM_reg[23]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \THRESH_16QAM[23]_i_12_n_0\,
      S(2) => \THRESH_16QAM[23]_i_13_n_0\,
      S(1) => \THRESH_16QAM[23]_i_14_n_0\,
      S(0) => \THRESH_16QAM[23]_i_15_n_0\
    );
\THRESH_16QAM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(2),
      Q => THRESH_16QAM(2),
      R => '0'
    );
\THRESH_16QAM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(3),
      Q => THRESH_16QAM(3),
      R => '0'
    );
\THRESH_16QAM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(4),
      Q => THRESH_16QAM(4),
      R => '0'
    );
\THRESH_16QAM_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \THRESH_16QAM_reg[4]_i_2_n_0\,
      CO(2) => \THRESH_16QAM_reg[4]_i_2_n_1\,
      CO(1) => \THRESH_16QAM_reg[4]_i_2_n_2\,
      CO(0) => \THRESH_16QAM_reg[4]_i_2_n_3\,
      CYINIT => \THRESH_16QAM[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG0(4 downto 1),
      S(3) => \THRESH_16QAM[4]_i_4_n_0\,
      S(2) => \THRESH_16QAM[4]_i_5_n_0\,
      S(1) => \THRESH_16QAM[4]_i_6_n_0\,
      S(0) => \THRESH_16QAM[4]_i_7_n_0\
    );
\THRESH_16QAM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(5),
      Q => THRESH_16QAM(5),
      R => '0'
    );
\THRESH_16QAM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(6),
      Q => THRESH_16QAM(6),
      R => '0'
    );
\THRESH_16QAM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(7),
      Q => THRESH_16QAM(7),
      R => '0'
    );
\THRESH_16QAM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(8),
      Q => THRESH_16QAM(8),
      R => '0'
    );
\THRESH_16QAM_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[4]_i_2_n_0\,
      CO(3) => \THRESH_16QAM_reg[8]_i_2_n_0\,
      CO(2) => \THRESH_16QAM_reg[8]_i_2_n_1\,
      CO(1) => \THRESH_16QAM_reg[8]_i_2_n_2\,
      CO(0) => \THRESH_16QAM_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG0(8 downto 5),
      S(3) => \THRESH_16QAM[8]_i_3_n_0\,
      S(2) => \THRESH_16QAM[8]_i_4_n_0\,
      S(1) => \THRESH_16QAM[8]_i_5_n_0\,
      S(0) => \THRESH_16QAM[8]_i_6_n_0\
    );
\THRESH_16QAM_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_16QAM_reg[0]_i_2_n_0\,
      CO(3) => \THRESH_16QAM_reg[8]_i_7_n_0\,
      CO(2) => \THRESH_16QAM_reg[8]_i_7_n_1\,
      CO(1) => \THRESH_16QAM_reg[8]_i_7_n_2\,
      CO(0) => \THRESH_16QAM_reg[8]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG2(12 downto 9),
      S(3) => \THRESH_16QAM[8]_i_8_n_0\,
      S(2) => \THRESH_16QAM[8]_i_9_n_0\,
      S(1) => \THRESH_16QAM[8]_i_10_n_0\,
      S(0) => \THRESH_16QAM[8]_i_11_n_0\
    );
\THRESH_16QAM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ARG(9),
      Q => THRESH_16QAM(9),
      R => '0'
    );
\THRESH_BPSK_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(0),
      Q => THRESH_BPSK(0),
      R => '0'
    );
\THRESH_BPSK_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(10),
      Q => THRESH_BPSK(10),
      R => '0'
    );
\THRESH_BPSK_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(11),
      Q => THRESH_BPSK(11),
      R => '0'
    );
\THRESH_BPSK_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(12),
      Q => THRESH_BPSK(12),
      R => '0'
    );
\THRESH_BPSK_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(13),
      Q => THRESH_BPSK(13),
      R => '0'
    );
\THRESH_BPSK_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(14),
      Q => THRESH_BPSK(14),
      R => '0'
    );
\THRESH_BPSK_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(15),
      Q => THRESH_BPSK(15),
      R => '0'
    );
\THRESH_BPSK_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(16),
      Q => THRESH_BPSK(16),
      R => '0'
    );
\THRESH_BPSK_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(17),
      Q => THRESH_BPSK(17),
      R => '0'
    );
\THRESH_BPSK_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(18),
      Q => THRESH_BPSK(18),
      R => '0'
    );
\THRESH_BPSK_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(19),
      Q => THRESH_BPSK(19),
      R => '0'
    );
\THRESH_BPSK_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(1),
      Q => THRESH_BPSK(1),
      R => '0'
    );
\THRESH_BPSK_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(20),
      Q => THRESH_BPSK(20),
      R => '0'
    );
\THRESH_BPSK_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(21),
      Q => THRESH_BPSK(21),
      R => '0'
    );
\THRESH_BPSK_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(22),
      Q => THRESH_BPSK(22),
      R => '0'
    );
\THRESH_BPSK_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23),
      Q => THRESH_BPSK(23),
      R => '0'
    );
\THRESH_BPSK_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(2),
      Q => THRESH_BPSK(2),
      R => '0'
    );
\THRESH_BPSK_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(3),
      Q => THRESH_BPSK(3),
      R => '0'
    );
\THRESH_BPSK_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(4),
      Q => THRESH_BPSK(4),
      R => '0'
    );
\THRESH_BPSK_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(5),
      Q => THRESH_BPSK(5),
      R => '0'
    );
\THRESH_BPSK_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(6),
      Q => THRESH_BPSK(6),
      R => '0'
    );
\THRESH_BPSK_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(7),
      Q => THRESH_BPSK(7),
      R => '0'
    );
\THRESH_BPSK_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(8),
      Q => THRESH_BPSK(8),
      R => '0'
    );
\THRESH_BPSK_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(9),
      Q => THRESH_BPSK(9),
      R => '0'
    );
\THRESH_QPSK[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \multOp__0_n_99\,
      I1 => \THRESH_QPSK_reg[0]_i_2_n_6\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[0]_i_1_n_0\
    );
\THRESH_QPSK[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_102\,
      O => \THRESH_QPSK[0]_i_10_n_0\
    );
\THRESH_QPSK[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_103\,
      O => \THRESH_QPSK[0]_i_11_n_0\
    );
\THRESH_QPSK[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_104\,
      O => \THRESH_QPSK[0]_i_12_n_0\
    );
\THRESH_QPSK[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_97\,
      O => \THRESH_QPSK[0]_i_4_n_0\
    );
\THRESH_QPSK[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_98\,
      O => \THRESH_QPSK[0]_i_5_n_0\
    );
\THRESH_QPSK[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_99\,
      O => \THRESH_QPSK[0]_i_6_n_0\
    );
\THRESH_QPSK[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_100\,
      O => \THRESH_QPSK[0]_i_7_n_0\
    );
\THRESH_QPSK[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_105\,
      O => \THRESH_QPSK[0]_i_8_n_0\
    );
\THRESH_QPSK[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_101\,
      O => \THRESH_QPSK[0]_i_9_n_0\
    );
\THRESH_QPSK[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[12]_i_2_n_6\,
      I1 => \multOp__0_n_89\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[10]_i_1_n_0\
    );
\THRESH_QPSK[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[12]_i_2_n_5\,
      I1 => \multOp__0_n_88\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[11]_i_1_n_0\
    );
\THRESH_QPSK[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[12]_i_2_n_4\,
      I1 => \multOp__0_n_87\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[12]_i_1_n_0\
    );
\THRESH_QPSK[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_91\,
      O => \THRESH_QPSK[12]_i_10_n_0\
    );
\THRESH_QPSK[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_92\,
      O => \THRESH_QPSK[12]_i_11_n_0\
    );
\THRESH_QPSK[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[16]_i_7_n_6\,
      I2 => \multOp__0_n_87\,
      O => \THRESH_QPSK[12]_i_3_n_0\
    );
\THRESH_QPSK[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[16]_i_7_n_7\,
      I2 => \multOp__0_n_88\,
      O => \THRESH_QPSK[12]_i_4_n_0\
    );
\THRESH_QPSK[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[12]_i_7_n_4\,
      I2 => \multOp__0_n_89\,
      O => \THRESH_QPSK[12]_i_5_n_0\
    );
\THRESH_QPSK[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[12]_i_7_n_5\,
      I2 => \multOp__0_n_90\,
      O => \THRESH_QPSK[12]_i_6_n_0\
    );
\THRESH_QPSK[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_89\,
      O => \THRESH_QPSK[12]_i_8_n_0\
    );
\THRESH_QPSK[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_90\,
      O => \THRESH_QPSK[12]_i_9_n_0\
    );
\THRESH_QPSK[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[16]_i_2_n_7\,
      I1 => \multOp__0_n_86\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[13]_i_1_n_0\
    );
\THRESH_QPSK[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[16]_i_2_n_6\,
      I1 => \multOp__0_n_85\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[14]_i_1_n_0\
    );
\THRESH_QPSK[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[16]_i_2_n_5\,
      I1 => \multOp__0_n_84\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[15]_i_1_n_0\
    );
\THRESH_QPSK[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[16]_i_2_n_4\,
      I1 => \multOp__0_n_83\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[16]_i_1_n_0\
    );
\THRESH_QPSK[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_87\,
      O => \THRESH_QPSK[16]_i_10_n_0\
    );
\THRESH_QPSK[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_88\,
      O => \THRESH_QPSK[16]_i_11_n_0\
    );
\THRESH_QPSK[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[20]_i_7_n_6\,
      I2 => \multOp__0_n_83\,
      O => \THRESH_QPSK[16]_i_3_n_0\
    );
\THRESH_QPSK[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[20]_i_7_n_7\,
      I2 => \multOp__0_n_84\,
      O => \THRESH_QPSK[16]_i_4_n_0\
    );
\THRESH_QPSK[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[16]_i_7_n_4\,
      I2 => \multOp__0_n_85\,
      O => \THRESH_QPSK[16]_i_5_n_0\
    );
\THRESH_QPSK[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[16]_i_7_n_5\,
      I2 => \multOp__0_n_86\,
      O => \THRESH_QPSK[16]_i_6_n_0\
    );
\THRESH_QPSK[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_85\,
      O => \THRESH_QPSK[16]_i_8_n_0\
    );
\THRESH_QPSK[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_86\,
      O => \THRESH_QPSK[16]_i_9_n_0\
    );
\THRESH_QPSK[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[20]_i_2_n_7\,
      I1 => \multOp__0_n_82\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[17]_i_1_n_0\
    );
\THRESH_QPSK[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[20]_i_2_n_6\,
      I1 => \multOp__0_n_81\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[18]_i_1_n_0\
    );
\THRESH_QPSK[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[20]_i_2_n_5\,
      I1 => \multOp__0_n_80\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[19]_i_1_n_0\
    );
\THRESH_QPSK[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[4]_i_2_n_7\,
      I1 => \multOp__0_n_98\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[1]_i_1_n_0\
    );
\THRESH_QPSK[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[20]_i_2_n_4\,
      I1 => \multOp__0_n_79\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[20]_i_1_n_0\
    );
\THRESH_QPSK[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_83\,
      O => \THRESH_QPSK[20]_i_10_n_0\
    );
\THRESH_QPSK[20]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_84\,
      O => \THRESH_QPSK[20]_i_11_n_0\
    );
\THRESH_QPSK[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[22]_i_7_n_6\,
      I2 => \multOp__0_n_79\,
      O => \THRESH_QPSK[20]_i_3_n_0\
    );
\THRESH_QPSK[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[22]_i_7_n_7\,
      I2 => \multOp__0_n_80\,
      O => \THRESH_QPSK[20]_i_4_n_0\
    );
\THRESH_QPSK[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[20]_i_7_n_4\,
      I2 => \multOp__0_n_81\,
      O => \THRESH_QPSK[20]_i_5_n_0\
    );
\THRESH_QPSK[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[20]_i_7_n_5\,
      I2 => \multOp__0_n_82\,
      O => \THRESH_QPSK[20]_i_6_n_0\
    );
\THRESH_QPSK[20]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_81\,
      O => \THRESH_QPSK[20]_i_8_n_0\
    );
\THRESH_QPSK[20]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_82\,
      O => \THRESH_QPSK[20]_i_9_n_0\
    );
\THRESH_QPSK[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[22]_i_2_n_7\,
      I1 => \multOp__0_n_78\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[21]_i_1_n_0\
    );
\THRESH_QPSK[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[22]_i_2_n_6\,
      I1 => \multOp__0_n_77\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[22]_i_1_n_0\
    );
\THRESH_QPSK[22]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_79\,
      O => \THRESH_QPSK[22]_i_10_n_0\
    );
\THRESH_QPSK[22]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_80\,
      O => \THRESH_QPSK[22]_i_11_n_0\
    );
\THRESH_QPSK[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[23]_i_10_n_6\,
      O => \THRESH_QPSK[22]_i_3_n_0\
    );
\THRESH_QPSK[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \multOp__0_n_76\,
      I1 => \THRESH_QPSK_reg[23]_i_10_n_7\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[22]_i_4_n_0\
    );
\THRESH_QPSK[22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[22]_i_7_n_4\,
      I2 => \multOp__0_n_77\,
      O => \THRESH_QPSK[22]_i_5_n_0\
    );
\THRESH_QPSK[22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[22]_i_7_n_5\,
      I2 => \multOp__0_n_78\,
      O => \THRESH_QPSK[22]_i_6_n_0\
    );
\THRESH_QPSK[22]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_77\,
      O => \THRESH_QPSK[22]_i_8_n_0\
    );
\THRESH_QPSK[22]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_78\,
      O => \THRESH_QPSK[22]_i_9_n_0\
    );
\THRESH_QPSK[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[23]_i_2_n_3\,
      O => \THRESH_QPSK[23]_i_1_n_0\
    );
\THRESH_QPSK[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_12_n_0\
    );
\THRESH_QPSK[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_13_n_0\
    );
\THRESH_QPSK[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_14_n_0\
    );
\THRESH_QPSK[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_15_n_0\
    );
\THRESH_QPSK[23]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_16_n_0\
    );
\THRESH_QPSK[23]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_76\,
      O => \THRESH_QPSK[23]_i_17_n_0\
    );
\THRESH_QPSK[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_19_n_0\
    );
\THRESH_QPSK[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_20_n_0\
    );
\THRESH_QPSK[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_21_n_0\
    );
\THRESH_QPSK[23]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_22_n_0\
    );
\THRESH_QPSK[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_23_n_0\
    );
\THRESH_QPSK[23]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_24_n_0\
    );
\THRESH_QPSK[23]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_25_n_0\
    );
\THRESH_QPSK[23]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_26_n_0\
    );
\THRESH_QPSK[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_4_n_0\
    );
\THRESH_QPSK[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_6_n_0\
    );
\THRESH_QPSK[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_7_n_0\
    );
\THRESH_QPSK[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_8_n_0\
    );
\THRESH_QPSK[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \THRESH_QPSK_reg[23]_i_10_n_1\,
      I1 => \multOp__0_n_75\,
      O => \THRESH_QPSK[23]_i_9_n_0\
    );
\THRESH_QPSK[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[4]_i_2_n_6\,
      I1 => \multOp__0_n_97\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[2]_i_1_n_0\
    );
\THRESH_QPSK[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[4]_i_2_n_5\,
      I1 => \multOp__0_n_96\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[3]_i_1_n_0\
    );
\THRESH_QPSK[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[4]_i_2_n_4\,
      I1 => \multOp__0_n_95\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[4]_i_1_n_0\
    );
\THRESH_QPSK[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[0]_i_2_n_6\,
      I2 => \multOp__0_n_99\,
      O => \THRESH_QPSK[4]_i_3_n_0\
    );
\THRESH_QPSK[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[8]_i_7_n_6\,
      I2 => \multOp__0_n_95\,
      O => \THRESH_QPSK[4]_i_4_n_0\
    );
\THRESH_QPSK[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[8]_i_7_n_7\,
      I2 => \multOp__0_n_96\,
      O => \THRESH_QPSK[4]_i_5_n_0\
    );
\THRESH_QPSK[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[0]_i_2_n_4\,
      I2 => \multOp__0_n_97\,
      O => \THRESH_QPSK[4]_i_6_n_0\
    );
\THRESH_QPSK[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[0]_i_2_n_5\,
      I2 => \multOp__0_n_98\,
      O => \THRESH_QPSK[4]_i_7_n_0\
    );
\THRESH_QPSK[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[8]_i_2_n_7\,
      I1 => \multOp__0_n_94\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[5]_i_1_n_0\
    );
\THRESH_QPSK[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[8]_i_2_n_6\,
      I1 => \multOp__0_n_93\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[6]_i_1_n_0\
    );
\THRESH_QPSK[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[8]_i_2_n_5\,
      I1 => \multOp__0_n_92\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[7]_i_1_n_0\
    );
\THRESH_QPSK[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[8]_i_2_n_4\,
      I1 => \multOp__0_n_91\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[8]_i_1_n_0\
    );
\THRESH_QPSK[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_95\,
      O => \THRESH_QPSK[8]_i_10_n_0\
    );
\THRESH_QPSK[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_96\,
      O => \THRESH_QPSK[8]_i_11_n_0\
    );
\THRESH_QPSK[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[12]_i_7_n_6\,
      I2 => \multOp__0_n_91\,
      O => \THRESH_QPSK[8]_i_3_n_0\
    );
\THRESH_QPSK[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[12]_i_7_n_7\,
      I2 => \multOp__0_n_92\,
      O => \THRESH_QPSK[8]_i_4_n_0\
    );
\THRESH_QPSK[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[8]_i_7_n_4\,
      I2 => \multOp__0_n_93\,
      O => \THRESH_QPSK[8]_i_5_n_0\
    );
\THRESH_QPSK[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \multOp__0_n_75\,
      I1 => \THRESH_QPSK_reg[8]_i_7_n_5\,
      I2 => \multOp__0_n_94\,
      O => \THRESH_QPSK[8]_i_6_n_0\
    );
\THRESH_QPSK[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_93\,
      O => \THRESH_QPSK[8]_i_8_n_0\
    );
\THRESH_QPSK[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multOp__0_n_94\,
      O => \THRESH_QPSK[8]_i_9_n_0\
    );
\THRESH_QPSK[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \THRESH_QPSK_reg[12]_i_2_n_7\,
      I1 => \multOp__0_n_90\,
      I2 => \multOp__0_n_75\,
      O => \THRESH_QPSK[9]_i_1_n_0\
    );
\THRESH_QPSK_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[0]_i_1_n_0\,
      Q => THRESH_QPSK(0),
      R => '0'
    );
\THRESH_QPSK_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[0]_i_3_n_0\,
      CO(3) => \THRESH_QPSK_reg[0]_i_2_n_0\,
      CO(2) => \THRESH_QPSK_reg[0]_i_2_n_1\,
      CO(1) => \THRESH_QPSK_reg[0]_i_2_n_2\,
      CO(0) => \THRESH_QPSK_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \THRESH_QPSK_reg[0]_i_2_n_4\,
      O(2) => \THRESH_QPSK_reg[0]_i_2_n_5\,
      O(1) => \THRESH_QPSK_reg[0]_i_2_n_6\,
      O(0) => \NLW_THRESH_QPSK_reg[0]_i_2_O_UNCONNECTED\(0),
      S(3) => \THRESH_QPSK[0]_i_4_n_0\,
      S(2) => \THRESH_QPSK[0]_i_5_n_0\,
      S(1) => \THRESH_QPSK[0]_i_6_n_0\,
      S(0) => \THRESH_QPSK[0]_i_7_n_0\
    );
\THRESH_QPSK_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \THRESH_QPSK_reg[0]_i_3_n_0\,
      CO(2) => \THRESH_QPSK_reg[0]_i_3_n_1\,
      CO(1) => \THRESH_QPSK_reg[0]_i_3_n_2\,
      CO(0) => \THRESH_QPSK_reg[0]_i_3_n_3\,
      CYINIT => \THRESH_QPSK[0]_i_8_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_THRESH_QPSK_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \THRESH_QPSK[0]_i_9_n_0\,
      S(2) => \THRESH_QPSK[0]_i_10_n_0\,
      S(1) => \THRESH_QPSK[0]_i_11_n_0\,
      S(0) => \THRESH_QPSK[0]_i_12_n_0\
    );
\THRESH_QPSK_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[10]_i_1_n_0\,
      Q => THRESH_QPSK(10),
      R => '0'
    );
\THRESH_QPSK_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[11]_i_1_n_0\,
      Q => THRESH_QPSK(11),
      R => '0'
    );
\THRESH_QPSK_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[12]_i_1_n_0\,
      Q => THRESH_QPSK(12),
      R => '0'
    );
\THRESH_QPSK_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[8]_i_2_n_0\,
      CO(3) => \THRESH_QPSK_reg[12]_i_2_n_0\,
      CO(2) => \THRESH_QPSK_reg[12]_i_2_n_1\,
      CO(1) => \THRESH_QPSK_reg[12]_i_2_n_2\,
      CO(0) => \THRESH_QPSK_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \THRESH_QPSK_reg[12]_i_2_n_4\,
      O(2) => \THRESH_QPSK_reg[12]_i_2_n_5\,
      O(1) => \THRESH_QPSK_reg[12]_i_2_n_6\,
      O(0) => \THRESH_QPSK_reg[12]_i_2_n_7\,
      S(3) => \THRESH_QPSK[12]_i_3_n_0\,
      S(2) => \THRESH_QPSK[12]_i_4_n_0\,
      S(1) => \THRESH_QPSK[12]_i_5_n_0\,
      S(0) => \THRESH_QPSK[12]_i_6_n_0\
    );
\THRESH_QPSK_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[8]_i_7_n_0\,
      CO(3) => \THRESH_QPSK_reg[12]_i_7_n_0\,
      CO(2) => \THRESH_QPSK_reg[12]_i_7_n_1\,
      CO(1) => \THRESH_QPSK_reg[12]_i_7_n_2\,
      CO(0) => \THRESH_QPSK_reg[12]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \THRESH_QPSK_reg[12]_i_7_n_4\,
      O(2) => \THRESH_QPSK_reg[12]_i_7_n_5\,
      O(1) => \THRESH_QPSK_reg[12]_i_7_n_6\,
      O(0) => \THRESH_QPSK_reg[12]_i_7_n_7\,
      S(3) => \THRESH_QPSK[12]_i_8_n_0\,
      S(2) => \THRESH_QPSK[12]_i_9_n_0\,
      S(1) => \THRESH_QPSK[12]_i_10_n_0\,
      S(0) => \THRESH_QPSK[12]_i_11_n_0\
    );
\THRESH_QPSK_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[13]_i_1_n_0\,
      Q => THRESH_QPSK(13),
      R => '0'
    );
\THRESH_QPSK_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[14]_i_1_n_0\,
      Q => THRESH_QPSK(14),
      R => '0'
    );
\THRESH_QPSK_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[15]_i_1_n_0\,
      Q => THRESH_QPSK(15),
      R => '0'
    );
\THRESH_QPSK_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[16]_i_1_n_0\,
      Q => THRESH_QPSK(16),
      R => '0'
    );
\THRESH_QPSK_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[12]_i_2_n_0\,
      CO(3) => \THRESH_QPSK_reg[16]_i_2_n_0\,
      CO(2) => \THRESH_QPSK_reg[16]_i_2_n_1\,
      CO(1) => \THRESH_QPSK_reg[16]_i_2_n_2\,
      CO(0) => \THRESH_QPSK_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \THRESH_QPSK_reg[16]_i_2_n_4\,
      O(2) => \THRESH_QPSK_reg[16]_i_2_n_5\,
      O(1) => \THRESH_QPSK_reg[16]_i_2_n_6\,
      O(0) => \THRESH_QPSK_reg[16]_i_2_n_7\,
      S(3) => \THRESH_QPSK[16]_i_3_n_0\,
      S(2) => \THRESH_QPSK[16]_i_4_n_0\,
      S(1) => \THRESH_QPSK[16]_i_5_n_0\,
      S(0) => \THRESH_QPSK[16]_i_6_n_0\
    );
\THRESH_QPSK_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[12]_i_7_n_0\,
      CO(3) => \THRESH_QPSK_reg[16]_i_7_n_0\,
      CO(2) => \THRESH_QPSK_reg[16]_i_7_n_1\,
      CO(1) => \THRESH_QPSK_reg[16]_i_7_n_2\,
      CO(0) => \THRESH_QPSK_reg[16]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \THRESH_QPSK_reg[16]_i_7_n_4\,
      O(2) => \THRESH_QPSK_reg[16]_i_7_n_5\,
      O(1) => \THRESH_QPSK_reg[16]_i_7_n_6\,
      O(0) => \THRESH_QPSK_reg[16]_i_7_n_7\,
      S(3) => \THRESH_QPSK[16]_i_8_n_0\,
      S(2) => \THRESH_QPSK[16]_i_9_n_0\,
      S(1) => \THRESH_QPSK[16]_i_10_n_0\,
      S(0) => \THRESH_QPSK[16]_i_11_n_0\
    );
\THRESH_QPSK_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[17]_i_1_n_0\,
      Q => THRESH_QPSK(17),
      R => '0'
    );
\THRESH_QPSK_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[18]_i_1_n_0\,
      Q => THRESH_QPSK(18),
      R => '0'
    );
\THRESH_QPSK_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[19]_i_1_n_0\,
      Q => THRESH_QPSK(19),
      R => '0'
    );
\THRESH_QPSK_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[1]_i_1_n_0\,
      Q => THRESH_QPSK(1),
      R => '0'
    );
\THRESH_QPSK_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[20]_i_1_n_0\,
      Q => THRESH_QPSK(20),
      R => '0'
    );
\THRESH_QPSK_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[16]_i_2_n_0\,
      CO(3) => \THRESH_QPSK_reg[20]_i_2_n_0\,
      CO(2) => \THRESH_QPSK_reg[20]_i_2_n_1\,
      CO(1) => \THRESH_QPSK_reg[20]_i_2_n_2\,
      CO(0) => \THRESH_QPSK_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \THRESH_QPSK_reg[20]_i_2_n_4\,
      O(2) => \THRESH_QPSK_reg[20]_i_2_n_5\,
      O(1) => \THRESH_QPSK_reg[20]_i_2_n_6\,
      O(0) => \THRESH_QPSK_reg[20]_i_2_n_7\,
      S(3) => \THRESH_QPSK[20]_i_3_n_0\,
      S(2) => \THRESH_QPSK[20]_i_4_n_0\,
      S(1) => \THRESH_QPSK[20]_i_5_n_0\,
      S(0) => \THRESH_QPSK[20]_i_6_n_0\
    );
\THRESH_QPSK_reg[20]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[16]_i_7_n_0\,
      CO(3) => \THRESH_QPSK_reg[20]_i_7_n_0\,
      CO(2) => \THRESH_QPSK_reg[20]_i_7_n_1\,
      CO(1) => \THRESH_QPSK_reg[20]_i_7_n_2\,
      CO(0) => \THRESH_QPSK_reg[20]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \THRESH_QPSK_reg[20]_i_7_n_4\,
      O(2) => \THRESH_QPSK_reg[20]_i_7_n_5\,
      O(1) => \THRESH_QPSK_reg[20]_i_7_n_6\,
      O(0) => \THRESH_QPSK_reg[20]_i_7_n_7\,
      S(3) => \THRESH_QPSK[20]_i_8_n_0\,
      S(2) => \THRESH_QPSK[20]_i_9_n_0\,
      S(1) => \THRESH_QPSK[20]_i_10_n_0\,
      S(0) => \THRESH_QPSK[20]_i_11_n_0\
    );
\THRESH_QPSK_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[21]_i_1_n_0\,
      Q => THRESH_QPSK(21),
      R => '0'
    );
\THRESH_QPSK_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[22]_i_1_n_0\,
      Q => THRESH_QPSK(22),
      R => '0'
    );
\THRESH_QPSK_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[20]_i_2_n_0\,
      CO(3) => \THRESH_QPSK_reg[22]_i_2_n_0\,
      CO(2) => \THRESH_QPSK_reg[22]_i_2_n_1\,
      CO(1) => \THRESH_QPSK_reg[22]_i_2_n_2\,
      CO(0) => \THRESH_QPSK_reg[22]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_THRESH_QPSK_reg[22]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \THRESH_QPSK_reg[22]_i_2_n_6\,
      O(0) => \THRESH_QPSK_reg[22]_i_2_n_7\,
      S(3) => \THRESH_QPSK[22]_i_3_n_0\,
      S(2) => \THRESH_QPSK[22]_i_4_n_0\,
      S(1) => \THRESH_QPSK[22]_i_5_n_0\,
      S(0) => \THRESH_QPSK[22]_i_6_n_0\
    );
\THRESH_QPSK_reg[22]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[20]_i_7_n_0\,
      CO(3) => \THRESH_QPSK_reg[22]_i_7_n_0\,
      CO(2) => \THRESH_QPSK_reg[22]_i_7_n_1\,
      CO(1) => \THRESH_QPSK_reg[22]_i_7_n_2\,
      CO(0) => \THRESH_QPSK_reg[22]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \THRESH_QPSK_reg[22]_i_7_n_4\,
      O(2) => \THRESH_QPSK_reg[22]_i_7_n_5\,
      O(1) => \THRESH_QPSK_reg[22]_i_7_n_6\,
      O(0) => \THRESH_QPSK_reg[22]_i_7_n_7\,
      S(3) => \THRESH_QPSK[22]_i_8_n_0\,
      S(2) => \THRESH_QPSK[22]_i_9_n_0\,
      S(1) => \THRESH_QPSK[22]_i_10_n_0\,
      S(0) => \THRESH_QPSK[22]_i_11_n_0\
    );
\THRESH_QPSK_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[23]_i_1_n_0\,
      Q => THRESH_QPSK(23),
      R => '0'
    );
\THRESH_QPSK_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[22]_i_7_n_0\,
      CO(3) => \NLW_THRESH_QPSK_reg[23]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \THRESH_QPSK_reg[23]_i_10_n_1\,
      CO(1) => \NLW_THRESH_QPSK_reg[23]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \THRESH_QPSK_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => \NLW_THRESH_QPSK_reg[23]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \THRESH_QPSK_reg[23]_i_10_n_6\,
      O(0) => \THRESH_QPSK_reg[23]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \THRESH_QPSK[23]_i_16_n_0\,
      S(0) => \THRESH_QPSK[23]_i_17_n_0\
    );
\THRESH_QPSK_reg[23]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[23]_i_18_n_0\,
      CO(3) => \THRESH_QPSK_reg[23]_i_11_n_0\,
      CO(2) => \THRESH_QPSK_reg[23]_i_11_n_1\,
      CO(1) => \THRESH_QPSK_reg[23]_i_11_n_2\,
      CO(0) => \THRESH_QPSK_reg[23]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_THRESH_QPSK_reg[23]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \THRESH_QPSK[23]_i_19_n_0\,
      S(2) => \THRESH_QPSK[23]_i_20_n_0\,
      S(1) => \THRESH_QPSK[23]_i_21_n_0\,
      S(0) => \THRESH_QPSK[23]_i_22_n_0\
    );
\THRESH_QPSK_reg[23]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[22]_i_2_n_0\,
      CO(3) => \THRESH_QPSK_reg[23]_i_18_n_0\,
      CO(2) => \THRESH_QPSK_reg[23]_i_18_n_1\,
      CO(1) => \THRESH_QPSK_reg[23]_i_18_n_2\,
      CO(0) => \THRESH_QPSK_reg[23]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_THRESH_QPSK_reg[23]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \THRESH_QPSK[23]_i_23_n_0\,
      S(2) => \THRESH_QPSK[23]_i_24_n_0\,
      S(1) => \THRESH_QPSK[23]_i_25_n_0\,
      S(0) => \THRESH_QPSK[23]_i_26_n_0\
    );
\THRESH_QPSK_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[23]_i_3_n_0\,
      CO(3 downto 1) => \NLW_THRESH_QPSK_reg[23]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \THRESH_QPSK_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_THRESH_QPSK_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \THRESH_QPSK[23]_i_4_n_0\
    );
\THRESH_QPSK_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[23]_i_5_n_0\,
      CO(3) => \THRESH_QPSK_reg[23]_i_3_n_0\,
      CO(2) => \THRESH_QPSK_reg[23]_i_3_n_1\,
      CO(1) => \THRESH_QPSK_reg[23]_i_3_n_2\,
      CO(0) => \THRESH_QPSK_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_THRESH_QPSK_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \THRESH_QPSK[23]_i_6_n_0\,
      S(2) => \THRESH_QPSK[23]_i_7_n_0\,
      S(1) => \THRESH_QPSK[23]_i_8_n_0\,
      S(0) => \THRESH_QPSK[23]_i_9_n_0\
    );
\THRESH_QPSK_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[23]_i_11_n_0\,
      CO(3) => \THRESH_QPSK_reg[23]_i_5_n_0\,
      CO(2) => \THRESH_QPSK_reg[23]_i_5_n_1\,
      CO(1) => \THRESH_QPSK_reg[23]_i_5_n_2\,
      CO(0) => \THRESH_QPSK_reg[23]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_THRESH_QPSK_reg[23]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \THRESH_QPSK[23]_i_12_n_0\,
      S(2) => \THRESH_QPSK[23]_i_13_n_0\,
      S(1) => \THRESH_QPSK[23]_i_14_n_0\,
      S(0) => \THRESH_QPSK[23]_i_15_n_0\
    );
\THRESH_QPSK_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[2]_i_1_n_0\,
      Q => THRESH_QPSK(2),
      R => '0'
    );
\THRESH_QPSK_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[3]_i_1_n_0\,
      Q => THRESH_QPSK(3),
      R => '0'
    );
\THRESH_QPSK_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[4]_i_1_n_0\,
      Q => THRESH_QPSK(4),
      R => '0'
    );
\THRESH_QPSK_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \THRESH_QPSK_reg[4]_i_2_n_0\,
      CO(2) => \THRESH_QPSK_reg[4]_i_2_n_1\,
      CO(1) => \THRESH_QPSK_reg[4]_i_2_n_2\,
      CO(0) => \THRESH_QPSK_reg[4]_i_2_n_3\,
      CYINIT => \THRESH_QPSK[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \THRESH_QPSK_reg[4]_i_2_n_4\,
      O(2) => \THRESH_QPSK_reg[4]_i_2_n_5\,
      O(1) => \THRESH_QPSK_reg[4]_i_2_n_6\,
      O(0) => \THRESH_QPSK_reg[4]_i_2_n_7\,
      S(3) => \THRESH_QPSK[4]_i_4_n_0\,
      S(2) => \THRESH_QPSK[4]_i_5_n_0\,
      S(1) => \THRESH_QPSK[4]_i_6_n_0\,
      S(0) => \THRESH_QPSK[4]_i_7_n_0\
    );
\THRESH_QPSK_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[5]_i_1_n_0\,
      Q => THRESH_QPSK(5),
      R => '0'
    );
\THRESH_QPSK_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[6]_i_1_n_0\,
      Q => THRESH_QPSK(6),
      R => '0'
    );
\THRESH_QPSK_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[7]_i_1_n_0\,
      Q => THRESH_QPSK(7),
      R => '0'
    );
\THRESH_QPSK_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[8]_i_1_n_0\,
      Q => THRESH_QPSK(8),
      R => '0'
    );
\THRESH_QPSK_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[4]_i_2_n_0\,
      CO(3) => \THRESH_QPSK_reg[8]_i_2_n_0\,
      CO(2) => \THRESH_QPSK_reg[8]_i_2_n_1\,
      CO(1) => \THRESH_QPSK_reg[8]_i_2_n_2\,
      CO(0) => \THRESH_QPSK_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \THRESH_QPSK_reg[8]_i_2_n_4\,
      O(2) => \THRESH_QPSK_reg[8]_i_2_n_5\,
      O(1) => \THRESH_QPSK_reg[8]_i_2_n_6\,
      O(0) => \THRESH_QPSK_reg[8]_i_2_n_7\,
      S(3) => \THRESH_QPSK[8]_i_3_n_0\,
      S(2) => \THRESH_QPSK[8]_i_4_n_0\,
      S(1) => \THRESH_QPSK[8]_i_5_n_0\,
      S(0) => \THRESH_QPSK[8]_i_6_n_0\
    );
\THRESH_QPSK_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \THRESH_QPSK_reg[0]_i_2_n_0\,
      CO(3) => \THRESH_QPSK_reg[8]_i_7_n_0\,
      CO(2) => \THRESH_QPSK_reg[8]_i_7_n_1\,
      CO(1) => \THRESH_QPSK_reg[8]_i_7_n_2\,
      CO(0) => \THRESH_QPSK_reg[8]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \THRESH_QPSK_reg[8]_i_7_n_4\,
      O(2) => \THRESH_QPSK_reg[8]_i_7_n_5\,
      O(1) => \THRESH_QPSK_reg[8]_i_7_n_6\,
      O(0) => \THRESH_QPSK_reg[8]_i_7_n_7\,
      S(3) => \THRESH_QPSK[8]_i_8_n_0\,
      S(2) => \THRESH_QPSK[8]_i_9_n_0\,
      S(1) => \THRESH_QPSK[8]_i_10_n_0\,
      S(0) => \THRESH_QPSK[8]_i_11_n_0\
    );
\THRESH_QPSK_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \THRESH_QPSK[9]_i_1_n_0\,
      Q => THRESH_QPSK(9),
      R => '0'
    );
multOp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23),
      A(28) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23),
      A(27) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23),
      A(26) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23),
      A(25) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23),
      A(24) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23),
      A(23 downto 0) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_multOp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000101000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_multOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_multOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_multOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_multOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_multOp_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_multOp_P_UNCONNECTED(47 downto 31),
      P(30) => multOp_n_75,
      P(29) => multOp_n_76,
      P(28) => multOp_n_77,
      P(27) => multOp_n_78,
      P(26) => multOp_n_79,
      P(25) => multOp_n_80,
      P(24) => multOp_n_81,
      P(23) => multOp_n_82,
      P(22) => multOp_n_83,
      P(21) => multOp_n_84,
      P(20) => multOp_n_85,
      P(19) => multOp_n_86,
      P(18) => multOp_n_87,
      P(17) => multOp_n_88,
      P(16) => multOp_n_89,
      P(15) => multOp_n_90,
      P(14) => multOp_n_91,
      P(13) => multOp_n_92,
      P(12) => multOp_n_93,
      P(11) => multOp_n_94,
      P(10) => multOp_n_95,
      P(9) => multOp_n_96,
      P(8) => multOp_n_97,
      P(7) => multOp_n_98,
      P(6) => multOp_n_99,
      P(5) => multOp_n_100,
      P(4) => multOp_n_101,
      P(3) => multOp_n_102,
      P(2) => multOp_n_103,
      P(1) => multOp_n_104,
      P(0) => multOp_n_105,
      PATTERNBDETECT => NLW_multOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_multOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_multOp_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_multOp_UNDERFLOW_UNCONNECTED
    );
\multOp__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23),
      A(28) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23),
      A(27) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23),
      A(26) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23),
      A(25) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23),
      A(24) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23),
      A(23 downto 0) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_multOp__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000101101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_multOp__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_multOp__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_multOp__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_multOp__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_multOp__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 31) => \NLW_multOp__0_P_UNCONNECTED\(47 downto 31),
      P(30) => \multOp__0_n_75\,
      P(29) => \multOp__0_n_76\,
      P(28) => \multOp__0_n_77\,
      P(27) => \multOp__0_n_78\,
      P(26) => \multOp__0_n_79\,
      P(25) => \multOp__0_n_80\,
      P(24) => \multOp__0_n_81\,
      P(23) => \multOp__0_n_82\,
      P(22) => \multOp__0_n_83\,
      P(21) => \multOp__0_n_84\,
      P(20) => \multOp__0_n_85\,
      P(19) => \multOp__0_n_86\,
      P(18) => \multOp__0_n_87\,
      P(17) => \multOp__0_n_88\,
      P(16) => \multOp__0_n_89\,
      P(15) => \multOp__0_n_90\,
      P(14) => \multOp__0_n_91\,
      P(13) => \multOp__0_n_92\,
      P(12) => \multOp__0_n_93\,
      P(11) => \multOp__0_n_94\,
      P(10) => \multOp__0_n_95\,
      P(9) => \multOp__0_n_96\,
      P(8) => \multOp__0_n_97\,
      P(7) => \multOp__0_n_98\,
      P(6) => \multOp__0_n_99\,
      P(5) => \multOp__0_n_100\,
      P(4) => \multOp__0_n_101\,
      P(3) => \multOp__0_n_102\,
      P(2) => \multOp__0_n_103\,
      P(1) => \multOp__0_n_104\,
      P(0) => \multOp__0_n_105\,
      PATTERNBDETECT => \NLW_multOp__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_multOp__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_multOp__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_multOp__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_demapper_soft_0_0 is
  port (
    RESET : in STD_LOGIC;
    CLOCK : in STD_LOGIC;
    CONSTELLATION_DATA_IN_VALID : in STD_LOGIC;
    CONSTELLATION_IDATA_IN : in STD_LOGIC_VECTOR ( 23 downto 0 );
    CONSTELLATION_QDATA_IN : in STD_LOGIC_VECTOR ( 23 downto 0 );
    CONSTELLATION_DATA_IN_FIRST_SYMBOL_MARKER : in STD_LOGIC;
    CONSTELLATION_BPSK_AMPLITUDE_REFERENCE : in STD_LOGIC_VECTOR ( 23 downto 0 );
    DEMAPPING_START_MARKER : out STD_LOGIC;
    DEMAPPING_STROBE : out STD_LOGIC;
    DEMAPPING_BPSK : out STD_LOGIC_VECTOR ( 0 to 51 );
    DEMAPPING_QPSK : out STD_LOGIC_VECTOR ( 0 to 103 );
    DEMAPPING_16QAM : out STD_LOGIC_VECTOR ( 0 to 207 );
    DEMAPPING_BPSK_DIST_1B : out STD_LOGIC_VECTOR ( 0 to 51 );
    DEMAPPING_QPSK_DIST_1B : out STD_LOGIC_VECTOR ( 0 to 103 );
    DEMAPPING_16QAM_DIST_1B : out STD_LOGIC_VECTOR ( 0 to 207 );
    DEMAPPING_BPSK_DIST_0B : out STD_LOGIC_VECTOR ( 0 to 51 );
    DEMAPPING_QPSK_DIST_0B : out STD_LOGIC_VECTOR ( 0 to 103 );
    DEMAPPING_16QAM_DIST_0B : out STD_LOGIC_VECTOR ( 0 to 207 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of block_design_0_demapper_soft_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of block_design_0_demapper_soft_0_0 : entity is "block_design_0_demapper_soft_0_0,demapper_soft,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of block_design_0_demapper_soft_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of block_design_0_demapper_soft_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of block_design_0_demapper_soft_0_0 : entity is "demapper_soft,Vivado 2023.2.2";
end block_design_0_demapper_soft_0_0;

architecture STRUCTURE of block_design_0_demapper_soft_0_0 is
  signal \^demapping_16qam\ : STD_LOGIC_VECTOR ( 1 to 207 );
  signal \^demapping_qpsk\ : STD_LOGIC_VECTOR ( 0 to 103 );
  attribute x_interface_info : string;
  attribute x_interface_info of CLOCK : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CLOCK : signal is "XIL_INTERFACENAME CLOCK, ASSOCIATED_RESET RESET, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN block_design_0_CLOCK, INSERT_VIP 0";
  attribute x_interface_ignore : string;
  attribute x_interface_ignore of CONSTELLATION_DATA_IN_FIRST_SYMBOL_MARKER : signal is "TRUE";
  attribute x_interface_ignore of CONSTELLATION_DATA_IN_VALID : signal is "TRUE";
  attribute x_interface_info of RESET : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute x_interface_parameter of RESET : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_ignore of CONSTELLATION_IDATA_IN : signal is "TRUE";
  attribute x_interface_ignore of CONSTELLATION_QDATA_IN : signal is "TRUE";
begin
  DEMAPPING_16QAM(0) <= \^demapping_qpsk\(0);
  DEMAPPING_16QAM(1) <= \^demapping_16qam\(1);
  DEMAPPING_16QAM(2) <= \^demapping_qpsk\(1);
  DEMAPPING_16QAM(3) <= \^demapping_16qam\(3);
  DEMAPPING_16QAM(4) <= \^demapping_qpsk\(2);
  DEMAPPING_16QAM(5) <= \^demapping_16qam\(5);
  DEMAPPING_16QAM(6) <= \^demapping_qpsk\(3);
  DEMAPPING_16QAM(7) <= \^demapping_16qam\(7);
  DEMAPPING_16QAM(8) <= \^demapping_qpsk\(4);
  DEMAPPING_16QAM(9) <= \^demapping_16qam\(9);
  DEMAPPING_16QAM(10) <= \^demapping_qpsk\(5);
  DEMAPPING_16QAM(11) <= \^demapping_16qam\(11);
  DEMAPPING_16QAM(12) <= \^demapping_qpsk\(6);
  DEMAPPING_16QAM(13) <= \^demapping_16qam\(13);
  DEMAPPING_16QAM(14) <= \^demapping_qpsk\(7);
  DEMAPPING_16QAM(15) <= \^demapping_16qam\(15);
  DEMAPPING_16QAM(16) <= \^demapping_qpsk\(8);
  DEMAPPING_16QAM(17) <= \^demapping_16qam\(17);
  DEMAPPING_16QAM(18) <= \^demapping_qpsk\(9);
  DEMAPPING_16QAM(19) <= \^demapping_16qam\(19);
  DEMAPPING_16QAM(20) <= \^demapping_qpsk\(10);
  DEMAPPING_16QAM(21) <= \^demapping_16qam\(21);
  DEMAPPING_16QAM(22) <= \^demapping_qpsk\(11);
  DEMAPPING_16QAM(23) <= \^demapping_16qam\(23);
  DEMAPPING_16QAM(24) <= \^demapping_qpsk\(12);
  DEMAPPING_16QAM(25) <= \^demapping_16qam\(25);
  DEMAPPING_16QAM(26) <= \^demapping_qpsk\(13);
  DEMAPPING_16QAM(27) <= \^demapping_16qam\(27);
  DEMAPPING_16QAM(28) <= \^demapping_qpsk\(14);
  DEMAPPING_16QAM(29) <= \^demapping_16qam\(29);
  DEMAPPING_16QAM(30) <= \^demapping_qpsk\(15);
  DEMAPPING_16QAM(31) <= \^demapping_16qam\(31);
  DEMAPPING_16QAM(32) <= \^demapping_qpsk\(16);
  DEMAPPING_16QAM(33) <= \^demapping_16qam\(33);
  DEMAPPING_16QAM(34) <= \^demapping_qpsk\(17);
  DEMAPPING_16QAM(35) <= \^demapping_16qam\(35);
  DEMAPPING_16QAM(36) <= \^demapping_qpsk\(18);
  DEMAPPING_16QAM(37) <= \^demapping_16qam\(37);
  DEMAPPING_16QAM(38) <= \^demapping_qpsk\(19);
  DEMAPPING_16QAM(39) <= \^demapping_16qam\(39);
  DEMAPPING_16QAM(40) <= \^demapping_qpsk\(20);
  DEMAPPING_16QAM(41) <= \^demapping_16qam\(41);
  DEMAPPING_16QAM(42) <= \^demapping_qpsk\(21);
  DEMAPPING_16QAM(43) <= \^demapping_16qam\(43);
  DEMAPPING_16QAM(44) <= \^demapping_qpsk\(22);
  DEMAPPING_16QAM(45) <= \^demapping_16qam\(45);
  DEMAPPING_16QAM(46) <= \^demapping_qpsk\(23);
  DEMAPPING_16QAM(47) <= \^demapping_16qam\(47);
  DEMAPPING_16QAM(48) <= \^demapping_qpsk\(24);
  DEMAPPING_16QAM(49) <= \^demapping_16qam\(49);
  DEMAPPING_16QAM(50) <= \^demapping_qpsk\(25);
  DEMAPPING_16QAM(51) <= \^demapping_16qam\(51);
  DEMAPPING_16QAM(52) <= \^demapping_qpsk\(26);
  DEMAPPING_16QAM(53) <= \^demapping_16qam\(53);
  DEMAPPING_16QAM(54) <= \^demapping_qpsk\(27);
  DEMAPPING_16QAM(55) <= \^demapping_16qam\(55);
  DEMAPPING_16QAM(56) <= \^demapping_qpsk\(28);
  DEMAPPING_16QAM(57) <= \^demapping_16qam\(57);
  DEMAPPING_16QAM(58) <= \^demapping_qpsk\(29);
  DEMAPPING_16QAM(59) <= \^demapping_16qam\(59);
  DEMAPPING_16QAM(60) <= \^demapping_qpsk\(30);
  DEMAPPING_16QAM(61) <= \^demapping_16qam\(61);
  DEMAPPING_16QAM(62) <= \^demapping_qpsk\(31);
  DEMAPPING_16QAM(63) <= \^demapping_16qam\(63);
  DEMAPPING_16QAM(64) <= \^demapping_qpsk\(32);
  DEMAPPING_16QAM(65) <= \^demapping_16qam\(65);
  DEMAPPING_16QAM(66) <= \^demapping_qpsk\(33);
  DEMAPPING_16QAM(67) <= \^demapping_16qam\(67);
  DEMAPPING_16QAM(68) <= \^demapping_qpsk\(34);
  DEMAPPING_16QAM(69) <= \^demapping_16qam\(69);
  DEMAPPING_16QAM(70) <= \^demapping_qpsk\(35);
  DEMAPPING_16QAM(71) <= \^demapping_16qam\(71);
  DEMAPPING_16QAM(72) <= \^demapping_qpsk\(36);
  DEMAPPING_16QAM(73) <= \^demapping_16qam\(73);
  DEMAPPING_16QAM(74) <= \^demapping_qpsk\(37);
  DEMAPPING_16QAM(75) <= \^demapping_16qam\(75);
  DEMAPPING_16QAM(76) <= \^demapping_qpsk\(38);
  DEMAPPING_16QAM(77) <= \^demapping_16qam\(77);
  DEMAPPING_16QAM(78) <= \^demapping_qpsk\(39);
  DEMAPPING_16QAM(79) <= \^demapping_16qam\(79);
  DEMAPPING_16QAM(80) <= \^demapping_qpsk\(40);
  DEMAPPING_16QAM(81) <= \^demapping_16qam\(81);
  DEMAPPING_16QAM(82) <= \^demapping_qpsk\(41);
  DEMAPPING_16QAM(83) <= \^demapping_16qam\(83);
  DEMAPPING_16QAM(84) <= \^demapping_qpsk\(42);
  DEMAPPING_16QAM(85) <= \^demapping_16qam\(85);
  DEMAPPING_16QAM(86) <= \^demapping_qpsk\(43);
  DEMAPPING_16QAM(87) <= \^demapping_16qam\(87);
  DEMAPPING_16QAM(88) <= \^demapping_qpsk\(44);
  DEMAPPING_16QAM(89) <= \^demapping_16qam\(89);
  DEMAPPING_16QAM(90) <= \^demapping_qpsk\(45);
  DEMAPPING_16QAM(91) <= \^demapping_16qam\(91);
  DEMAPPING_16QAM(92) <= \^demapping_qpsk\(46);
  DEMAPPING_16QAM(93) <= \^demapping_16qam\(93);
  DEMAPPING_16QAM(94) <= \^demapping_qpsk\(47);
  DEMAPPING_16QAM(95) <= \^demapping_16qam\(95);
  DEMAPPING_16QAM(96) <= \^demapping_qpsk\(48);
  DEMAPPING_16QAM(97) <= \^demapping_16qam\(97);
  DEMAPPING_16QAM(98) <= \^demapping_qpsk\(49);
  DEMAPPING_16QAM(99) <= \^demapping_16qam\(99);
  DEMAPPING_16QAM(100) <= \^demapping_qpsk\(50);
  DEMAPPING_16QAM(101) <= \^demapping_16qam\(101);
  DEMAPPING_16QAM(102) <= \^demapping_qpsk\(51);
  DEMAPPING_16QAM(103) <= \^demapping_16qam\(103);
  DEMAPPING_16QAM(104) <= \^demapping_qpsk\(52);
  DEMAPPING_16QAM(105) <= \^demapping_16qam\(105);
  DEMAPPING_16QAM(106) <= \^demapping_qpsk\(53);
  DEMAPPING_16QAM(107) <= \^demapping_16qam\(107);
  DEMAPPING_16QAM(108) <= \^demapping_qpsk\(54);
  DEMAPPING_16QAM(109) <= \^demapping_16qam\(109);
  DEMAPPING_16QAM(110) <= \^demapping_qpsk\(55);
  DEMAPPING_16QAM(111) <= \^demapping_16qam\(111);
  DEMAPPING_16QAM(112) <= \^demapping_qpsk\(56);
  DEMAPPING_16QAM(113) <= \^demapping_16qam\(113);
  DEMAPPING_16QAM(114) <= \^demapping_qpsk\(57);
  DEMAPPING_16QAM(115) <= \^demapping_16qam\(115);
  DEMAPPING_16QAM(116) <= \^demapping_qpsk\(58);
  DEMAPPING_16QAM(117) <= \^demapping_16qam\(117);
  DEMAPPING_16QAM(118) <= \^demapping_qpsk\(59);
  DEMAPPING_16QAM(119) <= \^demapping_16qam\(119);
  DEMAPPING_16QAM(120) <= \^demapping_qpsk\(60);
  DEMAPPING_16QAM(121) <= \^demapping_16qam\(121);
  DEMAPPING_16QAM(122) <= \^demapping_qpsk\(61);
  DEMAPPING_16QAM(123) <= \^demapping_16qam\(123);
  DEMAPPING_16QAM(124) <= \^demapping_qpsk\(62);
  DEMAPPING_16QAM(125) <= \^demapping_16qam\(125);
  DEMAPPING_16QAM(126) <= \^demapping_qpsk\(63);
  DEMAPPING_16QAM(127) <= \^demapping_16qam\(127);
  DEMAPPING_16QAM(128) <= \^demapping_qpsk\(64);
  DEMAPPING_16QAM(129) <= \^demapping_16qam\(129);
  DEMAPPING_16QAM(130) <= \^demapping_qpsk\(65);
  DEMAPPING_16QAM(131) <= \^demapping_16qam\(131);
  DEMAPPING_16QAM(132) <= \^demapping_qpsk\(66);
  DEMAPPING_16QAM(133) <= \^demapping_16qam\(133);
  DEMAPPING_16QAM(134) <= \^demapping_qpsk\(67);
  DEMAPPING_16QAM(135) <= \^demapping_16qam\(135);
  DEMAPPING_16QAM(136) <= \^demapping_qpsk\(68);
  DEMAPPING_16QAM(137) <= \^demapping_16qam\(137);
  DEMAPPING_16QAM(138) <= \^demapping_qpsk\(69);
  DEMAPPING_16QAM(139) <= \^demapping_16qam\(139);
  DEMAPPING_16QAM(140) <= \^demapping_qpsk\(70);
  DEMAPPING_16QAM(141) <= \^demapping_16qam\(141);
  DEMAPPING_16QAM(142) <= \^demapping_qpsk\(71);
  DEMAPPING_16QAM(143) <= \^demapping_16qam\(143);
  DEMAPPING_16QAM(144) <= \^demapping_qpsk\(72);
  DEMAPPING_16QAM(145) <= \^demapping_16qam\(145);
  DEMAPPING_16QAM(146) <= \^demapping_qpsk\(73);
  DEMAPPING_16QAM(147) <= \^demapping_16qam\(147);
  DEMAPPING_16QAM(148) <= \^demapping_qpsk\(74);
  DEMAPPING_16QAM(149) <= \^demapping_16qam\(149);
  DEMAPPING_16QAM(150) <= \^demapping_qpsk\(75);
  DEMAPPING_16QAM(151) <= \^demapping_16qam\(151);
  DEMAPPING_16QAM(152) <= \^demapping_qpsk\(76);
  DEMAPPING_16QAM(153) <= \^demapping_16qam\(153);
  DEMAPPING_16QAM(154) <= \^demapping_qpsk\(77);
  DEMAPPING_16QAM(155) <= \^demapping_16qam\(155);
  DEMAPPING_16QAM(156) <= \^demapping_qpsk\(78);
  DEMAPPING_16QAM(157) <= \^demapping_16qam\(157);
  DEMAPPING_16QAM(158) <= \^demapping_qpsk\(79);
  DEMAPPING_16QAM(159) <= \^demapping_16qam\(159);
  DEMAPPING_16QAM(160) <= \^demapping_qpsk\(80);
  DEMAPPING_16QAM(161) <= \^demapping_16qam\(161);
  DEMAPPING_16QAM(162) <= \^demapping_qpsk\(81);
  DEMAPPING_16QAM(163) <= \^demapping_16qam\(163);
  DEMAPPING_16QAM(164) <= \^demapping_qpsk\(82);
  DEMAPPING_16QAM(165) <= \^demapping_16qam\(165);
  DEMAPPING_16QAM(166) <= \^demapping_qpsk\(83);
  DEMAPPING_16QAM(167) <= \^demapping_16qam\(167);
  DEMAPPING_16QAM(168) <= \^demapping_qpsk\(84);
  DEMAPPING_16QAM(169) <= \^demapping_16qam\(169);
  DEMAPPING_16QAM(170) <= \^demapping_qpsk\(85);
  DEMAPPING_16QAM(171) <= \^demapping_16qam\(171);
  DEMAPPING_16QAM(172) <= \^demapping_qpsk\(86);
  DEMAPPING_16QAM(173) <= \^demapping_16qam\(173);
  DEMAPPING_16QAM(174) <= \^demapping_qpsk\(87);
  DEMAPPING_16QAM(175) <= \^demapping_16qam\(175);
  DEMAPPING_16QAM(176) <= \^demapping_qpsk\(88);
  DEMAPPING_16QAM(177) <= \^demapping_16qam\(177);
  DEMAPPING_16QAM(178) <= \^demapping_qpsk\(89);
  DEMAPPING_16QAM(179) <= \^demapping_16qam\(179);
  DEMAPPING_16QAM(180) <= \^demapping_qpsk\(90);
  DEMAPPING_16QAM(181) <= \^demapping_16qam\(181);
  DEMAPPING_16QAM(182) <= \^demapping_qpsk\(91);
  DEMAPPING_16QAM(183) <= \^demapping_16qam\(183);
  DEMAPPING_16QAM(184) <= \^demapping_qpsk\(92);
  DEMAPPING_16QAM(185) <= \^demapping_16qam\(185);
  DEMAPPING_16QAM(186) <= \^demapping_qpsk\(93);
  DEMAPPING_16QAM(187) <= \^demapping_16qam\(187);
  DEMAPPING_16QAM(188) <= \^demapping_qpsk\(94);
  DEMAPPING_16QAM(189) <= \^demapping_16qam\(189);
  DEMAPPING_16QAM(190) <= \^demapping_qpsk\(95);
  DEMAPPING_16QAM(191) <= \^demapping_16qam\(191);
  DEMAPPING_16QAM(192) <= \^demapping_qpsk\(96);
  DEMAPPING_16QAM(193) <= \^demapping_16qam\(193);
  DEMAPPING_16QAM(194) <= \^demapping_qpsk\(97);
  DEMAPPING_16QAM(195) <= \^demapping_16qam\(195);
  DEMAPPING_16QAM(196) <= \^demapping_qpsk\(98);
  DEMAPPING_16QAM(197) <= \^demapping_16qam\(197);
  DEMAPPING_16QAM(198) <= \^demapping_qpsk\(99);
  DEMAPPING_16QAM(199) <= \^demapping_16qam\(199);
  DEMAPPING_16QAM(200) <= \^demapping_qpsk\(100);
  DEMAPPING_16QAM(201) <= \^demapping_16qam\(201);
  DEMAPPING_16QAM(202) <= \^demapping_qpsk\(101);
  DEMAPPING_16QAM(203) <= \^demapping_16qam\(203);
  DEMAPPING_16QAM(204) <= \^demapping_qpsk\(102);
  DEMAPPING_16QAM(205) <= \^demapping_16qam\(205);
  DEMAPPING_16QAM(206) <= \^demapping_qpsk\(103);
  DEMAPPING_16QAM(207) <= \^demapping_16qam\(207);
  DEMAPPING_QPSK(0 to 103) <= \^demapping_qpsk\(0 to 103);
U0: entity work.block_design_0_demapper_soft_0_0_demapper_soft
     port map (
      CLOCK => CLOCK,
      CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23 downto 0) => CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(23 downto 0),
      CONSTELLATION_DATA_IN_FIRST_SYMBOL_MARKER => CONSTELLATION_DATA_IN_FIRST_SYMBOL_MARKER,
      CONSTELLATION_DATA_IN_VALID => CONSTELLATION_DATA_IN_VALID,
      CONSTELLATION_IDATA_IN(23 downto 0) => CONSTELLATION_IDATA_IN(23 downto 0),
      CONSTELLATION_QDATA_IN(23 downto 0) => CONSTELLATION_QDATA_IN(23 downto 0),
      DEMAPPING_16QAM(0) => \^demapping_qpsk\(0),
      DEMAPPING_16QAM(1) => \^demapping_16qam\(1),
      DEMAPPING_16QAM(2) => \^demapping_qpsk\(1),
      DEMAPPING_16QAM(3) => \^demapping_16qam\(3),
      DEMAPPING_16QAM(4) => \^demapping_qpsk\(2),
      DEMAPPING_16QAM(5) => \^demapping_16qam\(5),
      DEMAPPING_16QAM(6) => \^demapping_qpsk\(3),
      DEMAPPING_16QAM(7) => \^demapping_16qam\(7),
      DEMAPPING_16QAM(8) => \^demapping_qpsk\(4),
      DEMAPPING_16QAM(9) => \^demapping_16qam\(9),
      DEMAPPING_16QAM(10) => \^demapping_qpsk\(5),
      DEMAPPING_16QAM(11) => \^demapping_16qam\(11),
      DEMAPPING_16QAM(12) => \^demapping_qpsk\(6),
      DEMAPPING_16QAM(13) => \^demapping_16qam\(13),
      DEMAPPING_16QAM(14) => \^demapping_qpsk\(7),
      DEMAPPING_16QAM(15) => \^demapping_16qam\(15),
      DEMAPPING_16QAM(16) => \^demapping_qpsk\(8),
      DEMAPPING_16QAM(17) => \^demapping_16qam\(17),
      DEMAPPING_16QAM(18) => \^demapping_qpsk\(9),
      DEMAPPING_16QAM(19) => \^demapping_16qam\(19),
      DEMAPPING_16QAM(20) => \^demapping_qpsk\(10),
      DEMAPPING_16QAM(21) => \^demapping_16qam\(21),
      DEMAPPING_16QAM(22) => \^demapping_qpsk\(11),
      DEMAPPING_16QAM(23) => \^demapping_16qam\(23),
      DEMAPPING_16QAM(24) => \^demapping_qpsk\(12),
      DEMAPPING_16QAM(25) => \^demapping_16qam\(25),
      DEMAPPING_16QAM(26) => \^demapping_qpsk\(13),
      DEMAPPING_16QAM(27) => \^demapping_16qam\(27),
      DEMAPPING_16QAM(28) => \^demapping_qpsk\(14),
      DEMAPPING_16QAM(29) => \^demapping_16qam\(29),
      DEMAPPING_16QAM(30) => \^demapping_qpsk\(15),
      DEMAPPING_16QAM(31) => \^demapping_16qam\(31),
      DEMAPPING_16QAM(32) => \^demapping_qpsk\(16),
      DEMAPPING_16QAM(33) => \^demapping_16qam\(33),
      DEMAPPING_16QAM(34) => \^demapping_qpsk\(17),
      DEMAPPING_16QAM(35) => \^demapping_16qam\(35),
      DEMAPPING_16QAM(36) => \^demapping_qpsk\(18),
      DEMAPPING_16QAM(37) => \^demapping_16qam\(37),
      DEMAPPING_16QAM(38) => \^demapping_qpsk\(19),
      DEMAPPING_16QAM(39) => \^demapping_16qam\(39),
      DEMAPPING_16QAM(40) => \^demapping_qpsk\(20),
      DEMAPPING_16QAM(41) => \^demapping_16qam\(41),
      DEMAPPING_16QAM(42) => \^demapping_qpsk\(21),
      DEMAPPING_16QAM(43) => \^demapping_16qam\(43),
      DEMAPPING_16QAM(44) => \^demapping_qpsk\(22),
      DEMAPPING_16QAM(45) => \^demapping_16qam\(45),
      DEMAPPING_16QAM(46) => \^demapping_qpsk\(23),
      DEMAPPING_16QAM(47) => \^demapping_16qam\(47),
      DEMAPPING_16QAM(48) => \^demapping_qpsk\(24),
      DEMAPPING_16QAM(49) => \^demapping_16qam\(49),
      DEMAPPING_16QAM(50) => \^demapping_qpsk\(25),
      DEMAPPING_16QAM(51) => \^demapping_16qam\(51),
      DEMAPPING_16QAM(52) => \^demapping_qpsk\(26),
      DEMAPPING_16QAM(53) => \^demapping_16qam\(53),
      DEMAPPING_16QAM(54) => \^demapping_qpsk\(27),
      DEMAPPING_16QAM(55) => \^demapping_16qam\(55),
      DEMAPPING_16QAM(56) => \^demapping_qpsk\(28),
      DEMAPPING_16QAM(57) => \^demapping_16qam\(57),
      DEMAPPING_16QAM(58) => \^demapping_qpsk\(29),
      DEMAPPING_16QAM(59) => \^demapping_16qam\(59),
      DEMAPPING_16QAM(60) => \^demapping_qpsk\(30),
      DEMAPPING_16QAM(61) => \^demapping_16qam\(61),
      DEMAPPING_16QAM(62) => \^demapping_qpsk\(31),
      DEMAPPING_16QAM(63) => \^demapping_16qam\(63),
      DEMAPPING_16QAM(64) => \^demapping_qpsk\(32),
      DEMAPPING_16QAM(65) => \^demapping_16qam\(65),
      DEMAPPING_16QAM(66) => \^demapping_qpsk\(33),
      DEMAPPING_16QAM(67) => \^demapping_16qam\(67),
      DEMAPPING_16QAM(68) => \^demapping_qpsk\(34),
      DEMAPPING_16QAM(69) => \^demapping_16qam\(69),
      DEMAPPING_16QAM(70) => \^demapping_qpsk\(35),
      DEMAPPING_16QAM(71) => \^demapping_16qam\(71),
      DEMAPPING_16QAM(72) => \^demapping_qpsk\(36),
      DEMAPPING_16QAM(73) => \^demapping_16qam\(73),
      DEMAPPING_16QAM(74) => \^demapping_qpsk\(37),
      DEMAPPING_16QAM(75) => \^demapping_16qam\(75),
      DEMAPPING_16QAM(76) => \^demapping_qpsk\(38),
      DEMAPPING_16QAM(77) => \^demapping_16qam\(77),
      DEMAPPING_16QAM(78) => \^demapping_qpsk\(39),
      DEMAPPING_16QAM(79) => \^demapping_16qam\(79),
      DEMAPPING_16QAM(80) => \^demapping_qpsk\(40),
      DEMAPPING_16QAM(81) => \^demapping_16qam\(81),
      DEMAPPING_16QAM(82) => \^demapping_qpsk\(41),
      DEMAPPING_16QAM(83) => \^demapping_16qam\(83),
      DEMAPPING_16QAM(84) => \^demapping_qpsk\(42),
      DEMAPPING_16QAM(85) => \^demapping_16qam\(85),
      DEMAPPING_16QAM(86) => \^demapping_qpsk\(43),
      DEMAPPING_16QAM(87) => \^demapping_16qam\(87),
      DEMAPPING_16QAM(88) => \^demapping_qpsk\(44),
      DEMAPPING_16QAM(89) => \^demapping_16qam\(89),
      DEMAPPING_16QAM(90) => \^demapping_qpsk\(45),
      DEMAPPING_16QAM(91) => \^demapping_16qam\(91),
      DEMAPPING_16QAM(92) => \^demapping_qpsk\(46),
      DEMAPPING_16QAM(93) => \^demapping_16qam\(93),
      DEMAPPING_16QAM(94) => \^demapping_qpsk\(47),
      DEMAPPING_16QAM(95) => \^demapping_16qam\(95),
      DEMAPPING_16QAM(96) => \^demapping_qpsk\(48),
      DEMAPPING_16QAM(97) => \^demapping_16qam\(97),
      DEMAPPING_16QAM(98) => \^demapping_qpsk\(49),
      DEMAPPING_16QAM(99) => \^demapping_16qam\(99),
      DEMAPPING_16QAM(100) => \^demapping_qpsk\(50),
      DEMAPPING_16QAM(101) => \^demapping_16qam\(101),
      DEMAPPING_16QAM(102) => \^demapping_qpsk\(51),
      DEMAPPING_16QAM(103) => \^demapping_16qam\(103),
      DEMAPPING_16QAM(104) => \^demapping_qpsk\(52),
      DEMAPPING_16QAM(105) => \^demapping_16qam\(105),
      DEMAPPING_16QAM(106) => \^demapping_qpsk\(53),
      DEMAPPING_16QAM(107) => \^demapping_16qam\(107),
      DEMAPPING_16QAM(108) => \^demapping_qpsk\(54),
      DEMAPPING_16QAM(109) => \^demapping_16qam\(109),
      DEMAPPING_16QAM(110) => \^demapping_qpsk\(55),
      DEMAPPING_16QAM(111) => \^demapping_16qam\(111),
      DEMAPPING_16QAM(112) => \^demapping_qpsk\(56),
      DEMAPPING_16QAM(113) => \^demapping_16qam\(113),
      DEMAPPING_16QAM(114) => \^demapping_qpsk\(57),
      DEMAPPING_16QAM(115) => \^demapping_16qam\(115),
      DEMAPPING_16QAM(116) => \^demapping_qpsk\(58),
      DEMAPPING_16QAM(117) => \^demapping_16qam\(117),
      DEMAPPING_16QAM(118) => \^demapping_qpsk\(59),
      DEMAPPING_16QAM(119) => \^demapping_16qam\(119),
      DEMAPPING_16QAM(120) => \^demapping_qpsk\(60),
      DEMAPPING_16QAM(121) => \^demapping_16qam\(121),
      DEMAPPING_16QAM(122) => \^demapping_qpsk\(61),
      DEMAPPING_16QAM(123) => \^demapping_16qam\(123),
      DEMAPPING_16QAM(124) => \^demapping_qpsk\(62),
      DEMAPPING_16QAM(125) => \^demapping_16qam\(125),
      DEMAPPING_16QAM(126) => \^demapping_qpsk\(63),
      DEMAPPING_16QAM(127) => \^demapping_16qam\(127),
      DEMAPPING_16QAM(128) => \^demapping_qpsk\(64),
      DEMAPPING_16QAM(129) => \^demapping_16qam\(129),
      DEMAPPING_16QAM(130) => \^demapping_qpsk\(65),
      DEMAPPING_16QAM(131) => \^demapping_16qam\(131),
      DEMAPPING_16QAM(132) => \^demapping_qpsk\(66),
      DEMAPPING_16QAM(133) => \^demapping_16qam\(133),
      DEMAPPING_16QAM(134) => \^demapping_qpsk\(67),
      DEMAPPING_16QAM(135) => \^demapping_16qam\(135),
      DEMAPPING_16QAM(136) => \^demapping_qpsk\(68),
      DEMAPPING_16QAM(137) => \^demapping_16qam\(137),
      DEMAPPING_16QAM(138) => \^demapping_qpsk\(69),
      DEMAPPING_16QAM(139) => \^demapping_16qam\(139),
      DEMAPPING_16QAM(140) => \^demapping_qpsk\(70),
      DEMAPPING_16QAM(141) => \^demapping_16qam\(141),
      DEMAPPING_16QAM(142) => \^demapping_qpsk\(71),
      DEMAPPING_16QAM(143) => \^demapping_16qam\(143),
      DEMAPPING_16QAM(144) => \^demapping_qpsk\(72),
      DEMAPPING_16QAM(145) => \^demapping_16qam\(145),
      DEMAPPING_16QAM(146) => \^demapping_qpsk\(73),
      DEMAPPING_16QAM(147) => \^demapping_16qam\(147),
      DEMAPPING_16QAM(148) => \^demapping_qpsk\(74),
      DEMAPPING_16QAM(149) => \^demapping_16qam\(149),
      DEMAPPING_16QAM(150) => \^demapping_qpsk\(75),
      DEMAPPING_16QAM(151) => \^demapping_16qam\(151),
      DEMAPPING_16QAM(152) => \^demapping_qpsk\(76),
      DEMAPPING_16QAM(153) => \^demapping_16qam\(153),
      DEMAPPING_16QAM(154) => \^demapping_qpsk\(77),
      DEMAPPING_16QAM(155) => \^demapping_16qam\(155),
      DEMAPPING_16QAM(156) => \^demapping_qpsk\(78),
      DEMAPPING_16QAM(157) => \^demapping_16qam\(157),
      DEMAPPING_16QAM(158) => \^demapping_qpsk\(79),
      DEMAPPING_16QAM(159) => \^demapping_16qam\(159),
      DEMAPPING_16QAM(160) => \^demapping_qpsk\(80),
      DEMAPPING_16QAM(161) => \^demapping_16qam\(161),
      DEMAPPING_16QAM(162) => \^demapping_qpsk\(81),
      DEMAPPING_16QAM(163) => \^demapping_16qam\(163),
      DEMAPPING_16QAM(164) => \^demapping_qpsk\(82),
      DEMAPPING_16QAM(165) => \^demapping_16qam\(165),
      DEMAPPING_16QAM(166) => \^demapping_qpsk\(83),
      DEMAPPING_16QAM(167) => \^demapping_16qam\(167),
      DEMAPPING_16QAM(168) => \^demapping_qpsk\(84),
      DEMAPPING_16QAM(169) => \^demapping_16qam\(169),
      DEMAPPING_16QAM(170) => \^demapping_qpsk\(85),
      DEMAPPING_16QAM(171) => \^demapping_16qam\(171),
      DEMAPPING_16QAM(172) => \^demapping_qpsk\(86),
      DEMAPPING_16QAM(173) => \^demapping_16qam\(173),
      DEMAPPING_16QAM(174) => \^demapping_qpsk\(87),
      DEMAPPING_16QAM(175) => \^demapping_16qam\(175),
      DEMAPPING_16QAM(176) => \^demapping_qpsk\(88),
      DEMAPPING_16QAM(177) => \^demapping_16qam\(177),
      DEMAPPING_16QAM(178) => \^demapping_qpsk\(89),
      DEMAPPING_16QAM(179) => \^demapping_16qam\(179),
      DEMAPPING_16QAM(180) => \^demapping_qpsk\(90),
      DEMAPPING_16QAM(181) => \^demapping_16qam\(181),
      DEMAPPING_16QAM(182) => \^demapping_qpsk\(91),
      DEMAPPING_16QAM(183) => \^demapping_16qam\(183),
      DEMAPPING_16QAM(184) => \^demapping_qpsk\(92),
      DEMAPPING_16QAM(185) => \^demapping_16qam\(185),
      DEMAPPING_16QAM(186) => \^demapping_qpsk\(93),
      DEMAPPING_16QAM(187) => \^demapping_16qam\(187),
      DEMAPPING_16QAM(188) => \^demapping_qpsk\(94),
      DEMAPPING_16QAM(189) => \^demapping_16qam\(189),
      DEMAPPING_16QAM(190) => \^demapping_qpsk\(95),
      DEMAPPING_16QAM(191) => \^demapping_16qam\(191),
      DEMAPPING_16QAM(192) => \^demapping_qpsk\(96),
      DEMAPPING_16QAM(193) => \^demapping_16qam\(193),
      DEMAPPING_16QAM(194) => \^demapping_qpsk\(97),
      DEMAPPING_16QAM(195) => \^demapping_16qam\(195),
      DEMAPPING_16QAM(196) => \^demapping_qpsk\(98),
      DEMAPPING_16QAM(197) => \^demapping_16qam\(197),
      DEMAPPING_16QAM(198) => \^demapping_qpsk\(99),
      DEMAPPING_16QAM(199) => \^demapping_16qam\(199),
      DEMAPPING_16QAM(200) => \^demapping_qpsk\(100),
      DEMAPPING_16QAM(201) => \^demapping_16qam\(201),
      DEMAPPING_16QAM(202) => \^demapping_qpsk\(101),
      DEMAPPING_16QAM(203) => \^demapping_16qam\(203),
      DEMAPPING_16QAM(204) => \^demapping_qpsk\(102),
      DEMAPPING_16QAM(205) => \^demapping_16qam\(205),
      DEMAPPING_16QAM(206) => \^demapping_qpsk\(103),
      DEMAPPING_16QAM(207) => \^demapping_16qam\(207),
      DEMAPPING_16QAM_DIST_0B(0 to 207) => DEMAPPING_16QAM_DIST_0B(0 to 207),
      DEMAPPING_16QAM_DIST_1B(0 to 207) => DEMAPPING_16QAM_DIST_1B(0 to 207),
      DEMAPPING_BPSK(0 to 51) => DEMAPPING_BPSK(0 to 51),
      DEMAPPING_BPSK_DIST_0B(0 to 51) => DEMAPPING_BPSK_DIST_0B(0 to 51),
      DEMAPPING_BPSK_DIST_1B(0 to 51) => DEMAPPING_BPSK_DIST_1B(0 to 51),
      DEMAPPING_QPSK_DIST_0B(0 to 103) => DEMAPPING_QPSK_DIST_0B(0 to 103),
      DEMAPPING_QPSK_DIST_1B(0 to 103) => DEMAPPING_QPSK_DIST_1B(0 to 103),
      DEMAPPING_START_MARKER => DEMAPPING_START_MARKER,
      DEMAPPING_STROBE => DEMAPPING_STROBE,
      RESET => RESET
    );
end STRUCTURE;
