{
    "nl": "/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/34-openroad-cts/asic_top.nl.v",
    "pnl": "/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/34-openroad-cts/asic_top.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/34-openroad-cts/asic_top.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/34-openroad-cts/asic_top.odb",
    "sdc": "/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/34-openroad-cts/asic_top.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/12-openroad-staprepnr/nom_tt_025C_1v80/asic_top__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/12-openroad-staprepnr/nom_ss_100C_1v60/asic_top__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/12-openroad-staprepnr/nom_ff_n40C_1v95/asic_top__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/05-yosys-jsonheader/asic_top.h.json",
    "vh": "/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/28-odb-writeverilogheader/asic_top.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 7,
        "design__inferred_latch__count": 0,
        "design__instance__count": 30321,
        "design__instance__area": 257468,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 12885,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 112,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 64,
        "power__internal__total": 2.64676,
        "power__switching__total": 3.88285,
        "power__leakage__total": 1.00116e-07,
        "power__total": 6.52961,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.27305,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.26903,
        "timing__hold__ws__corner:nom_tt_025C_1v80": -24.2441,
        "timing__setup__ws__corner:nom_tt_025C_1v80": -37.4193,
        "timing__hold__tns__corner:nom_tt_025C_1v80": -29465.7,
        "timing__setup__tns__corner:nom_tt_025C_1v80": -20571.7,
        "timing__hold__wns__corner:nom_tt_025C_1v80": -24.2441,
        "timing__setup__wns__corner:nom_tt_025C_1v80": -37.4193,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 1303,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.694826,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 1048,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": -37.4193,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 971,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 8792,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 111,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 31,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5130757075534803,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -48.17802471112274,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -151969.97694666233,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -48.17802471112274,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.513076,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 3949,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -29.563152,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 971,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 7764,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 111,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 23,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.0018048063554496798,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": -13.080012110313096,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": -0.005414419066349039,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": -33807.483351927716,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.0018048063554496798,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": -13.080012110313096,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 3,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": -0.001805,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 3,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 2978,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 5.139898,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 12885,
        "design__max_fanout_violation__count": 112,
        "design__max_cap_violation__count": 64,
        "clock__skew__worst_hold": -1.27305,
        "clock__skew__worst_setup": 1.26903,
        "timing__hold__ws": -24.2441,
        "timing__setup__ws": -37.4193,
        "timing__hold__tns": -29465.7,
        "timing__setup__tns": -20571.7,
        "timing__hold__wns": -24.2441,
        "timing__setup__wns": -37.4193,
        "timing__hold_vio__count": 1303,
        "timing__hold_r2r__ws": 0.694826,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 1048,
        "timing__setup_r2r__ws": -37.4193,
        "timing__setup_r2r_vio__count": 971,
        "design__die__bbox": "0.0 0.0 814.29 825.01",
        "design__core__bbox": "5.52 10.88 808.68 813.28",
        "design__io": 155,
        "design__die__area": 671797,
        "design__core__area": 644456,
        "design__instance__count__stdcell": 30321,
        "design__instance__area__stdcell": 257468,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.399513,
        "design__instance__utilization__stdcell": 0.399513,
        "design__instance__count__class:inverter": 318,
        "design__instance__count__class:sequential_cell": 2978,
        "design__instance__count__class:multi_input_combinational_cell": 15307,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 590,
        "design__instance__count__class:tap_cell": 9207,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 153,
        "design__io__hpwl": 29452865,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 4819.13,
        "design__instance__displacement__mean": 0.155,
        "design__instance__displacement__max": 9.827,
        "route__wirelength__estimated": 1264430,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 1775,
        "design__instance__count__class:clock_buffer": 441,
        "design__instance__count__class:clock_inverter": 295
    }
}