INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/SCPU_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.gen/sources_1/ip/Seg7_Dev_0/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.gen/sources_1/ip/Seg7_Dev_0/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.gen/sources_1/ip/Seg7_Dev_0/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.gen/sources_1/ip/Seg7_Dev_0/sim/Seg7_Dev_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/IP/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/new/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/IP/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/IP/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/IP/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/IP/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/new/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/new/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/new/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/IP/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.gen/sources_1/ip/ROM_1/sim/ROM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.gen/sources_1/ip/RAM_1/sim/RAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/UART/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/UART/string_to_print.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module string_to_print
INFO: [VRFC 10-311] analyzing module hex_to_ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/UART/uart_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/UART/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/Lab4-0-attachment/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/SCPU_ctrl_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/DataPath_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_W
WARNING: [VRFC 10-3380] identifier 'Tem_RegWrite' is used before its declaration [D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/DataPath_W.v:246]
WARNING: [VRFC 10-3380] identifier 'Tem_RegWrite' is used before its declaration [D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/DataPath_W.v:247]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/Lab4-0-attachment/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DataPath' [D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/Lab4-0-attachment/DataPath.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/SCPU_W_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_W_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/lab4串口/uart_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_display
WARNING: [VRFC 10-3609] overwriting previous definition of module 'uart_display' [D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/lab4串口/uart_display.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/lab4串口/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
WARNING: [VRFC 10-3609] overwriting previous definition of module 'UART' [D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/lab4串口/UART.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/lab4串口/string_to_print.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module string_to_print
WARNING: [VRFC 10-3609] overwriting previous definition of module 'string_to_print' [D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/lab4串口/string_to_print.v:1]
INFO: [VRFC 10-311] analyzing module hex_to_ascii
WARNING: [VRFC 10-3609] overwriting previous definition of module 'hex_to_ascii' [D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/imports/lab4串口/string_to_print.v:1191]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/RV_INT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/CSRRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/Reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/Reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/Reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/Forwarding_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/Tem_RegWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tem_RegWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sources_1/new/Reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.srcs/sim_1/new/testbench_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/Lab5/OExp02-IP2SOC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
