-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    input_r_TVALID : IN STD_LOGIC;
    input_r_TREADY : OUT STD_LOGIC;
    output_r_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_r_TVALID : OUT STD_LOGIC;
    output_r_TREADY : IN STD_LOGIC;
    dec_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    dec_out_empty_n : IN STD_LOGIC;
    dec_out_read : OUT STD_LOGIC;
    dec_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    dec_out_full_n : IN STD_LOGIC;
    dec_out_write : OUT STD_LOGIC;
    kernel_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_out_empty_n : IN STD_LOGIC;
    kernel_out_read : OUT STD_LOGIC;
    kernel_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    kernel_out_full_n : IN STD_LOGIC;
    kernel_out_write : OUT STD_LOGIC );
end;


architecture behav of FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal mod_value_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal H_accu_FIR_kernel_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal H_accu_FIR_kernel_ce0 : STD_LOGIC;
    signal H_accu_FIR_kernel_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_accu_FIR_kernel_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dec_out_i_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal kernel_out_o_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln19_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln19_reg_287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_DECIMATOR_fu_138_ap_done : STD_LOGIC;
    signal add_ln24_fu_217_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_n_reg_296 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_reg_301 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_DECIMATOR_fu_138_ap_start : STD_LOGIC;
    signal grp_DECIMATOR_fu_138_ap_idle : STD_LOGIC;
    signal grp_DECIMATOR_fu_138_ap_ready : STD_LOGIC;
    signal grp_DECIMATOR_fu_138_input_r_TREADY : STD_LOGIC;
    signal grp_DECIMATOR_fu_138_dec_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_DECIMATOR_fu_138_dec_out_write : STD_LOGIC;
    signal grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_start : STD_LOGIC;
    signal grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_done : STD_LOGIC;
    signal grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_idle : STD_LOGIC;
    signal grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_ready : STD_LOGIC;
    signal grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_ce0 : STD_LOGIC;
    signal grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_we0 : STD_LOGIC;
    signal grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_ce1 : STD_LOGIC;
    signal grp_INTERPOLATOR_fu_179_ap_start : STD_LOGIC;
    signal grp_INTERPOLATOR_fu_179_ap_done : STD_LOGIC;
    signal grp_INTERPOLATOR_fu_179_ap_idle : STD_LOGIC;
    signal grp_INTERPOLATOR_fu_179_ap_ready : STD_LOGIC;
    signal grp_INTERPOLATOR_fu_179_output_r_TDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_INTERPOLATOR_fu_179_output_r_TVALID : STD_LOGIC;
    signal grp_INTERPOLATOR_fu_179_output_r_TREADY : STD_LOGIC;
    signal grp_INTERPOLATOR_fu_179_kernel_out_read : STD_LOGIC;
    signal storemerge_i_i_reg_127 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal grp_DECIMATOR_fu_138_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_start_reg : STD_LOGIC := '0';
    signal grp_INTERPOLATOR_fu_179_ap_start_reg : STD_LOGIC := '0';
    signal output_r_TDATA_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal H_accu_FIR_kernel_ce0_local : STD_LOGIC;
    signal tmp_fu_231_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_shl_fu_223_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln39_fu_239_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln39_fu_243_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln39_4_fu_249_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln39_fu_253_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal regslice_both_output_r_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal regslice_both_input_r_U_apdone_blk : STD_LOGIC;
    signal input_r_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal input_r_TVALID_int_regslice : STD_LOGIC;
    signal input_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_input_r_U_ack_in : STD_LOGIC;
    signal output_r_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal output_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_r_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component FIR_HLS_DECIMATOR IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        input_r_TVALID : IN STD_LOGIC;
        input_r_TREADY : OUT STD_LOGIC;
        dec_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dec_out_full_n : IN STD_LOGIC;
        dec_out_write : OUT STD_LOGIC );
    end component;


    component FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln42 : IN STD_LOGIC_VECTOR (15 downto 0);
        H_accu_FIR_kernel_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        H_accu_FIR_kernel_ce0 : OUT STD_LOGIC;
        H_accu_FIR_kernel_we0 : OUT STD_LOGIC;
        H_accu_FIR_kernel_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        H_accu_FIR_kernel_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        H_accu_FIR_kernel_ce1 : OUT STD_LOGIC;
        H_accu_FIR_kernel_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FIR_HLS_INTERPOLATOR IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_r_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_r_TVALID : OUT STD_LOGIC;
        output_r_TREADY : IN STD_LOGIC;
        kernel_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_out_empty_n : IN STD_LOGIC;
        kernel_out_read : OUT STD_LOGIC );
    end component;


    component FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_H_accu_FIR_kernel_RAM_AUTO_cud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FIR_HLS_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    H_accu_FIR_kernel_U : component FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_H_accu_FIR_kernel_RAM_AUTO_cud
    generic map (
        DataWidth => 32,
        AddressRange => 117,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => H_accu_FIR_kernel_address0,
        ce0 => H_accu_FIR_kernel_ce0,
        we0 => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_we0,
        d0 => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_d0,
        q0 => H_accu_FIR_kernel_q0,
        address1 => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_address1,
        ce1 => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_ce1,
        q1 => H_accu_FIR_kernel_q1);

    grp_DECIMATOR_fu_138 : component FIR_HLS_DECIMATOR
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DECIMATOR_fu_138_ap_start,
        ap_done => grp_DECIMATOR_fu_138_ap_done,
        ap_idle => grp_DECIMATOR_fu_138_ap_idle,
        ap_ready => grp_DECIMATOR_fu_138_ap_ready,
        input_r_TDATA => input_r_TDATA_int_regslice,
        input_r_TVALID => input_r_TVALID_int_regslice,
        input_r_TREADY => grp_DECIMATOR_fu_138_input_r_TREADY,
        dec_out_din => grp_DECIMATOR_fu_138_dec_out_din,
        dec_out_full_n => dec_out_full_n,
        dec_out_write => grp_DECIMATOR_fu_138_dec_out_write);

    grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170 : component FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_start,
        ap_done => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_done,
        ap_idle => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_idle,
        ap_ready => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_ready,
        sext_ln42 => x_n_reg_296,
        H_accu_FIR_kernel_address0 => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_address0,
        H_accu_FIR_kernel_ce0 => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_ce0,
        H_accu_FIR_kernel_we0 => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_we0,
        H_accu_FIR_kernel_d0 => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_d0,
        H_accu_FIR_kernel_address1 => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_address1,
        H_accu_FIR_kernel_ce1 => grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_ce1,
        H_accu_FIR_kernel_q1 => H_accu_FIR_kernel_q1);

    grp_INTERPOLATOR_fu_179 : component FIR_HLS_INTERPOLATOR
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_INTERPOLATOR_fu_179_ap_start,
        ap_done => grp_INTERPOLATOR_fu_179_ap_done,
        ap_idle => grp_INTERPOLATOR_fu_179_ap_idle,
        ap_ready => grp_INTERPOLATOR_fu_179_ap_ready,
        output_r_TDATA => grp_INTERPOLATOR_fu_179_output_r_TDATA,
        output_r_TVALID => grp_INTERPOLATOR_fu_179_output_r_TVALID,
        output_r_TREADY => grp_INTERPOLATOR_fu_179_output_r_TREADY,
        kernel_out_dout => kernel_out_dout,
        kernel_out_empty_n => kernel_out_empty_n,
        kernel_out_read => grp_INTERPOLATOR_fu_179_kernel_out_read);

    regslice_both_input_r_U : component FIR_HLS_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => input_r_TDATA,
        vld_in => input_r_TVALID,
        ack_in => regslice_both_input_r_U_ack_in,
        data_out => input_r_TDATA_int_regslice,
        vld_out => input_r_TVALID_int_regslice,
        ack_out => input_r_TREADY_int_regslice,
        apdone_blk => regslice_both_input_r_U_apdone_blk);

    regslice_both_output_r_U : component FIR_HLS_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => output_r_TDATA_int_regslice,
        vld_in => grp_INTERPOLATOR_fu_179_output_r_TVALID,
        ack_in => output_r_TREADY_int_regslice,
        data_out => output_r_TDATA,
        vld_out => regslice_both_output_r_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_r_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((regslice_both_output_r_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_start_reg <= ap_const_logic_0;
            else
                if (((kernel_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_ready = ap_const_logic_1)) then 
                    grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DECIMATOR_fu_138_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DECIMATOR_fu_138_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_DECIMATOR_fu_138_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DECIMATOR_fu_138_ap_ready = ap_const_logic_1)) then 
                    grp_DECIMATOR_fu_138_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_INTERPOLATOR_fu_179_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_INTERPOLATOR_fu_179_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
                    grp_INTERPOLATOR_fu_179_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_INTERPOLATOR_fu_179_ap_ready = ap_const_logic_1)) then 
                    grp_INTERPOLATOR_fu_179_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    storemerge_i_i_reg_127_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln19_reg_287 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
                storemerge_i_i_reg_127 <= ap_const_lv16_3;
            elsif (((grp_DECIMATOR_fu_138_ap_done = ap_const_logic_1) and (icmp_ln19_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                storemerge_i_i_reg_127 <= add_ln24_fu_217_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DECIMATOR_fu_138_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_ln19_reg_287 <= icmp_ln19_fu_211_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_INTERPOLATOR_fu_179_ap_done = ap_const_logic_1))) then
                mod_value_1 <= storemerge_i_i_reg_127;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_INTERPOLATOR_fu_179_output_r_TVALID = ap_const_logic_1))) then
                output_r_TDATA_reg <= grp_INTERPOLATOR_fu_179_output_r_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((dec_out_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                x_n_reg_296 <= dec_out_dout;
                y_reg_301 <= add_ln39_fu_253_p2(31 downto 16);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, dec_out_empty_n, kernel_out_full_n, ap_CS_fsm_state4, ap_CS_fsm_state5, icmp_ln19_fu_211_p2, ap_CS_fsm_state3, grp_DECIMATOR_fu_138_ap_done, grp_INTERPOLATOR_fu_179_ap_done, ap_CS_fsm_state6, ap_block_state6_on_subcall_done, ap_CS_fsm_state7, ap_CS_fsm_state8, regslice_both_output_r_U_apdone_blk, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_DECIMATOR_fu_138_ap_done = ap_const_logic_1) and (icmp_ln19_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((grp_DECIMATOR_fu_138_ap_done = ap_const_logic_1) and (icmp_ln19_fu_211_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((dec_out_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((kernel_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_INTERPOLATOR_fu_179_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((regslice_both_output_r_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    H_accu_FIR_kernel_address0_assign_proc : process(icmp_ln19_reg_287, grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_address0, ap_CS_fsm_state6)
    begin
        if (((icmp_ln19_reg_287 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            H_accu_FIR_kernel_address0 <= grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_address0;
        else 
            H_accu_FIR_kernel_address0 <= ap_const_lv7_0;
        end if; 
    end process;


    H_accu_FIR_kernel_ce0_assign_proc : process(icmp_ln19_reg_287, grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_ce0, ap_CS_fsm_state6, H_accu_FIR_kernel_ce0_local)
    begin
        if (((icmp_ln19_reg_287 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            H_accu_FIR_kernel_ce0 <= grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_H_accu_FIR_kernel_ce0;
        else 
            H_accu_FIR_kernel_ce0 <= H_accu_FIR_kernel_ce0_local;
        end if; 
    end process;


    H_accu_FIR_kernel_ce0_local_assign_proc : process(ap_CS_fsm_state3, grp_DECIMATOR_fu_138_ap_done)
    begin
        if (((grp_DECIMATOR_fu_138_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            H_accu_FIR_kernel_ce0_local <= ap_const_logic_1;
        else 
            H_accu_FIR_kernel_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln24_fu_217_p2 <= std_logic_vector(unsigned(mod_value_1) + unsigned(ap_const_lv16_FFFF));
    add_ln39_fu_253_p2 <= std_logic_vector(unsigned(H_accu_FIR_kernel_q0) + unsigned(sext_ln39_4_fu_249_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_DECIMATOR_fu_138_ap_done)
    begin
        if ((grp_DECIMATOR_fu_138_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(dec_out_empty_n)
    begin
        if ((dec_out_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(kernel_out_full_n)
    begin
        if ((kernel_out_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state6_on_subcall_done)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(grp_INTERPOLATOR_fu_179_ap_done)
    begin
        if ((grp_INTERPOLATOR_fu_179_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(regslice_both_output_r_U_apdone_blk)
    begin
        if ((regslice_both_output_r_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(icmp_ln19_reg_287, grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((icmp_ln19_reg_287 = ap_const_lv1_1) and (grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state8, regslice_both_output_r_U_apdone_blk)
    begin
        if (((regslice_both_output_r_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8, regslice_both_output_r_U_apdone_blk)
    begin
        if (((regslice_both_output_r_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    dec_out_din <= grp_DECIMATOR_fu_138_dec_out_din;

    dec_out_i_blk_n_assign_proc : process(dec_out_empty_n, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dec_out_i_blk_n <= dec_out_empty_n;
        else 
            dec_out_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dec_out_read_assign_proc : process(dec_out_empty_n, ap_CS_fsm_state4)
    begin
        if (((dec_out_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            dec_out_read <= ap_const_logic_1;
        else 
            dec_out_read <= ap_const_logic_0;
        end if; 
    end process;


    dec_out_write_assign_proc : process(ap_CS_fsm_state3, grp_DECIMATOR_fu_138_dec_out_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dec_out_write <= grp_DECIMATOR_fu_138_dec_out_write;
        else 
            dec_out_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_start <= grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_start_reg;
    grp_DECIMATOR_fu_138_ap_start <= grp_DECIMATOR_fu_138_ap_start_reg;
    grp_INTERPOLATOR_fu_179_ap_start <= grp_INTERPOLATOR_fu_179_ap_start_reg;
    grp_INTERPOLATOR_fu_179_output_r_TREADY <= (output_r_TREADY_int_regslice and ap_CS_fsm_state7);
    icmp_ln19_fu_211_p2 <= "1" when (mod_value_1 = ap_const_lv16_0) else "0";
    input_r_TREADY <= regslice_both_input_r_U_ack_in;

    input_r_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state3, grp_DECIMATOR_fu_138_input_r_TREADY)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_r_TREADY_int_regslice <= grp_DECIMATOR_fu_138_input_r_TREADY;
        else 
            input_r_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    kernel_out_din <= y_reg_301;

    kernel_out_o_blk_n_assign_proc : process(kernel_out_full_n, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            kernel_out_o_blk_n <= kernel_out_full_n;
        else 
            kernel_out_o_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    kernel_out_read_assign_proc : process(grp_INTERPOLATOR_fu_179_kernel_out_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            kernel_out_read <= grp_INTERPOLATOR_fu_179_kernel_out_read;
        else 
            kernel_out_read <= ap_const_logic_0;
        end if; 
    end process;


    kernel_out_write_assign_proc : process(kernel_out_full_n, ap_CS_fsm_state5)
    begin
        if (((kernel_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            kernel_out_write <= ap_const_logic_1;
        else 
            kernel_out_write <= ap_const_logic_0;
        end if; 
    end process;


    output_r_TDATA_int_regslice_assign_proc : process(grp_INTERPOLATOR_fu_179_output_r_TDATA, grp_INTERPOLATOR_fu_179_output_r_TVALID, output_r_TDATA_reg, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_INTERPOLATOR_fu_179_output_r_TVALID = ap_const_logic_1))) then 
            output_r_TDATA_int_regslice <= grp_INTERPOLATOR_fu_179_output_r_TDATA;
        else 
            output_r_TDATA_int_regslice <= output_r_TDATA_reg;
        end if; 
    end process;

    output_r_TVALID <= regslice_both_output_r_U_vld_out;
    p_shl_fu_223_p3 <= (dec_out_dout & ap_const_lv7_0);
        sext_ln39_4_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln39_fu_243_p2),32));

        sext_ln39_fu_239_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_231_p3),23));

    sub_ln39_fu_243_p2 <= std_logic_vector(unsigned(p_shl_fu_223_p3) - unsigned(sext_ln39_fu_239_p1));
    tmp_fu_231_p3 <= (dec_out_dout & ap_const_lv2_0);
end behav;
