
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20 19 00 20 9d 34 00 00 d1 72 00 00 71 34 00 00      .. .4...r..q4..
  10:	71 34 00 00 71 34 00 00 71 34 00 00 00 00 00 00     q4..q4..q4......
	...
  2c:	15 2e 00 00 71 34 00 00 00 00 00 00 cd 2d 00 00     ....q4.......-..
  3c:	71 34 00 00                                         q4..

00000040 <_irq_vector_table>:
  40:	91 2e 00 00 91 2e 00 00 91 2e 00 00 91 2e 00 00     ................
  50:	91 2e 00 00 91 2e 00 00 91 2e 00 00 91 2e 00 00     ................
  60:	91 2e 00 00 91 2e 00 00 91 2e 00 00 91 2e 00 00     ................
  70:	91 2e 00 00 91 2e 00 00 91 2e 00 00 91 2e 00 00     ................
  80:	91 2e 00 00 91 2e 00 00 91 2e 00 00 91 2e 00 00     ................
  90:	91 2e 00 00 91 2e 00 00 91 2e 00 00 91 2e 00 00     ................
  a0:	91 2e 00 00 91 2e 00 00 91 2e 00 00 91 2e 00 00     ................
  b0:	91 2e 00 00 91 2e 00 00 91 2e 00 00 91 2e 00 00     ................
  c0:	91 2e 00 00 91 2e 00 00 91 2e 00 00 91 2e 00 00     ................
  d0:	91 2e 00 00 91 2e 00 00 91 2e 00 00                 ............

Disassembly of section text:

000000dc <__aeabi_uldivmod>:
      dc:	b953      	cbnz	r3, f4 <__aeabi_uldivmod+0x18>
      de:	b94a      	cbnz	r2, f4 <__aeabi_uldivmod+0x18>
      e0:	2900      	cmp	r1, #0
      e2:	bf08      	it	eq
      e4:	2800      	cmpeq	r0, #0
      e6:	bf1c      	itt	ne
      e8:	f04f 31ff 	movne.w	r1, #4294967295
      ec:	f04f 30ff 	movne.w	r0, #4294967295
      f0:	f000 b80c 	b.w	10c <__aeabi_idiv0>
      f4:	f1ad 0c08 	sub.w	ip, sp, #8
      f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
      fc:	f000 f808 	bl	110 <__udivmoddi4>
     100:	f8dd e004 	ldr.w	lr, [sp, #4]
     104:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     108:	b004      	add	sp, #16
     10a:	4770      	bx	lr

0000010c <__aeabi_idiv0>:
     10c:	4770      	bx	lr
     10e:	bf00      	nop

00000110 <__udivmoddi4>:
     110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     114:	4686      	mov	lr, r0
     116:	468c      	mov	ip, r1
     118:	4608      	mov	r0, r1
     11a:	9e08      	ldr	r6, [sp, #32]
     11c:	4615      	mov	r5, r2
     11e:	4674      	mov	r4, lr
     120:	4619      	mov	r1, r3
     122:	2b00      	cmp	r3, #0
     124:	f040 80c2 	bne.w	2ac <CONFIG_FLASH_SIZE+0xac>
     128:	4285      	cmp	r5, r0
     12a:	fab2 f282 	clz	r2, r2
     12e:	d945      	bls.n	1bc <__data_size+0x3c>
     130:	b14a      	cbz	r2, 146 <CONFIG_IDLE_STACK_SIZE+0x6>
     132:	f1c2 0320 	rsb	r3, r2, #32
     136:	fa00 fc02 	lsl.w	ip, r0, r2
     13a:	fa2e f303 	lsr.w	r3, lr, r3
     13e:	4095      	lsls	r5, r2
     140:	ea43 0c0c 	orr.w	ip, r3, ip
     144:	4094      	lsls	r4, r2
     146:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     14a:	b2a8      	uxth	r0, r5
     14c:	fbbc f8fe 	udiv	r8, ip, lr
     150:	0c23      	lsrs	r3, r4, #16
     152:	fb0e cc18 	mls	ip, lr, r8, ip
     156:	fb08 f900 	mul.w	r9, r8, r0
     15a:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     15e:	4599      	cmp	r9, r3
     160:	d928      	bls.n	1b4 <__data_size+0x34>
     162:	18eb      	adds	r3, r5, r3
     164:	f108 37ff 	add.w	r7, r8, #4294967295
     168:	d204      	bcs.n	174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>
     16a:	4599      	cmp	r9, r3
     16c:	d902      	bls.n	174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>
     16e:	f1a8 0702 	sub.w	r7, r8, #2
     172:	442b      	add	r3, r5
     174:	eba3 0309 	sub.w	r3, r3, r9
     178:	b2a4      	uxth	r4, r4
     17a:	fbb3 fcfe 	udiv	ip, r3, lr
     17e:	fb0e 331c 	mls	r3, lr, ip, r3
     182:	fb0c f000 	mul.w	r0, ip, r0
     186:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     18a:	42a0      	cmp	r0, r4
     18c:	d914      	bls.n	1b8 <__data_size+0x38>
     18e:	192c      	adds	r4, r5, r4
     190:	f10c 33ff 	add.w	r3, ip, #4294967295
     194:	d204      	bcs.n	1a0 <__data_size+0x20>
     196:	42a0      	cmp	r0, r4
     198:	d902      	bls.n	1a0 <__data_size+0x20>
     19a:	f1ac 0302 	sub.w	r3, ip, #2
     19e:	442c      	add	r4, r5
     1a0:	1a24      	subs	r4, r4, r0
     1a2:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
     1a6:	b11e      	cbz	r6, 1b0 <__data_size+0x30>
     1a8:	40d4      	lsrs	r4, r2
     1aa:	2300      	movs	r3, #0
     1ac:	6034      	str	r4, [r6, #0]
     1ae:	6073      	str	r3, [r6, #4]
     1b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     1b4:	4647      	mov	r7, r8
     1b6:	e7dd      	b.n	174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>
     1b8:	4663      	mov	r3, ip
     1ba:	e7f1      	b.n	1a0 <__data_size+0x20>
     1bc:	bb92      	cbnz	r2, 224 <CONFIG_FLASH_SIZE+0x24>
     1be:	1b43      	subs	r3, r0, r5
     1c0:	2101      	movs	r1, #1
     1c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1c6:	b2af      	uxth	r7, r5
     1c8:	fbb3 fcfe 	udiv	ip, r3, lr
     1cc:	0c20      	lsrs	r0, r4, #16
     1ce:	fb0e 331c 	mls	r3, lr, ip, r3
     1d2:	fb0c f807 	mul.w	r8, ip, r7
     1d6:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     1da:	4598      	cmp	r8, r3
     1dc:	d962      	bls.n	2a4 <CONFIG_FLASH_SIZE+0xa4>
     1de:	18eb      	adds	r3, r5, r3
     1e0:	f10c 30ff 	add.w	r0, ip, #4294967295
     1e4:	d204      	bcs.n	1f0 <__data_size+0x70>
     1e6:	4598      	cmp	r8, r3
     1e8:	d902      	bls.n	1f0 <__data_size+0x70>
     1ea:	f1ac 0002 	sub.w	r0, ip, #2
     1ee:	442b      	add	r3, r5
     1f0:	eba3 0308 	sub.w	r3, r3, r8
     1f4:	b2a4      	uxth	r4, r4
     1f6:	fbb3 fcfe 	udiv	ip, r3, lr
     1fa:	fb0e 331c 	mls	r3, lr, ip, r3
     1fe:	fb0c f707 	mul.w	r7, ip, r7
     202:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     206:	42a7      	cmp	r7, r4
     208:	d94e      	bls.n	2a8 <CONFIG_FLASH_SIZE+0xa8>
     20a:	192c      	adds	r4, r5, r4
     20c:	f10c 33ff 	add.w	r3, ip, #4294967295
     210:	d204      	bcs.n	21c <CONFIG_FLASH_SIZE+0x1c>
     212:	42a7      	cmp	r7, r4
     214:	d902      	bls.n	21c <CONFIG_FLASH_SIZE+0x1c>
     216:	f1ac 0302 	sub.w	r3, ip, #2
     21a:	442c      	add	r4, r5
     21c:	1be4      	subs	r4, r4, r7
     21e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     222:	e7c0      	b.n	1a6 <__data_size+0x26>
     224:	f1c2 0320 	rsb	r3, r2, #32
     228:	fa20 f103 	lsr.w	r1, r0, r3
     22c:	4095      	lsls	r5, r2
     22e:	4090      	lsls	r0, r2
     230:	fa2e f303 	lsr.w	r3, lr, r3
     234:	4303      	orrs	r3, r0
     236:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     23a:	b2af      	uxth	r7, r5
     23c:	fbb1 fcfe 	udiv	ip, r1, lr
     240:	fb0e 101c 	mls	r0, lr, ip, r1
     244:	0c19      	lsrs	r1, r3, #16
     246:	fb0c f807 	mul.w	r8, ip, r7
     24a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     24e:	4588      	cmp	r8, r1
     250:	fa04 f402 	lsl.w	r4, r4, r2
     254:	d922      	bls.n	29c <CONFIG_FLASH_SIZE+0x9c>
     256:	1869      	adds	r1, r5, r1
     258:	f10c 30ff 	add.w	r0, ip, #4294967295
     25c:	d204      	bcs.n	268 <CONFIG_FLASH_SIZE+0x68>
     25e:	4588      	cmp	r8, r1
     260:	d902      	bls.n	268 <CONFIG_FLASH_SIZE+0x68>
     262:	f1ac 0002 	sub.w	r0, ip, #2
     266:	4429      	add	r1, r5
     268:	eba1 0108 	sub.w	r1, r1, r8
     26c:	b29b      	uxth	r3, r3
     26e:	fbb1 fcfe 	udiv	ip, r1, lr
     272:	fb0e 111c 	mls	r1, lr, ip, r1
     276:	fb0c f707 	mul.w	r7, ip, r7
     27a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     27e:	429f      	cmp	r7, r3
     280:	d90e      	bls.n	2a0 <CONFIG_FLASH_SIZE+0xa0>
     282:	18eb      	adds	r3, r5, r3
     284:	f10c 31ff 	add.w	r1, ip, #4294967295
     288:	d204      	bcs.n	294 <CONFIG_FLASH_SIZE+0x94>
     28a:	429f      	cmp	r7, r3
     28c:	d902      	bls.n	294 <CONFIG_FLASH_SIZE+0x94>
     28e:	f1ac 0102 	sub.w	r1, ip, #2
     292:	442b      	add	r3, r5
     294:	1bdb      	subs	r3, r3, r7
     296:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     29a:	e792      	b.n	1c2 <__data_size+0x42>
     29c:	4660      	mov	r0, ip
     29e:	e7e3      	b.n	268 <CONFIG_FLASH_SIZE+0x68>
     2a0:	4661      	mov	r1, ip
     2a2:	e7f7      	b.n	294 <CONFIG_FLASH_SIZE+0x94>
     2a4:	4660      	mov	r0, ip
     2a6:	e7a3      	b.n	1f0 <__data_size+0x70>
     2a8:	4663      	mov	r3, ip
     2aa:	e7b7      	b.n	21c <CONFIG_FLASH_SIZE+0x1c>
     2ac:	4283      	cmp	r3, r0
     2ae:	d906      	bls.n	2be <CONFIG_FLASH_SIZE+0xbe>
     2b0:	b916      	cbnz	r6, 2b8 <CONFIG_FLASH_SIZE+0xb8>
     2b2:	2100      	movs	r1, #0
     2b4:	4608      	mov	r0, r1
     2b6:	e77b      	b.n	1b0 <__data_size+0x30>
     2b8:	e9c6 e000 	strd	lr, r0, [r6]
     2bc:	e7f9      	b.n	2b2 <CONFIG_FLASH_SIZE+0xb2>
     2be:	fab3 f783 	clz	r7, r3
     2c2:	b98f      	cbnz	r7, 2e8 <CONFIG_FLASH_SIZE+0xe8>
     2c4:	4283      	cmp	r3, r0
     2c6:	d301      	bcc.n	2cc <CONFIG_FLASH_SIZE+0xcc>
     2c8:	4572      	cmp	r2, lr
     2ca:	d808      	bhi.n	2de <CONFIG_FLASH_SIZE+0xde>
     2cc:	ebbe 0402 	subs.w	r4, lr, r2
     2d0:	eb60 0303 	sbc.w	r3, r0, r3
     2d4:	2001      	movs	r0, #1
     2d6:	469c      	mov	ip, r3
     2d8:	b91e      	cbnz	r6, 2e2 <CONFIG_FLASH_SIZE+0xe2>
     2da:	2100      	movs	r1, #0
     2dc:	e768      	b.n	1b0 <__data_size+0x30>
     2de:	4638      	mov	r0, r7
     2e0:	e7fa      	b.n	2d8 <CONFIG_FLASH_SIZE+0xd8>
     2e2:	e9c6 4c00 	strd	r4, ip, [r6]
     2e6:	e7f8      	b.n	2da <CONFIG_FLASH_SIZE+0xda>
     2e8:	f1c7 0c20 	rsb	ip, r7, #32
     2ec:	40bb      	lsls	r3, r7
     2ee:	fa22 f40c 	lsr.w	r4, r2, ip
     2f2:	431c      	orrs	r4, r3
     2f4:	fa2e f10c 	lsr.w	r1, lr, ip
     2f8:	fa20 f30c 	lsr.w	r3, r0, ip
     2fc:	40b8      	lsls	r0, r7
     2fe:	4301      	orrs	r1, r0
     300:	ea4f 4914 	mov.w	r9, r4, lsr #16
     304:	fa0e f507 	lsl.w	r5, lr, r7
     308:	fbb3 f8f9 	udiv	r8, r3, r9
     30c:	fa1f fe84 	uxth.w	lr, r4
     310:	fb09 3018 	mls	r0, r9, r8, r3
     314:	0c0b      	lsrs	r3, r1, #16
     316:	fb08 fa0e 	mul.w	sl, r8, lr
     31a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     31e:	459a      	cmp	sl, r3
     320:	fa02 f207 	lsl.w	r2, r2, r7
     324:	d940      	bls.n	3a8 <CONFIG_FLASH_SIZE+0x1a8>
     326:	18e3      	adds	r3, r4, r3
     328:	f108 30ff 	add.w	r0, r8, #4294967295
     32c:	d204      	bcs.n	338 <CONFIG_FLASH_SIZE+0x138>
     32e:	459a      	cmp	sl, r3
     330:	d902      	bls.n	338 <CONFIG_FLASH_SIZE+0x138>
     332:	f1a8 0002 	sub.w	r0, r8, #2
     336:	4423      	add	r3, r4
     338:	eba3 030a 	sub.w	r3, r3, sl
     33c:	b289      	uxth	r1, r1
     33e:	fbb3 f8f9 	udiv	r8, r3, r9
     342:	fb09 3318 	mls	r3, r9, r8, r3
     346:	fb08 fe0e 	mul.w	lr, r8, lr
     34a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     34e:	458e      	cmp	lr, r1
     350:	d92c      	bls.n	3ac <CONFIG_FLASH_SIZE+0x1ac>
     352:	1861      	adds	r1, r4, r1
     354:	f108 33ff 	add.w	r3, r8, #4294967295
     358:	d204      	bcs.n	364 <CONFIG_FLASH_SIZE+0x164>
     35a:	458e      	cmp	lr, r1
     35c:	d902      	bls.n	364 <CONFIG_FLASH_SIZE+0x164>
     35e:	f1a8 0302 	sub.w	r3, r8, #2
     362:	4421      	add	r1, r4
     364:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     368:	fba0 9802 	umull	r9, r8, r0, r2
     36c:	eba1 010e 	sub.w	r1, r1, lr
     370:	4541      	cmp	r1, r8
     372:	46ce      	mov	lr, r9
     374:	4643      	mov	r3, r8
     376:	d302      	bcc.n	37e <CONFIG_FLASH_SIZE+0x17e>
     378:	d106      	bne.n	388 <CONFIG_FLASH_SIZE+0x188>
     37a:	454d      	cmp	r5, r9
     37c:	d204      	bcs.n	388 <CONFIG_FLASH_SIZE+0x188>
     37e:	ebb9 0e02 	subs.w	lr, r9, r2
     382:	eb68 0304 	sbc.w	r3, r8, r4
     386:	3801      	subs	r0, #1
     388:	2e00      	cmp	r6, #0
     38a:	d0a6      	beq.n	2da <CONFIG_FLASH_SIZE+0xda>
     38c:	ebb5 020e 	subs.w	r2, r5, lr
     390:	eb61 0103 	sbc.w	r1, r1, r3
     394:	fa01 fc0c 	lsl.w	ip, r1, ip
     398:	fa22 f307 	lsr.w	r3, r2, r7
     39c:	ea4c 0303 	orr.w	r3, ip, r3
     3a0:	40f9      	lsrs	r1, r7
     3a2:	e9c6 3100 	strd	r3, r1, [r6]
     3a6:	e798      	b.n	2da <CONFIG_FLASH_SIZE+0xda>
     3a8:	4640      	mov	r0, r8
     3aa:	e7c5      	b.n	338 <CONFIG_FLASH_SIZE+0x138>
     3ac:	4643      	mov	r3, r8
     3ae:	e7d9      	b.n	364 <CONFIG_FLASH_SIZE+0x164>

000003b0 <anchor_loop>:

    return 0;
}

int anchor_loop()
{
     3b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8 data[10] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9};
     3b2:	4a0c      	ldr	r2, [pc, #48]	; (3e4 <anchor_loop+0x34>)
    while (1)
    {
        if (uwb_transmit(data, 10) != UWB_SUCCESS)
        {
            printk("Failed to transmit\n");
     3b4:	4c0c      	ldr	r4, [pc, #48]	; (3e8 <anchor_loop+0x38>)
    uint8 data[10] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9};
     3b6:	6810      	ldr	r0, [r2, #0]
     3b8:	6851      	ldr	r1, [r2, #4]
     3ba:	8912      	ldrh	r2, [r2, #8]
     3bc:	ab01      	add	r3, sp, #4
     3be:	c303      	stmia	r3!, {r0, r1}
     3c0:	801a      	strh	r2, [r3, #0]
        if (uwb_transmit(data, 10) != UWB_SUCCESS)
     3c2:	210a      	movs	r1, #10
     3c4:	a801      	add	r0, sp, #4
     3c6:	f006 fcfb 	bl	6dc0 <uwb_transmit>
     3ca:	b110      	cbz	r0, 3d2 <anchor_loop+0x22>
            printk("Failed to transmit\n");
     3cc:	4620      	mov	r0, r4
     3ce:	f006 fd43 	bl	6e58 <printk>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     3d2:	2100      	movs	r1, #0
     3d4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     3d8:	f006 f90a 	bl	65f0 <z_impl_k_sleep>
        }

        k_msleep(1000);
        
        dwt_isr();
     3dc:	f000 f98e 	bl	6fc <dwt_isr>
        if (uwb_transmit(data, 10) != UWB_SUCCESS)
     3e0:	e7ef      	b.n	3c2 <anchor_loop+0x12>
     3e2:	bf00      	nop
     3e4:	00007f57 	.word	0x00007f57
     3e8:	0000828e 	.word	0x0000828e

000003ec <main>:
{
     3ec:	b508      	push	{r3, lr}
    int ret = uwb_init();
     3ee:	f000 fc6b 	bl	cc8 <uwb_init>
    if (ret != UWB_SUCCESS)
     3f2:	4601      	mov	r1, r0
     3f4:	b920      	cbnz	r0, 400 <CONFIG_MAIN_STACK_SIZE>
    printk("Initialized uwb\n");
     3f6:	4805      	ldr	r0, [pc, #20]	; (40c <CONFIG_MAIN_STACK_SIZE+0xc>)
     3f8:	f006 fd2e 	bl	6e58 <printk>
    return anchor_loop();
     3fc:	f7ff ffd8 	bl	3b0 <anchor_loop>
        printk("Failed to initialize uwb: %d\n", ret);
     400:	4803      	ldr	r0, [pc, #12]	; (410 <CONFIG_MAIN_STACK_SIZE+0x10>)
     402:	f006 fd29 	bl	6e58 <printk>
}
     406:	f04f 30ff 	mov.w	r0, #4294967295
     40a:	bd08      	pop	{r3, pc}
     40c:	000082c0 	.word	0x000082c0
     410:	000082a2 	.word	0x000082a2

00000414 <dwt_writetxfctrl>:
    assert((ranging == 0) || (ranging == 1))
#endif

    // Write the frame length to the TX frame control register
    // pdw1000local->txFCTRL has kept configured bit rate information
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
     414:	4b05      	ldr	r3, [pc, #20]	; (42c <dwt_writetxfctrl+0x18>)
     416:	681b      	ldr	r3, [r3, #0]
     418:	68db      	ldr	r3, [r3, #12]
     41a:	ea43 33c2 	orr.w	r3, r3, r2, lsl #15
     41e:	4303      	orrs	r3, r0
    dwt_write32bitreg(TX_FCTRL_ID, reg32);
     420:	ea43 5281 	orr.w	r2, r3, r1, lsl #22
     424:	2008      	movs	r0, #8
     426:	2100      	movs	r1, #0
     428:	f006 bb66 	b.w	6af8 <dwt_write32bitoffsetreg>
     42c:	20000000 	.word	0x20000000

00000430 <dwt_configure>:
{
     430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8 chan = config->chan ;
     434:	7806      	ldrb	r6, [r0, #0]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
     436:	7847      	ldrb	r7, [r0, #1]
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
     438:	7942      	ldrb	r2, [r0, #5]
     43a:	4b73      	ldr	r3, [pc, #460]	; (608 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x120>)
    uint8 prfIndex = config->prf - DWT_PRF_16M;
     43c:	3f01      	subs	r7, #1
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
     43e:	2e04      	cmp	r6, #4
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
     440:	f833 8012 	ldrh.w	r8, [r3, r2, lsl #1]
{
     444:	4604      	mov	r4, r0
    uint8 prfIndex = config->prf - DWT_PRF_16M;
     446:	b2ff      	uxtb	r7, r7
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
     448:	f000 80c0 	beq.w	5cc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe4>
     44c:	1ff3      	subs	r3, r6, #7
     44e:	f1d3 0900 	rsbs	r9, r3, #0
     452:	eb49 0903 	adc.w	r9, r9, r3
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
     456:	4d6d      	ldr	r5, [pc, #436]	; (60c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x124>)
    if(DWT_BR_110K == config->dataRate)
     458:	79e3      	ldrb	r3, [r4, #7]
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
     45a:	6829      	ldr	r1, [r5, #0]
     45c:	690a      	ldr	r2, [r1, #16]
    if(DWT_BR_110K == config->dataRate)
     45e:	2b00      	cmp	r3, #0
     460:	f040 80b7 	bne.w	5d2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xea>
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
     464:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
     468:	ea4f 08d8 	mov.w	r8, r8, lsr #3
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
     46c:	610a      	str	r2, [r1, #16]
    pdw1000local->longFrames = config->phrMode ;
     46e:	7a23      	ldrb	r3, [r4, #8]
     470:	728b      	strb	r3, [r1, #10]
    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
     472:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
     476:	610a      	str	r2, [r1, #16]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
     478:	7a23      	ldrb	r3, [r4, #8]
     47a:	041b      	lsls	r3, r3, #16
     47c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
     480:	431a      	orrs	r2, r3
     482:	610a      	str	r2, [r1, #16]
    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
     484:	2004      	movs	r0, #4
     486:	2100      	movs	r1, #0
     488:	f006 fb36 	bl	6af8 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
     48c:	4642      	mov	r2, r8
     48e:	f642 0104 	movw	r1, #10244	; 0x2804
     492:	202e      	movs	r0, #46	; 0x2e
     494:	f006 fb19 	bl	6aca <dwt_write16bitoffsetreg>
    _dwt_configlde(prfIndex);
     498:	4638      	mov	r0, r7
     49a:	f006 fb5b 	bl	6b54 <_dwt_configlde>
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
     49e:	4b5c      	ldr	r3, [pc, #368]	; (610 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x128>)
     4a0:	f813 8006 	ldrb.w	r8, [r3, r6]
     4a4:	4b5b      	ldr	r3, [pc, #364]	; (614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>)
     4a6:	2107      	movs	r1, #7
     4a8:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
     4ac:	202b      	movs	r0, #43	; 0x2b
     4ae:	f006 fb23 	bl	6af8 <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
     4b2:	4b59      	ldr	r3, [pc, #356]	; (618 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x130>)
     4b4:	210b      	movs	r1, #11
     4b6:	f813 2008 	ldrb.w	r2, [r3, r8]
     4ba:	202b      	movs	r0, #43	; 0x2b
     4bc:	f006 faf8 	bl	6ab0 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
     4c0:	4b56      	ldr	r3, [pc, #344]	; (61c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x134>)
     4c2:	210b      	movs	r1, #11
     4c4:	f813 2009 	ldrb.w	r2, [r3, r9]
     4c8:	2028      	movs	r0, #40	; 0x28
     4ca:	f006 faf1 	bl	6ab0 <dwt_write8bitoffsetreg>
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
     4ce:	4b54      	ldr	r3, [pc, #336]	; (620 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x138>)
     4d0:	210c      	movs	r1, #12
     4d2:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
     4d6:	2028      	movs	r0, #40	; 0x28
     4d8:	f006 fb0e 	bl	6af8 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
     4dc:	79e2      	ldrb	r2, [r4, #7]
     4de:	79a3      	ldrb	r3, [r4, #6]
     4e0:	eb03 0342 	add.w	r3, r3, r2, lsl #1
     4e4:	4a4f      	ldr	r2, [pc, #316]	; (624 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x13c>)
     4e6:	2102      	movs	r1, #2
     4e8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
     4ec:	2027      	movs	r0, #39	; 0x27
     4ee:	f006 faec 	bl	6aca <dwt_write16bitoffsetreg>
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
     4f2:	4b4d      	ldr	r3, [pc, #308]	; (628 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x140>)
     4f4:	2104      	movs	r1, #4
     4f6:	f833 2017 	ldrh.w	r2, [r3, r7, lsl #1]
     4fa:	2027      	movs	r0, #39	; 0x27
     4fc:	f006 fae5 	bl	6aca <dwt_write16bitoffsetreg>
    if(config->dataRate == DWT_BR_110K)
     500:	79e3      	ldrb	r3, [r4, #7]
     502:	2b00      	cmp	r3, #0
     504:	d168      	bne.n	5d8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xf0>
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
     506:	2264      	movs	r2, #100	; 0x64
     508:	2106      	movs	r1, #6
     50a:	2027      	movs	r0, #39	; 0x27
     50c:	f006 fadd 	bl	6aca <dwt_write16bitoffsetreg>
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
     510:	78e3      	ldrb	r3, [r4, #3]
     512:	4a46      	ldr	r2, [pc, #280]	; (62c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x144>)
     514:	eb03 0387 	add.w	r3, r3, r7, lsl #2
     518:	2108      	movs	r1, #8
     51a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
     51e:	2027      	movs	r0, #39	; 0x27
     520:	f006 faea 	bl	6af8 <dwt_write32bitoffsetreg>
    if(config->sfdTO == 0)
     524:	8963      	ldrh	r3, [r4, #10]
     526:	b913      	cbnz	r3, 52e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x46>
        config->sfdTO = DWT_SFDTOC_DEF;
     528:	f241 0341 	movw	r3, #4161	; 0x1041
     52c:	8163      	strh	r3, [r4, #10]
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
     52e:	f8df 8100 	ldr.w	r8, [pc, #256]	; 630 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x148>
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
     532:	8962      	ldrh	r2, [r4, #10]
     534:	2120      	movs	r1, #32
     536:	2027      	movs	r0, #39	; 0x27
     538:	f006 fac7 	bl	6aca <dwt_write16bitoffsetreg>
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
     53c:	f8d8 2000 	ldr.w	r2, [r8]
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
     540:	eb08 0847 	add.w	r8, r8, r7, lsl #1
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
     544:	210c      	movs	r1, #12
     546:	2023      	movs	r0, #35	; 0x23
     548:	f006 fad6 	bl	6af8 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
     54c:	2023      	movs	r0, #35	; 0x23
     54e:	f8b8 2004 	ldrh.w	r2, [r8, #4]
     552:	2104      	movs	r1, #4
     554:	f006 fab9 	bl	6aca <dwt_write16bitoffsetreg>
    if(config->nsSFD)
     558:	79a0      	ldrb	r0, [r4, #6]
     55a:	2800      	cmp	r0, #0
     55c:	d051      	beq.n	602 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x11a>
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
     55e:	79e3      	ldrb	r3, [r4, #7]
     560:	4a34      	ldr	r2, [pc, #208]	; (634 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x14c>)
     562:	2021      	movs	r0, #33	; 0x21
     564:	5cd2      	ldrb	r2, [r2, r3]
     566:	2100      	movs	r1, #0
     568:	f006 faa2 	bl	6ab0 <dwt_write8bitoffsetreg>
        useDWnsSFD = 1 ;
     56c:	2201      	movs	r2, #1
        nsSfd_result = 3 ;
     56e:	2003      	movs	r0, #3
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
     570:	7961      	ldrb	r1, [r4, #5]
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
     572:	f006 030f 	and.w	r3, r6, #15
     576:	ea43 63c1 	orr.w	r3, r3, r1, lsl #27
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
     57a:	7861      	ldrb	r1, [r4, #1]
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
     57c:	0136      	lsls	r6, r6, #4
     57e:	b2f6      	uxtb	r6, r6
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
     580:	0489      	lsls	r1, r1, #18
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
     582:	4333      	orrs	r3, r6
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
     584:	f401 2140 	and.w	r1, r1, #786432	; 0xc0000
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
     588:	430b      	orrs	r3, r1
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
     58a:	7921      	ldrb	r1, [r4, #4]
     58c:	0589      	lsls	r1, r1, #22
     58e:	f001 61f8 	and.w	r1, r1, #130023424	; 0x7c00000
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
     592:	430b      	orrs	r3, r1
     594:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
     598:	ea43 4242 	orr.w	r2, r3, r2, lsl #17
     59c:	2100      	movs	r1, #0
     59e:	201f      	movs	r0, #31
     5a0:	f006 faaa 	bl	6af8 <dwt_write32bitoffsetreg>
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
     5a4:	7862      	ldrb	r2, [r4, #1]
     5a6:	78a3      	ldrb	r3, [r4, #2]
     5a8:	4313      	orrs	r3, r2
     5aa:	79e2      	ldrb	r2, [r4, #7]
     5ac:	0352      	lsls	r2, r2, #13
     5ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
     5b2:	682b      	ldr	r3, [r5, #0]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
     5b4:	2100      	movs	r1, #0
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
     5b6:	60da      	str	r2, [r3, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
     5b8:	2008      	movs	r0, #8
     5ba:	f006 fa9d 	bl	6af8 <dwt_write32bitoffsetreg>
} // end dwt_configure()
     5be:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
     5c2:	2242      	movs	r2, #66	; 0x42
     5c4:	2100      	movs	r1, #0
     5c6:	200d      	movs	r0, #13
     5c8:	f006 ba72 	b.w	6ab0 <dwt_write8bitoffsetreg>
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
     5cc:	f04f 0901 	mov.w	r9, #1
     5d0:	e741      	b.n	456 <dwt_configure+0x26>
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
     5d2:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
     5d6:	e749      	b.n	46c <dwt_configure+0x3c>
        if(config->txPreambLength == DWT_PLEN_64)
     5d8:	78a3      	ldrb	r3, [r4, #2]
     5da:	2b04      	cmp	r3, #4
     5dc:	d10a      	bne.n	5f4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10c>
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
     5de:	2210      	movs	r2, #16
     5e0:	2106      	movs	r1, #6
     5e2:	2027      	movs	r0, #39	; 0x27
     5e4:	f006 fa71 	bl	6aca <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
     5e8:	2210      	movs	r2, #16
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
     5ea:	2126      	movs	r1, #38	; 0x26
     5ec:	2027      	movs	r0, #39	; 0x27
     5ee:	f006 fa5f 	bl	6ab0 <dwt_write8bitoffsetreg>
     5f2:	e78d      	b.n	510 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x28>
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
     5f4:	2220      	movs	r2, #32
     5f6:	2106      	movs	r1, #6
     5f8:	2027      	movs	r0, #39	; 0x27
     5fa:	f006 fa66 	bl	6aca <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
     5fe:	2228      	movs	r2, #40	; 0x28
     600:	e7f3      	b.n	5ea <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x102>
    uint8 useDWnsSFD = 0;
     602:	4602      	mov	r2, r0
     604:	e7b4      	b.n	570 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x88>
     606:	bf00      	nop
     608:	0000824c 	.word	0x0000824c
     60c:	20000000 	.word	0x20000000
     610:	000082f9 	.word	0x000082f9
     614:	00007fa0 	.word	0x00007fa0
     618:	000082f3 	.word	0x000082f3
     61c:	000082f1 	.word	0x000082f1
     620:	00007fb8 	.word	0x00007fb8
     624:	00008282 	.word	0x00008282
     628:	0000827e 	.word	0x0000827e
     62c:	00007f78 	.word	0x00007f78
     630:	00007f98 	.word	0x00007f98
     634:	000082ee 	.word	0x000082ee

00000638 <dwt_setcallbacks>:
 * output parameters
 *
 * no return value
 */
void dwt_setcallbacks(dwt_cb_t cbTxDone, dwt_cb_t cbRxOk, dwt_cb_t cbRxTo, dwt_cb_t cbRxErr)
{
     638:	b510      	push	{r4, lr}
    pdw1000local->cbTxDone = cbTxDone;
     63a:	4c03      	ldr	r4, [pc, #12]	; (648 <dwt_setcallbacks+0x10>)
     63c:	6824      	ldr	r4, [r4, #0]
    pdw1000local->cbRxOk = cbRxOk;
     63e:	e9c4 010a 	strd	r0, r1, [r4, #40]	; 0x28
    pdw1000local->cbRxTo = cbRxTo;
    pdw1000local->cbRxErr = cbRxErr;
     642:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
}
     646:	bd10      	pop	{r4, pc}
     648:	20000000 	.word	0x20000000

0000064c <dwt_starttx>:
{
    int retval = DWT_SUCCESS ;
    uint8 temp  = 0x00;
    uint16 checkTxOK = 0 ;

    if(mode & DWT_RESPONSE_EXPECTED)
     64c:	f010 0202 	ands.w	r2, r0, #2
{
     650:	b508      	push	{r3, lr}
    if(mode & DWT_RESPONSE_EXPECTED)
     652:	d004      	beq.n	65e <dwt_starttx+0x12>
    {
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
        pdw1000local->wait4resp = 1;
     654:	4b12      	ldr	r3, [pc, #72]	; (6a0 <dwt_starttx+0x54>)
     656:	681b      	ldr	r3, [r3, #0]
     658:	2201      	movs	r2, #1
     65a:	755a      	strb	r2, [r3, #21]
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
     65c:	2280      	movs	r2, #128	; 0x80
    }

    if (mode & DWT_START_TX_DELAYED)
     65e:	f010 0101 	ands.w	r1, r0, #1
     662:	d016      	beq.n	692 <dwt_starttx+0x46>
    {
        // Both SYS_CTRL_TXSTRT and SYS_CTRL_TXDLYS to correctly enable TX
        temp |= (uint8)(SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT) ;
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
     664:	f042 0206 	orr.w	r2, r2, #6
     668:	2100      	movs	r1, #0
     66a:	200d      	movs	r0, #13
     66c:	f006 fa20 	bl	6ab0 <dwt_write8bitoffsetreg>
        checkTxOK = dwt_read16bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
     670:	2103      	movs	r1, #3
     672:	200f      	movs	r0, #15
     674:	f006 fa03 	bl	6a7e <dwt_read16bitoffsetreg>
        if ((checkTxOK & SYS_STATUS_TXERR) == 0) // Transmit Delayed Send set over Half a Period away or Power Up error (there is enough time to send but not to power up individual blocks).
     678:	f410 6f81 	tst.w	r0, #1032	; 0x408
     67c:	d101      	bne.n	682 <dwt_starttx+0x36>
    int retval = DWT_SUCCESS ;
     67e:	2000      	movs	r0, #0
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
    }

    return retval;

} // end dwt_starttx()
     680:	bd08      	pop	{r3, pc}
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF);
     682:	200d      	movs	r0, #13
     684:	2240      	movs	r2, #64	; 0x40
     686:	2100      	movs	r1, #0
     688:	f006 fa12 	bl	6ab0 <dwt_write8bitoffsetreg>
            retval = DWT_ERROR ; // Failed !
     68c:	f04f 30ff 	mov.w	r0, #4294967295
     690:	e7f6      	b.n	680 <dwt_starttx+0x34>
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
     692:	f042 0202 	orr.w	r2, r2, #2
     696:	200d      	movs	r0, #13
     698:	f006 fa0a 	bl	6ab0 <dwt_write8bitoffsetreg>
     69c:	e7ef      	b.n	67e <dwt_starttx+0x32>
     69e:	bf00      	nop
     6a0:	20000000 	.word	0x20000000

000006a4 <dwt_forcetrxoff>:
 * output parameters
 *
 * no return value
 */
void dwt_forcetrxoff(void)
{
     6a4:	b538      	push	{r3, r4, r5, lr}
    decaIrqStatus_t stat ;
    uint32 mask;

    mask = dwt_read32bitreg(SYS_MASK_ID) ; // Read set interrupt mask
     6a6:	2100      	movs	r1, #0
     6a8:	200e      	movs	r0, #14
     6aa:	f006 f9d3 	bl	6a54 <dwt_read32bitoffsetreg>
     6ae:	4605      	mov	r5, r0

    // Need to beware of interrupts occurring in the middle of following read modify write cycle
    // We can disable the radio, but before the status is cleared an interrupt can be set (e.g. the
    // event has just happened before the radio was disabled)
    // thus we need to disable interrupt during this operation
    stat = decamutexon() ;
     6b0:	f006 fb2b 	bl	6d0a <decamutexon>

    dwt_write32bitreg(SYS_MASK_ID, 0) ; // Clear interrupt mask - so we don't get any unwanted events
     6b4:	2200      	movs	r2, #0
     6b6:	4611      	mov	r1, r2
    stat = decamutexon() ;
     6b8:	4604      	mov	r4, r0
    dwt_write32bitreg(SYS_MASK_ID, 0) ; // Clear interrupt mask - so we don't get any unwanted events
     6ba:	200e      	movs	r0, #14
     6bc:	f006 fa1c 	bl	6af8 <dwt_write32bitoffsetreg>

    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF) ; // Disable the radio
     6c0:	2240      	movs	r2, #64	; 0x40
     6c2:	2100      	movs	r1, #0
     6c4:	200d      	movs	r0, #13
     6c6:	f006 f9f3 	bl	6ab0 <dwt_write8bitoffsetreg>

    // Forcing Transceiver off - so we do not want to see any new events that may have happened
    dwt_write32bitreg(SYS_STATUS_ID, (SYS_STATUS_ALL_TX | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_GOOD));
     6ca:	4a0a      	ldr	r2, [pc, #40]	; (6f4 <dwt_forcetrxoff+0x50>)
     6cc:	2100      	movs	r1, #0
     6ce:	200f      	movs	r0, #15
     6d0:	f006 fa12 	bl	6af8 <dwt_write32bitoffsetreg>

    dwt_syncrxbufptrs();
     6d4:	f006 fad6 	bl	6c84 <dwt_syncrxbufptrs>

    dwt_write32bitreg(SYS_MASK_ID, mask) ; // Set interrupt mask to what it was
     6d8:	462a      	mov	r2, r5
     6da:	2100      	movs	r1, #0
     6dc:	200e      	movs	r0, #14
     6de:	f006 fa0b 	bl	6af8 <dwt_write32bitoffsetreg>

    // Enable/restore interrupts again...
    decamutexoff(stat) ;
     6e2:	4620      	mov	r0, r4
     6e4:	f006 fb13 	bl	6d0e <decamutexoff>
    pdw1000local->wait4resp = 0;
     6e8:	4b03      	ldr	r3, [pc, #12]	; (6f8 <dwt_forcetrxoff+0x54>)
     6ea:	681b      	ldr	r3, [r3, #0]
     6ec:	2200      	movs	r2, #0
     6ee:	755a      	strb	r2, [r3, #21]

} // end deviceforcetrxoff()
     6f0:	bd38      	pop	{r3, r4, r5, pc}
     6f2:	bf00      	nop
     6f4:	2427fff8 	.word	0x2427fff8
     6f8:	20000000 	.word	0x20000000

000006fc <dwt_isr>:
{
     6fc:	b570      	push	{r4, r5, r6, lr}
    uint32 status = pdw1000local->cbData.status = dwt_read32bitreg(SYS_STATUS_ID); // Read status register low 32bits
     6fe:	4c47      	ldr	r4, [pc, #284]	; (81c <CONFIG_ISR_STACK_SIZE+0x1c>)
     700:	2100      	movs	r1, #0
     702:	200f      	movs	r0, #15
     704:	6826      	ldr	r6, [r4, #0]
     706:	f006 f9a5 	bl	6a54 <dwt_read32bitoffsetreg>
     70a:	61f0      	str	r0, [r6, #28]
    if(status & SYS_STATUS_RXFCG)
     70c:	0446      	lsls	r6, r0, #17
    uint32 status = pdw1000local->cbData.status = dwt_read32bitreg(SYS_STATUS_ID); // Read status register low 32bits
     70e:	4605      	mov	r5, r0
    if(status & SYS_STATUS_RXFCG)
     710:	d541      	bpl.n	796 <dwt_isr+0x9a>
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_GOOD); // Clear all receive status bits
     712:	f44f 42de 	mov.w	r2, #28416	; 0x6f00
     716:	2100      	movs	r1, #0
     718:	200f      	movs	r0, #15
     71a:	f006 f9ed 	bl	6af8 <dwt_write32bitoffsetreg>
        pdw1000local->cbData.rx_flags = 0;
     71e:	6823      	ldr	r3, [r4, #0]
     720:	2100      	movs	r1, #0
     722:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
        finfo16 = dwt_read16bitoffsetreg(RX_FINFO_ID, RX_FINFO_OFFSET);
     726:	2010      	movs	r0, #16
     728:	f006 f9a9 	bl	6a7e <dwt_read16bitoffsetreg>
        if(pdw1000local->longFrames == 0)
     72c:	6823      	ldr	r3, [r4, #0]
     72e:	7a9a      	ldrb	r2, [r3, #10]
     730:	2a00      	cmp	r2, #0
     732:	d06f      	beq.n	814 <CONFIG_ISR_STACK_SIZE+0x14>
        len = finfo16 & RX_FINFO_RXFL_MASK_1023;
     734:	f3c0 0209 	ubfx	r2, r0, #0, #10
        if(finfo16 & RX_FINFO_RNG)
     738:	0400      	lsls	r0, r0, #16
        pdw1000local->cbData.datalength = len;
     73a:	841a      	strh	r2, [r3, #32]
            pdw1000local->cbData.rx_flags |= DWT_CB_DATA_RX_FLAG_RNG;
     73c:	bf42      	ittt	mi
     73e:	f893 2024 	ldrbmi.w	r2, [r3, #36]	; 0x24
     742:	f042 0201 	orrmi.w	r2, r2, #1
     746:	f883 2024 	strbmi.w	r2, [r3, #36]	; 0x24
        dwt_readfromdevice(RX_BUFFER_ID, 0, FCTRL_LEN_MAX, pdw1000local->cbData.fctrl);
     74a:	2100      	movs	r1, #0
     74c:	3322      	adds	r3, #34	; 0x22
     74e:	2202      	movs	r2, #2
     750:	2011      	movs	r0, #17
     752:	f006 f95f 	bl	6a14 <dwt_readfromdevice>
        if((status & SYS_STATUS_AAT) && ((pdw1000local->cbData.fctrl[0] & FCTRL_ACK_REQ_MASK) == 0))
     756:	0729      	lsls	r1, r5, #28
     758:	d510      	bpl.n	77c <dwt_isr+0x80>
     75a:	6823      	ldr	r3, [r4, #0]
     75c:	f893 6022 	ldrb.w	r6, [r3, #34]	; 0x22
     760:	f016 0620 	ands.w	r6, r6, #32
     764:	d10a      	bne.n	77c <dwt_isr+0x80>
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_AAT); // Clear AAT status bit in register
     766:	2208      	movs	r2, #8
     768:	4631      	mov	r1, r6
     76a:	200f      	movs	r0, #15
     76c:	f006 f9c4 	bl	6af8 <dwt_write32bitoffsetreg>
            pdw1000local->cbData.status &= ~SYS_STATUS_AAT; // Clear AAT status bit in callback data register copy
     770:	6823      	ldr	r3, [r4, #0]
     772:	69da      	ldr	r2, [r3, #28]
            pdw1000local->wait4resp = 0;
     774:	755e      	strb	r6, [r3, #21]
            pdw1000local->cbData.status &= ~SYS_STATUS_AAT; // Clear AAT status bit in callback data register copy
     776:	f022 0208 	bic.w	r2, r2, #8
     77a:	61da      	str	r2, [r3, #28]
        if(pdw1000local->cbRxOk != NULL)
     77c:	6820      	ldr	r0, [r4, #0]
     77e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
     780:	b10b      	cbz	r3, 786 <dwt_isr+0x8a>
            pdw1000local->cbRxOk(&pdw1000local->cbData);
     782:	301c      	adds	r0, #28
     784:	4798      	blx	r3
        if (pdw1000local->dblbuffon)
     786:	6823      	ldr	r3, [r4, #0]
     788:	7d1b      	ldrb	r3, [r3, #20]
     78a:	b123      	cbz	r3, 796 <dwt_isr+0x9a>
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET, 1);
     78c:	2201      	movs	r2, #1
     78e:	2103      	movs	r1, #3
     790:	200d      	movs	r0, #13
     792:	f006 f98d 	bl	6ab0 <dwt_write8bitoffsetreg>
    if(status & SYS_STATUS_TXFRS)
     796:	062a      	lsls	r2, r5, #24
     798:	d512      	bpl.n	7c0 <dwt_isr+0xc4>
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_TX); // Clear TX event bits
     79a:	22f8      	movs	r2, #248	; 0xf8
     79c:	2100      	movs	r1, #0
     79e:	200f      	movs	r0, #15
     7a0:	f006 f9aa 	bl	6af8 <dwt_write32bitoffsetreg>
        if((status & SYS_STATUS_AAT) && pdw1000local->wait4resp)
     7a4:	072b      	lsls	r3, r5, #28
     7a6:	d506      	bpl.n	7b6 <dwt_isr+0xba>
     7a8:	6823      	ldr	r3, [r4, #0]
     7aa:	7d5b      	ldrb	r3, [r3, #21]
     7ac:	b11b      	cbz	r3, 7b6 <dwt_isr+0xba>
            dwt_forcetrxoff(); // Turn the RX off
     7ae:	f7ff ff79 	bl	6a4 <dwt_forcetrxoff>
            dwt_rxreset(); // Reset in case we were late and a frame was already being received
     7b2:	f006 fa95 	bl	6ce0 <dwt_rxreset>
        if(pdw1000local->cbTxDone != NULL)
     7b6:	6820      	ldr	r0, [r4, #0]
     7b8:	6a83      	ldr	r3, [r0, #40]	; 0x28
     7ba:	b10b      	cbz	r3, 7c0 <dwt_isr+0xc4>
            pdw1000local->cbTxDone(&pdw1000local->cbData);
     7bc:	301c      	adds	r0, #28
     7be:	4798      	blx	r3
    if(status & SYS_STATUS_ALL_RX_TO)
     7c0:	f415 1f08 	tst.w	r5, #2228224	; 0x220000
     7c4:	d011      	beq.n	7ea <dwt_isr+0xee>
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXRFTO); // Clear RX timeout event bits
     7c6:	200f      	movs	r0, #15
     7c8:	2100      	movs	r1, #0
     7ca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
     7ce:	f006 f993 	bl	6af8 <dwt_write32bitoffsetreg>
        pdw1000local->wait4resp = 0;
     7d2:	6823      	ldr	r3, [r4, #0]
     7d4:	2200      	movs	r2, #0
     7d6:	755a      	strb	r2, [r3, #21]
        dwt_forcetrxoff();
     7d8:	f7ff ff64 	bl	6a4 <dwt_forcetrxoff>
        dwt_rxreset();
     7dc:	f006 fa80 	bl	6ce0 <dwt_rxreset>
        if(pdw1000local->cbRxTo != NULL)
     7e0:	6820      	ldr	r0, [r4, #0]
     7e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
     7e4:	b10b      	cbz	r3, 7ea <dwt_isr+0xee>
            pdw1000local->cbRxTo(&pdw1000local->cbData);
     7e6:	301c      	adds	r0, #28
     7e8:	4798      	blx	r3
    if(status & SYS_STATUS_ALL_RX_ERR)
     7ea:	4a0d      	ldr	r2, [pc, #52]	; (820 <CONFIG_ISR_STACK_SIZE+0x20>)
     7ec:	4215      	tst	r5, r2
     7ee:	d014      	beq.n	81a <CONFIG_ISR_STACK_SIZE+0x1a>
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR); // Clear RX error event bits
     7f0:	200f      	movs	r0, #15
     7f2:	2100      	movs	r1, #0
     7f4:	f006 f980 	bl	6af8 <dwt_write32bitoffsetreg>
        pdw1000local->wait4resp = 0;
     7f8:	6823      	ldr	r3, [r4, #0]
     7fa:	2200      	movs	r2, #0
     7fc:	755a      	strb	r2, [r3, #21]
        dwt_forcetrxoff();
     7fe:	f7ff ff51 	bl	6a4 <dwt_forcetrxoff>
        dwt_rxreset();
     802:	f006 fa6d 	bl	6ce0 <dwt_rxreset>
        if(pdw1000local->cbRxErr != NULL)
     806:	6820      	ldr	r0, [r4, #0]
     808:	6b43      	ldr	r3, [r0, #52]	; 0x34
     80a:	b133      	cbz	r3, 81a <CONFIG_ISR_STACK_SIZE+0x1a>
}
     80c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            pdw1000local->cbRxErr(&pdw1000local->cbData);
     810:	301c      	adds	r0, #28
     812:	4718      	bx	r3
            len &= RX_FINFO_RXFLEN_MASK;
     814:	f000 027f 	and.w	r2, r0, #127	; 0x7f
     818:	e78e      	b.n	738 <dwt_isr+0x3c>
}
     81a:	bd70      	pop	{r4, r5, r6, pc}
     81c:	20000000 	.word	0x20000000
     820:	24059000 	.word	0x24059000

00000824 <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
     824:	b508      	push	{r3, lr}
    _dwt_disablesequencing();
     826:	f006 fa22 	bl	6c6e <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
     82a:	2200      	movs	r2, #0
     82c:	4611      	mov	r1, r2
     82e:	202c      	movs	r0, #44	; 0x2c
     830:	f006 f94b 	bl	6aca <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
     834:	2200      	movs	r2, #0
     836:	2106      	movs	r1, #6
     838:	202c      	movs	r0, #44	; 0x2c
     83a:	f006 f939 	bl	6ab0 <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
     83e:	f006 f97c 	bl	6b3a <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
     842:	2200      	movs	r2, #0
     844:	2103      	movs	r1, #3
     846:	2036      	movs	r0, #54	; 0x36
     848:	f006 f932 	bl	6ab0 <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
     84c:	2001      	movs	r0, #1
     84e:	f006 fa5f 	bl	6d10 <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
     852:	22f0      	movs	r2, #240	; 0xf0
     854:	2103      	movs	r1, #3
     856:	2036      	movs	r0, #54	; 0x36
     858:	f006 f92a 	bl	6ab0 <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
     85c:	4b02      	ldr	r3, [pc, #8]	; (868 <dwt_softreset+0x44>)
     85e:	681b      	ldr	r3, [r3, #0]
     860:	2200      	movs	r2, #0
     862:	755a      	strb	r2, [r3, #21]
}
     864:	bd08      	pop	{r3, pc}
     866:	bf00      	nop
     868:	20000000 	.word	0x20000000

0000086c <dwt_initialise>:
{
     86c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
     870:	4d62      	ldr	r5, [pc, #392]	; (9fc <dwt_initialise+0x190>)
     872:	682b      	ldr	r3, [r5, #0]
     874:	2700      	movs	r7, #0
    pdw1000local->cbRxOk = NULL;
     876:	e9c3 770a 	strd	r7, r7, [r3, #40]	; 0x28
    pdw1000local->cbRxErr = NULL;
     87a:	e9c3 770c 	strd	r7, r7, [r3, #48]	; 0x30
    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
     87e:	615f      	str	r7, [r3, #20]
{
     880:	4604      	mov	r4, r0
    uint32_t device_id = dwt_readdevid();
     882:	f006 f8f8 	bl	6a76 <dwt_readdevid>
    if (DWT_DEVICE_ID != device_id) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
     886:	4b5e      	ldr	r3, [pc, #376]	; (a00 <dwt_initialise+0x194>)
     888:	4298      	cmp	r0, r3
    uint32_t device_id = dwt_readdevid();
     88a:	4601      	mov	r1, r0
    if (DWT_DEVICE_ID != device_id) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
     88c:	f040 80b2 	bne.w	9f4 <dwt_initialise+0x188>
    printk("device_id: %08x\n", device_id);
     890:	485c      	ldr	r0, [pc, #368]	; (a04 <dwt_initialise+0x198>)
     892:	f006 fae1 	bl	6e58 <printk>
    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
     896:	f014 0602 	ands.w	r6, r4, #2
     89a:	d04a      	beq.n	932 <dwt_initialise+0xc6>
    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
     89c:	f014 08f8 	ands.w	r8, r4, #248	; 0xf8
     8a0:	d06f      	beq.n	982 <dwt_initialise+0x116>
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
     8a2:	2204      	movs	r2, #4
     8a4:	4639      	mov	r1, r7
     8a6:	2024      	movs	r0, #36	; 0x24
     8a8:	f006 f902 	bl	6ab0 <dwt_write8bitoffsetreg>
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
     8ac:	2130      	movs	r1, #48	; 0x30
     8ae:	2028      	movs	r0, #40	; 0x28
     8b0:	f006 f8d0 	bl	6a54 <dwt_read32bitoffsetreg>
     8b4:	f1b0 3f88 	cmp.w	r0, #2290649224	; 0x88888888
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
     8b8:	bf1f      	itttt	ne
     8ba:	682a      	ldrne	r2, [r5, #0]
     8bc:	8ad3      	ldrhne	r3, [r2, #22]
     8be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
     8c2:	82d3      	strhne	r3, [r2, #22]
    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
     8c4:	f004 030a 	and.w	r3, r4, #10
     8c8:	2b0a      	cmp	r3, #10
     8ca:	d160      	bne.n	98e <dwt_initialise+0x122>
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
     8cc:	201e      	movs	r0, #30
     8ce:	f006 f91e 	bl	6b0e <_dwt_otpread>
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
     8d2:	682b      	ldr	r3, [r5, #0]
     8d4:	f3c0 2007 	ubfx	r0, r0, #8, #8
     8d8:	72d8      	strb	r0, [r3, #11]
    if(DWT_READ_OTP_PID & config)
     8da:	f014 0010 	ands.w	r0, r4, #16
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
     8de:	682f      	ldr	r7, [r5, #0]
    if(DWT_READ_OTP_PID & config)
     8e0:	d002      	beq.n	8e8 <dwt_initialise+0x7c>
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
     8e2:	2006      	movs	r0, #6
     8e4:	f006 f913 	bl	6b0e <_dwt_otpread>
     8e8:	6038      	str	r0, [r7, #0]
    if(DWT_READ_OTP_LID & config)
     8ea:	f014 0020 	ands.w	r0, r4, #32
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
     8ee:	682f      	ldr	r7, [r5, #0]
    if(DWT_READ_OTP_LID & config)
     8f0:	d002      	beq.n	8f8 <dwt_initialise+0x8c>
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
     8f2:	2007      	movs	r0, #7
     8f4:	f006 f90b 	bl	6b0e <_dwt_otpread>
    if(DWT_READ_OTP_BAT & config)
     8f8:	f014 0240 	ands.w	r2, r4, #64	; 0x40
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
     8fc:	6078      	str	r0, [r7, #4]
    if(DWT_READ_OTP_BAT & config)
     8fe:	d04a      	beq.n	996 <dwt_initialise+0x12a>
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
     900:	2008      	movs	r0, #8
     902:	f006 f904 	bl	6b0e <_dwt_otpread>
     906:	682b      	ldr	r3, [r5, #0]
     908:	7218      	strb	r0, [r3, #8]
    if(DWT_READ_OTP_TMP & config)
     90a:	f014 0280 	ands.w	r2, r4, #128	; 0x80
     90e:	d045      	beq.n	99c <dwt_initialise+0x130>
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
     910:	2009      	movs	r0, #9
     912:	f006 f8fc 	bl	6b0e <_dwt_otpread>
     916:	682b      	ldr	r3, [r5, #0]
     918:	7258      	strb	r0, [r3, #9]
    if(!(DWT_DW_WAKE_UP & config))
     91a:	2e00      	cmp	r6, #0
     91c:	d167      	bne.n	9ee <dwt_initialise+0x182>
        if(DWT_LOADUCODE & config)
     91e:	07e2      	lsls	r2, r4, #31
     920:	d53f      	bpl.n	9a2 <dwt_initialise+0x136>
            _dwt_loaducodefromrom();
     922:	f006 f992 	bl	6c4a <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
     926:	682a      	ldr	r2, [r5, #0]
     928:	8ad3      	ldrh	r3, [r2, #22]
     92a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
     92e:	82d3      	strh	r3, [r2, #22]
     930:	e042      	b.n	9b8 <dwt_initialise+0x14c>
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
     932:	f7ff ff77 	bl	824 <dwt_softreset>
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
     936:	4630      	mov	r0, r6
     938:	f006 f921 	bl	6b7e <_dwt_enableclocks>
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
     93c:	2204      	movs	r2, #4
     93e:	4631      	mov	r1, r6
     940:	2024      	movs	r0, #36	; 0x24
     942:	f006 f8b5 	bl	6ab0 <dwt_write8bitoffsetreg>
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
     946:	2004      	movs	r0, #4
     948:	f006 f8e1 	bl	6b0e <_dwt_otpread>
        if((ldo_tune & 0xFF) != 0)
     94c:	b2c0      	uxtb	r0, r0
     94e:	b148      	cbz	r0, 964 <dwt_initialise+0xf8>
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
     950:	2202      	movs	r2, #2
     952:	2112      	movs	r1, #18
     954:	202d      	movs	r0, #45	; 0x2d
     956:	f006 f8ab 	bl	6ab0 <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
     95a:	682a      	ldr	r2, [r5, #0]
     95c:	8ad3      	ldrh	r3, [r2, #22]
     95e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     962:	82d3      	strh	r3, [r2, #22]
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
     964:	201e      	movs	r0, #30
     966:	f006 f8d2 	bl	6b0e <_dwt_otpread>
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
     96a:	682b      	ldr	r3, [r5, #0]
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
     96c:	f010 0f1f 	tst.w	r0, #31
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
     970:	f3c0 2207 	ubfx	r2, r0, #8, #8
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
     974:	bf08      	it	eq
     976:	2010      	moveq	r0, #16
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
     978:	72da      	strb	r2, [r3, #11]
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
     97a:	b2c0      	uxtb	r0, r0
     97c:	f006 f9bd 	bl	6cfa <dwt_setxtaltrim>
     980:	e7ab      	b.n	8da <dwt_initialise+0x6e>
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
     982:	4640      	mov	r0, r8
     984:	f006 f8fb 	bl	6b7e <_dwt_enableclocks>
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
     988:	2204      	movs	r2, #4
     98a:	4641      	mov	r1, r8
     98c:	e78b      	b.n	8a6 <dwt_initialise+0x3a>
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
     98e:	682b      	ldr	r3, [r5, #0]
     990:	2200      	movs	r2, #0
     992:	72da      	strb	r2, [r3, #11]
    if(!(DWT_DW_WAKE_UP & config))
     994:	e7a1      	b.n	8da <dwt_initialise+0x6e>
        pdw1000local->vBatP = 0;
     996:	682b      	ldr	r3, [r5, #0]
     998:	721a      	strb	r2, [r3, #8]
     99a:	e7b6      	b.n	90a <dwt_initialise+0x9e>
        pdw1000local->tempP = 0;
     99c:	682b      	ldr	r3, [r5, #0]
     99e:	725a      	strb	r2, [r3, #9]
     9a0:	e7bb      	b.n	91a <dwt_initialise+0xae>
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
     9a2:	2105      	movs	r1, #5
     9a4:	2036      	movs	r0, #54	; 0x36
     9a6:	f006 f86a 	bl	6a7e <dwt_read16bitoffsetreg>
            rega &= 0xFDFF ; // Clear LDERUN bit
     9aa:	f420 7200 	bic.w	r2, r0, #512	; 0x200
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
     9ae:	b292      	uxth	r2, r2
     9b0:	2105      	movs	r1, #5
     9b2:	2036      	movs	r0, #54	; 0x36
     9b4:	f006 f889 	bl	6aca <dwt_write16bitoffsetreg>
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
     9b8:	2001      	movs	r0, #1
     9ba:	f006 f8e0 	bl	6b7e <_dwt_enableclocks>
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
     9be:	2200      	movs	r2, #0
     9c0:	210a      	movs	r1, #10
     9c2:	202c      	movs	r0, #44	; 0x2c
     9c4:	f006 f874 	bl	6ab0 <dwt_write8bitoffsetreg>
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
     9c8:	2100      	movs	r1, #0
     9ca:	2004      	movs	r0, #4
     9cc:	682c      	ldr	r4, [r5, #0]
     9ce:	f006 f841 	bl	6a54 <dwt_read32bitoffsetreg>
     9d2:	6120      	str	r0, [r4, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
     9d4:	682c      	ldr	r4, [r5, #0]
     9d6:	8a63      	ldrh	r3, [r4, #18]
     9d8:	f003 0303 	and.w	r3, r3, #3
     9dc:	72a3      	strb	r3, [r4, #10]
    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
     9de:	2100      	movs	r1, #0
     9e0:	2008      	movs	r0, #8
     9e2:	f006 f837 	bl	6a54 <dwt_read32bitoffsetreg>
     9e6:	60e0      	str	r0, [r4, #12]
    return DWT_SUCCESS ;
     9e8:	2000      	movs	r0, #0
} // end dwt_initialise()
     9ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
     9ee:	0763      	lsls	r3, r4, #29
     9f0:	d4e2      	bmi.n	9b8 <dwt_initialise+0x14c>
     9f2:	e798      	b.n	926 <dwt_initialise+0xba>
        return DWT_ERROR ;
     9f4:	f04f 30ff 	mov.w	r0, #4294967295
     9f8:	e7f7      	b.n	9ea <dwt_initialise+0x17e>
     9fa:	bf00      	nop
     9fc:	20000000 	.word	0x20000000
     a00:	deca0130 	.word	0xdeca0130
     a04:	000082d1 	.word	0x000082d1

00000a08 <openspi>:

//     return 0;
// }

int openspi(void)
{
     a08:	b530      	push	{r4, r5, lr}
    cs_ctrl = *SPI_CS_CONTROL_PTR_DT(DT_NODELABEL(ieee802154), 2);
     a0a:	4a19      	ldr	r2, [pc, #100]	; (a70 <openspi+0x68>)
     a0c:	4c19      	ldr	r4, [pc, #100]	; (a74 <openspi+0x6c>)
    spi = DEVICE_DT_GET(DT_NODELABEL(spi2));

    spi_cfg->operation = SPI_WORD_SET(8);
    spi_cfg->frequency = 2000000;

    memset(&tx_buf[0], 0, 255);
     a0e:	4d1a      	ldr	r5, [pc, #104]	; (a78 <openspi+0x70>)
    cs_ctrl = *SPI_CS_CONTROL_PTR_DT(DT_NODELABEL(ieee802154), 2);
     a10:	ca07      	ldmia	r2, {r0, r1, r2}
{
     a12:	b085      	sub	sp, #20
    cs_ctrl = *SPI_CS_CONTROL_PTR_DT(DT_NODELABEL(ieee802154), 2);
     a14:	ab01      	add	r3, sp, #4
     a16:	e883 0007 	stmia.w	r3, {r0, r1, r2}
     a1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    spi_cfg = &spi_cfgs[0];
     a1e:	4a17      	ldr	r2, [pc, #92]	; (a7c <openspi+0x74>)
        spi_cfgs[i].cs = &cs_ctrl;
     a20:	4b17      	ldr	r3, [pc, #92]	; (a80 <openspi+0x78>)
    spi_cfg = &spi_cfgs[0];
     a22:	6013      	str	r3, [r2, #0]
    spi = DEVICE_DT_GET(DT_NODELABEL(spi2));
     a24:	4a17      	ldr	r2, [pc, #92]	; (a84 <openspi+0x7c>)
     a26:	4918      	ldr	r1, [pc, #96]	; (a88 <openspi+0x80>)
     a28:	6011      	str	r1, [r2, #0]
    spi_cfg->operation = SPI_WORD_SET(8);
     a2a:	f44f 7280 	mov.w	r2, #256	; 0x100
        spi_cfgs[i].cs = &cs_ctrl;
     a2e:	609c      	str	r4, [r3, #8]
     a30:	615c      	str	r4, [r3, #20]
     a32:	621c      	str	r4, [r3, #32]
     a34:	62dc      	str	r4, [r3, #44]	; 0x2c
    spi_cfg->operation = SPI_WORD_SET(8);
     a36:	809a      	strh	r2, [r3, #4]
    memset(&rx_buf[0], 0, 255);
     a38:	4c14      	ldr	r4, [pc, #80]	; (a8c <openspi+0x84>)
    spi_cfg->frequency = 2000000;
     a3a:	4a15      	ldr	r2, [pc, #84]	; (a90 <openspi+0x88>)
     a3c:	601a      	str	r2, [r3, #0]
    memset(&tx_buf[0], 0, 255);
     a3e:	2100      	movs	r1, #0
     a40:	22ff      	movs	r2, #255	; 0xff
     a42:	4628      	mov	r0, r5
     a44:	f006 fc90 	bl	7368 <memset>
    memset(&rx_buf[0], 0, 255);
     a48:	22ff      	movs	r2, #255	; 0xff
     a4a:	2100      	movs	r1, #0
     a4c:	4620      	mov	r0, r4
     a4e:	f006 fc8b 	bl	7368 <memset>
    bufs[0].buf = &tx_buf[0];
     a52:	4b10      	ldr	r3, [pc, #64]	; (a94 <openspi+0x8c>)
    bufs[1].buf = &rx_buf[0];
    tx.buffers = &bufs[0];
     a54:	4910      	ldr	r1, [pc, #64]	; (a98 <openspi+0x90>)
    rx.buffers = &bufs[1];
     a56:	4a11      	ldr	r2, [pc, #68]	; (a9c <openspi+0x94>)
    bufs[0].buf = &tx_buf[0];
     a58:	601d      	str	r5, [r3, #0]
    bufs[1].buf = &rx_buf[0];
     a5a:	609c      	str	r4, [r3, #8]
    tx.buffers = &bufs[0];
     a5c:	600b      	str	r3, [r1, #0]
    rx.buffers = &bufs[1];
     a5e:	3308      	adds	r3, #8
     a60:	6013      	str	r3, [r2, #0]
    tx.count = 1;
    rx.count = 1;

    return 0;
}
     a62:	2000      	movs	r0, #0
    tx.count = 1;
     a64:	2301      	movs	r3, #1
     a66:	604b      	str	r3, [r1, #4]
    rx.count = 1;
     a68:	6053      	str	r3, [r2, #4]
}
     a6a:	b005      	add	sp, #20
     a6c:	bd30      	pop	{r4, r5, pc}
     a6e:	bf00      	nop
     a70:	00007f20 	.word	0x00007f20
     a74:	20000328 	.word	0x20000328
     a78:	200006bf 	.word	0x200006bf
     a7c:	20000384 	.word	0x20000384
     a80:	20000354 	.word	0x20000354
     a84:	20000388 	.word	0x20000388
     a88:	00007cdc 	.word	0x00007cdc
     a8c:	200005c0 	.word	0x200005c0
     a90:	001e8480 	.word	0x001e8480
     a94:	20000344 	.word	0x20000344
     a98:	2000033c 	.word	0x2000033c
     a9c:	20000334 	.word	0x20000334

00000aa0 <set_spi_speed_slow>:

void set_spi_speed_slow(void)
{
     aa0:	b508      	push	{r3, lr}
    spi_cfg = &spi_cfgs[0];
     aa2:	4a0a      	ldr	r2, [pc, #40]	; (acc <set_spi_speed_slow+0x2c>)
     aa4:	4b0a      	ldr	r3, [pc, #40]	; (ad0 <set_spi_speed_slow+0x30>)
     aa6:	6013      	str	r3, [r2, #0]
    spi_cfg->operation = SPI_WORD_SET(8);
     aa8:	f44f 7280 	mov.w	r2, #256	; 0x100
     aac:	809a      	strh	r2, [r3, #4]
    spi_cfg->frequency = 2000000;
     aae:	4a09      	ldr	r2, [pc, #36]	; (ad4 <set_spi_speed_slow+0x34>)
     ab0:	601a      	str	r2, [r3, #0]

    memset(&tx_buf[0], 0, 255);
     ab2:	2100      	movs	r1, #0
     ab4:	22ff      	movs	r2, #255	; 0xff
     ab6:	4808      	ldr	r0, [pc, #32]	; (ad8 <set_spi_speed_slow+0x38>)
     ab8:	f006 fc56 	bl	7368 <memset>
    memset(&rx_buf[0], 0, 255);
}
     abc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    memset(&rx_buf[0], 0, 255);
     ac0:	4806      	ldr	r0, [pc, #24]	; (adc <set_spi_speed_slow+0x3c>)
     ac2:	22ff      	movs	r2, #255	; 0xff
     ac4:	2100      	movs	r1, #0
     ac6:	f006 bc4f 	b.w	7368 <memset>
     aca:	bf00      	nop
     acc:	20000384 	.word	0x20000384
     ad0:	20000354 	.word	0x20000354
     ad4:	001e8480 	.word	0x001e8480
     ad8:	200006bf 	.word	0x200006bf
     adc:	200005c0 	.word	0x200005c0

00000ae0 <set_spi_speed_fast>:

void set_spi_speed_fast(void)
{
    spi_cfg = &spi_cfgs[1];
     ae0:	4a0a      	ldr	r2, [pc, #40]	; (b0c <set_spi_speed_fast+0x2c>)
    spi_cfg->operation = SPI_WORD_SET(8);
    spi_cfg->frequency = 8000000;

    memset(&tx_buf[0], 0, 255);
     ae2:	480b      	ldr	r0, [pc, #44]	; (b10 <set_spi_speed_fast+0x30>)
{
     ae4:	b508      	push	{r3, lr}
    spi_cfg = &spi_cfgs[1];
     ae6:	4b0b      	ldr	r3, [pc, #44]	; (b14 <set_spi_speed_fast+0x34>)
     ae8:	6013      	str	r3, [r2, #0]
    spi_cfg->operation = SPI_WORD_SET(8);
     aea:	f44f 7280 	mov.w	r2, #256	; 0x100
     aee:	809a      	strh	r2, [r3, #4]
     af0:	3b0c      	subs	r3, #12
    spi_cfg->frequency = 8000000;
     af2:	4a09      	ldr	r2, [pc, #36]	; (b18 <set_spi_speed_fast+0x38>)
     af4:	60da      	str	r2, [r3, #12]
    memset(&tx_buf[0], 0, 255);
     af6:	2100      	movs	r1, #0
     af8:	22ff      	movs	r2, #255	; 0xff
     afa:	f006 fc35 	bl	7368 <memset>
    memset(&rx_buf[0], 0, 255);
}
     afe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    memset(&rx_buf[0], 0, 255);
     b02:	4806      	ldr	r0, [pc, #24]	; (b1c <set_spi_speed_fast+0x3c>)
     b04:	22ff      	movs	r2, #255	; 0xff
     b06:	2100      	movs	r1, #0
     b08:	f006 bc2e 	b.w	7368 <memset>
     b0c:	20000384 	.word	0x20000384
     b10:	200006bf 	.word	0x200006bf
     b14:	20000360 	.word	0x20000360
     b18:	007a1200 	.word	0x007a1200
     b1c:	200005c0 	.word	0x200005c0

00000b20 <writetospi>:
 */
int writetospi(uint16           headerLength,
               const    uint8 * headerBuffer,
               uint32           bodyLength,
               const    uint8 * bodyBuffer)
{
     b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     b24:	461f      	mov	r7, r3
     b26:	4615      	mov	r5, r2
     b28:	4604      	mov	r4, r0
     b2a:	4688      	mov	r8, r1
#if 0
    LOG_HEXDUMP_INF(headerBuffer, headerLength, "writetospi: Header");
    LOG_HEXDUMP_INF(bodyBuffer, bodyLength, "writetospi: Body");
#endif

    stat = decamutexon();
     b2c:	f006 f8ed 	bl	6d0a <decamutexon>

    memcpy(&tx_buf[0], headerBuffer, headerLength);
     b30:	f8df 9040 	ldr.w	r9, [pc, #64]	; b74 <writetospi+0x54>
     b34:	4622      	mov	r2, r4
     b36:	4641      	mov	r1, r8
    stat = decamutexon();
     b38:	4606      	mov	r6, r0
    memcpy(&tx_buf[0], headerBuffer, headerLength);
     b3a:	4648      	mov	r0, r9
     b3c:	f006 fc09 	bl	7352 <memcpy>
    memcpy(&tx_buf[headerLength], bodyBuffer, bodyLength);
     b40:	4639      	mov	r1, r7
     b42:	eb09 0004 	add.w	r0, r9, r4
     b46:	462a      	mov	r2, r5
     b48:	f006 fc03 	bl	7352 <memcpy>

    bufs[0].len = headerLength + bodyLength;
     b4c:	4b0a      	ldr	r3, [pc, #40]	; (b78 <writetospi+0x58>)
     b4e:	442c      	add	r4, r5
     b50:	605c      	str	r4, [r3, #4]
    bufs[1].len = headerLength + bodyLength;
     b52:	60dc      	str	r4, [r3, #12]

    spi_transceive(spi, spi_cfg, &tx, &rx);
     b54:	4b09      	ldr	r3, [pc, #36]	; (b7c <writetospi+0x5c>)
     b56:	6818      	ldr	r0, [r3, #0]
     b58:	4b09      	ldr	r3, [pc, #36]	; (b80 <writetospi+0x60>)
     b5a:	6819      	ldr	r1, [r3, #0]
					const struct spi_buf_set *rx_bufs)
{
	const struct spi_driver_api *api =
		(const struct spi_driver_api *)dev->api;

	return api->transceive(dev, config, tx_bufs, rx_bufs);
     b5c:	6883      	ldr	r3, [r0, #8]
     b5e:	4a09      	ldr	r2, [pc, #36]	; (b84 <writetospi+0x64>)
     b60:	681c      	ldr	r4, [r3, #0]
     b62:	4b09      	ldr	r3, [pc, #36]	; (b88 <writetospi+0x68>)
     b64:	47a0      	blx	r4

    decamutexoff(stat);
     b66:	4630      	mov	r0, r6
     b68:	f006 f8d1 	bl	6d0e <decamutexoff>

    return 0;
}
     b6c:	2000      	movs	r0, #0
     b6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     b72:	bf00      	nop
     b74:	200006bf 	.word	0x200006bf
     b78:	20000344 	.word	0x20000344
     b7c:	20000388 	.word	0x20000388
     b80:	20000384 	.word	0x20000384
     b84:	2000033c 	.word	0x2000033c
     b88:	20000334 	.word	0x20000334

00000b8c <readfromspi>:
 */
int readfromspi(uint16        headerLength,
                const uint8 * headerBuffer,
                uint32        readLength,
                uint8       * readBuffer)
{
     b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     b90:	461f      	mov	r7, r3
     b92:	4604      	mov	r4, r0
     b94:	4689      	mov	r9, r1
     b96:	4615      	mov	r5, r2
    decaIrqStatus_t  stat;

    stat = decamutexon();
     b98:	f006 f8b7 	bl	6d0a <decamutexon>

    memset(&tx_buf[0], 0, headerLength + readLength);
     b9c:	f8df a050 	ldr.w	sl, [pc, #80]	; bf0 <readfromspi+0x64>
     ba0:	eb04 0805 	add.w	r8, r4, r5
     ba4:	4642      	mov	r2, r8
    stat = decamutexon();
     ba6:	4606      	mov	r6, r0
    memset(&tx_buf[0], 0, headerLength + readLength);
     ba8:	2100      	movs	r1, #0
     baa:	4650      	mov	r0, sl
     bac:	f006 fbdc 	bl	7368 <memset>
    memcpy(&tx_buf[0], headerBuffer, headerLength);
     bb0:	4649      	mov	r1, r9
     bb2:	4622      	mov	r2, r4
     bb4:	4650      	mov	r0, sl
     bb6:	f006 fbcc 	bl	7352 <memcpy>

    bufs[0].len = headerLength + readLength;
     bba:	4b0e      	ldr	r3, [pc, #56]	; (bf4 <readfromspi+0x68>)
     bbc:	f8c3 8004 	str.w	r8, [r3, #4]
    bufs[1].len = headerLength + readLength;
     bc0:	f8c3 800c 	str.w	r8, [r3, #12]

    spi_transceive(spi, spi_cfg, &tx, &rx);
     bc4:	4b0c      	ldr	r3, [pc, #48]	; (bf8 <readfromspi+0x6c>)
     bc6:	6818      	ldr	r0, [r3, #0]
     bc8:	4b0c      	ldr	r3, [pc, #48]	; (bfc <readfromspi+0x70>)
     bca:	6819      	ldr	r1, [r3, #0]
     bcc:	6883      	ldr	r3, [r0, #8]
     bce:	4a0c      	ldr	r2, [pc, #48]	; (c00 <readfromspi+0x74>)
     bd0:	f8d3 8000 	ldr.w	r8, [r3]
     bd4:	4b0b      	ldr	r3, [pc, #44]	; (c04 <readfromspi+0x78>)
     bd6:	47c0      	blx	r8

    memcpy(readBuffer, rx_buf + headerLength, readLength);
     bd8:	490b      	ldr	r1, [pc, #44]	; (c08 <readfromspi+0x7c>)
     bda:	462a      	mov	r2, r5
     bdc:	4421      	add	r1, r4
     bde:	4638      	mov	r0, r7
     be0:	f006 fbb7 	bl	7352 <memcpy>

    decamutexoff(stat);
     be4:	4630      	mov	r0, r6
     be6:	f006 f892 	bl	6d0e <decamutexoff>
    LOG_HEXDUMP_INF(headerBuffer, headerLength, "readfromspi: Header");
    LOG_HEXDUMP_INF(readBuffer, readLength, "readfromspi: Body");
#endif

    return 0;
}
     bea:	2000      	movs	r0, #0
     bec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     bf0:	200006bf 	.word	0x200006bf
     bf4:	20000344 	.word	0x20000344
     bf8:	20000388 	.word	0x20000388
     bfc:	20000384 	.word	0x20000384
     c00:	2000033c 	.word	0x2000033c
     c04:	20000334 	.word	0x20000334
     c08:	200005c0 	.word	0x200005c0

00000c0c <port_set_deca_isr>:
 * @param deca_isr function pointer to DW1000 interrupt handler to install
 *
 * @return none
 */
void port_set_deca_isr(port_deca_isr_t deca_isr)
{
     c0c:	b580      	push	{r7, lr}
     c0e:	b082      	sub	sp, #8
     c10:	af00      	add	r7, sp, #0
     c12:	6078      	str	r0, [r7, #4]
    printk("%s: Binding to GPIO0 and pin %d\n", __func__, GPIO_PIN);
     c14:	2213      	movs	r2, #19
     c16:	4916      	ldr	r1, [pc, #88]	; (c70 <port_set_deca_isr+0x64>)
     c18:	4816      	ldr	r0, [pc, #88]	; (c74 <port_set_deca_isr+0x68>)
     c1a:	f006 f91d 	bl	6e58 <printk>
    // gpio_dev = device_get_binding(DT_LABEL(DT_NODELABEL(gpio0))); // changed 10/23/23
    gpio_dev = DEVICE_DT_GET(DT_NODELABEL(gpio0));
     c1e:	4b16      	ldr	r3, [pc, #88]	; (c78 <port_set_deca_isr+0x6c>)
     c20:	4a16      	ldr	r2, [pc, #88]	; (c7c <port_set_deca_isr+0x70>)
     c22:	601a      	str	r2, [r3, #0]
    if (!gpio_dev) {
     c24:	4b14      	ldr	r3, [pc, #80]	; (c78 <port_set_deca_isr+0x6c>)
     c26:	681b      	ldr	r3, [r3, #0]
     c28:	2b00      	cmp	r3, #0
     c2a:	d103      	bne.n	c34 <port_set_deca_isr+0x28>
        printk("error\n");
     c2c:	4814      	ldr	r0, [pc, #80]	; (c80 <port_set_deca_isr+0x74>)
     c2e:	f006 f913 	bl	6e58 <printk>
        return;
     c32:	e01a      	b.n	c6a <port_set_deca_isr+0x5e>
    }

    /* Decawave interrupt */
    gpio_pin_configure(gpio_dev, GPIO_PIN, (GPIO_INPUT | GPIO_FLAGS));
     c34:	4b10      	ldr	r3, [pc, #64]	; (c78 <port_set_deca_isr+0x6c>)
     c36:	681b      	ldr	r3, [r3, #0]
     c38:	4a12      	ldr	r2, [pc, #72]	; (c84 <port_set_deca_isr+0x78>)
     c3a:	2113      	movs	r1, #19
     c3c:	4618      	mov	r0, r3
     c3e:	f006 f88f 	bl	6d60 <gpio_pin_configure.isra.0>

    gpio_init_callback(&gpio_cb, (gpio_callback_handler_t)(deca_isr), BIT(GPIO_PIN));
     c42:	f44f 2200 	mov.w	r2, #524288	; 0x80000
     c46:	6879      	ldr	r1, [r7, #4]
     c48:	480f      	ldr	r0, [pc, #60]	; (c88 <port_set_deca_isr+0x7c>)
     c4a:	f006 f880 	bl	6d4e <gpio_init_callback>

    gpio_add_callback(gpio_dev, &gpio_cb);
     c4e:	4b0a      	ldr	r3, [pc, #40]	; (c78 <port_set_deca_isr+0x6c>)
     c50:	681b      	ldr	r3, [r3, #0]
     c52:	490d      	ldr	r1, [pc, #52]	; (c88 <port_set_deca_isr+0x7c>)
     c54:	4618      	mov	r0, r3
     c56:	f006 f87d 	bl	6d54 <gpio_add_callback.isra.0>

    gpio_pin_interrupt_configure(gpio_dev, GPIO_PIN, GPIO_INT_EDGE_RISING);
     c5a:	4b07      	ldr	r3, [pc, #28]	; (c78 <port_set_deca_isr+0x6c>)
     c5c:	681b      	ldr	r3, [r3, #0]
     c5e:	f04f 62a8 	mov.w	r2, #88080384	; 0x5400000
     c62:	2113      	movs	r1, #19
     c64:	4618      	mov	r0, r3
     c66:	f006 f897 	bl	6d98 <gpio_pin_interrupt_configure.isra.0>
}
     c6a:	3708      	adds	r7, #8
     c6c:	46bd      	mov	sp, r7
     c6e:	bd80      	pop	{r7, pc}
     c70:	0000830a 	.word	0x0000830a
     c74:	00007f2c 	.word	0x00007f2c
     c78:	20000398 	.word	0x20000398
     c7c:	00007ca4 	.word	0x00007ca4
     c80:	00007f50 	.word	0x00007f50
     c84:	00010011 	.word	0x00010011
     c88:	2000038c 	.word	0x2000038c

00000c8c <rx_error_callback>:
    printk("rx timeout callback\n");
}

static void rx_error_callback(const dwt_cb_data_t *cb_data)
{
    printk("rx error callback\n");
     c8c:	4801      	ldr	r0, [pc, #4]	; (c94 <rx_error_callback+0x8>)
     c8e:	f006 b8e3 	b.w	6e58 <printk>
     c92:	bf00      	nop
     c94:	0000831c 	.word	0x0000831c

00000c98 <rx_timeout_callback>:
    printk("rx timeout callback\n");
     c98:	4801      	ldr	r0, [pc, #4]	; (ca0 <rx_timeout_callback+0x8>)
     c9a:	f006 b8dd 	b.w	6e58 <printk>
     c9e:	bf00      	nop
     ca0:	0000832f 	.word	0x0000832f

00000ca4 <rx_ok_callback>:
    printk("rx ok callback\n");
     ca4:	4801      	ldr	r0, [pc, #4]	; (cac <rx_ok_callback+0x8>)
     ca6:	f006 b8d7 	b.w	6e58 <printk>
     caa:	bf00      	nop
     cac:	00008344 	.word	0x00008344

00000cb0 <tx_done_callback>:
}

static void tx_done_callback(const dwt_cb_data_t *cb_data)
{
    printk("tx done callback\n");
     cb0:	4801      	ldr	r0, [pc, #4]	; (cb8 <tx_done_callback+0x8>)
     cb2:	f006 b8d1 	b.w	6e58 <printk>
     cb6:	bf00      	nop
     cb8:	00008354 	.word	0x00008354

00000cbc <test_isr>:
    printk("test isr\n");
     cbc:	4801      	ldr	r0, [pc, #4]	; (cc4 <test_isr+0x8>)
     cbe:	f006 b8cb 	b.w	6e58 <printk>
     cc2:	bf00      	nop
     cc4:	00008366 	.word	0x00008366

00000cc8 <uwb_init>:
{
     cc8:	b510      	push	{r4, lr}
    if (openspi() != DWT_SUCCESS)
     cca:	f7ff fe9d 	bl	a08 <openspi>
     cce:	bb10      	cbnz	r0, d16 <uwb_init+0x4e>
    port_set_dw1000_slowrate();
     cd0:	f006 f831 	bl	6d36 <port_set_dw1000_slowrate>
    if (dwt_initialise(DWT_LOADUCODE) != DWT_SUCCESS)
     cd4:	2001      	movs	r0, #1
     cd6:	f7ff fdc9 	bl	86c <dwt_initialise>
     cda:	4604      	mov	r4, r0
     cdc:	b9f0      	cbnz	r0, d1c <uwb_init+0x54>
    port_set_dw1000_fastrate();
     cde:	f006 f830 	bl	6d42 <port_set_dw1000_fastrate>
    dwt_configure(&dwt_config);
     ce2:	4810      	ldr	r0, [pc, #64]	; (d24 <uwb_init+0x5c>)
     ce4:	f7ff fba4 	bl	430 <dwt_configure>
    dwt_settxantennadelay(TX_ANTENNA_DELAY);
     ce8:	f244 0034 	movw	r0, #16436	; 0x4034
     cec:	f005 feff 	bl	6aee <dwt_settxantennadelay>
    dwt_setrxantennadelay(RX_ANTENNA_DELAY);
     cf0:	f244 0034 	movw	r0, #16436	; 0x4034
     cf4:	f005 fef5 	bl	6ae2 <dwt_setrxantennadelay>
    port_set_deca_isr(test_isr);
     cf8:	480b      	ldr	r0, [pc, #44]	; (d28 <uwb_init+0x60>)
     cfa:	f7ff ff87 	bl	c0c <port_set_deca_isr>
    dwt_setcallbacks(&tx_done_callback, &rx_ok_callback, &rx_timeout_callback, &rx_error_callback);
     cfe:	490b      	ldr	r1, [pc, #44]	; (d2c <uwb_init+0x64>)
     d00:	480b      	ldr	r0, [pc, #44]	; (d30 <uwb_init+0x68>)
     d02:	4b0c      	ldr	r3, [pc, #48]	; (d34 <uwb_init+0x6c>)
     d04:	4a0c      	ldr	r2, [pc, #48]	; (d38 <uwb_init+0x70>)
     d06:	f7ff fc97 	bl	638 <dwt_setcallbacks>
    dwt_setinterrupt(DWT_INT_TFRS
     d0a:	480c      	ldr	r0, [pc, #48]	; (d3c <uwb_init+0x74>)
     d0c:	2102      	movs	r1, #2
     d0e:	f005 ffca 	bl	6ca6 <dwt_setinterrupt>
}
     d12:	4620      	mov	r0, r4
     d14:	bd10      	pop	{r4, pc}
        return -1;
     d16:	f04f 34ff 	mov.w	r4, #4294967295
     d1a:	e7fa      	b.n	d12 <uwb_init+0x4a>
        return -2;
     d1c:	f06f 0401 	mvn.w	r4, #1
     d20:	e7f7      	b.n	d12 <uwb_init+0x4a>
     d22:	bf00      	nop
     d24:	20000174 	.word	0x20000174
     d28:	00000cbd 	.word	0x00000cbd
     d2c:	00000ca5 	.word	0x00000ca5
     d30:	00000cb1 	.word	0x00000cb1
     d34:	00000c8d 	.word	0x00000c8d
     d38:	00000c99 	.word	0x00000c99
     d3c:	0423d080 	.word	0x0423d080

00000d40 <cbvprintf_package>:
	return cb(str, strl, ctx);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
     d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     d44:	b091      	sub	sp, #68	; 0x44
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
	bool is_str_arg = false;
	union cbprintf_package_hdr *pkg_hdr = packaged;

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
     d46:	0784      	lsls	r4, r0, #30
{
     d48:	9300      	str	r3, [sp, #0]
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
     d4a:	f002 0304 	and.w	r3, r2, #4
     d4e:	9302      	str	r3, [sp, #8]
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     d50:	f3c2 03c2 	ubfx	r3, r2, #3, #3
     d54:	f103 0301 	add.w	r3, r3, #1
     d58:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
{
     d5c:	9203      	str	r2, [sp, #12]
     d5e:	4605      	mov	r5, r0
     d60:	460e      	mov	r6, r1
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     d62:	9305      	str	r3, [sp, #20]
	if ((uintptr_t)packaged % sizeof(void *)) {
     d64:	f040 81be 	bne.w	10e4 <CONFIG_FPROTECT_BLOCK_SIZE+0xe4>
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * multiple of pointer size for the above to preserve alignment.
	 *
	 * Refer to union cbprintf_package_hdr for more details.
	 */
	buf += sizeof(*pkg_hdr);
     d68:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
     d6a:	b130      	cbz	r0, d7a <cbvprintf_package+0x3a>

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
     d6c:	2907      	cmp	r1, #7
     d6e:	d809      	bhi.n	d84 <cbvprintf_package+0x44>
		return -ENOSPC;
     d70:	f06f 001b 	mvn.w	r0, #27
	return BUF_OFFSET;

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
     d74:	b011      	add	sp, #68	; 0x44
     d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
     d7a:	f001 0607 	and.w	r6, r1, #7
     d7e:	1d34      	adds	r4, r6, #4
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
     d80:	f1c6 0608 	rsb	r6, r6, #8
	s = fmt--;
     d84:	9b00      	ldr	r3, [sp, #0]
	unsigned int s_ro_cnt = 0; /* number of ro strings */
     d86:	f04f 0900 	mov.w	r9, #0
	s = fmt--;
     d8a:	1e59      	subs	r1, r3, #1
	align = VA_STACK_ALIGN(char *);
     d8c:	f04f 0a04 	mov.w	sl, #4
	int arg_idx	      = -1; /* Argument index. Preincremented thus starting from -1.*/
     d90:	f04f 33ff 	mov.w	r3, #4294967295
     d94:	9301      	str	r3, [sp, #4]
	unsigned int s_rw_cnt = 0; /* number of rw strings */
     d96:	f8cd 9010 	str.w	r9, [sp, #16]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
     d9a:	464f      	mov	r7, r9
	bool parsing = false;
     d9c:	46cb      	mov	fp, r9
	size = sizeof(char *);
     d9e:	4653      	mov	r3, sl
			if (buf0 != NULL) {
     da0:	b10d      	cbz	r5, da6 <cbvprintf_package+0x66>
				*(const char **)buf = s;
     da2:	9a00      	ldr	r2, [sp, #0]
     da4:	6022      	str	r2, [r4, #0]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     da6:	9805      	ldr	r0, [sp, #20]
     da8:	2800      	cmp	r0, #0
     daa:	f300 80eb 	bgt.w	f84 <cbvprintf_package+0x244>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
     dae:	489a      	ldr	r0, [pc, #616]	; (1018 <CONFIG_FPROTECT_BLOCK_SIZE+0x18>)
     db0:	9a00      	ldr	r2, [sp, #0]
     db2:	4282      	cmp	r2, r0
     db4:	d303      	bcc.n	dbe <cbvprintf_package+0x7e>
     db6:	4899      	ldr	r0, [pc, #612]	; (101c <CONFIG_FPROTECT_BLOCK_SIZE+0x1c>)
     db8:	4282      	cmp	r2, r0
     dba:	f0c0 80e3 	bcc.w	f84 <cbvprintf_package+0x244>
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     dbe:	9a03      	ldr	r2, [sp, #12]
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     dc0:	eba4 0e05 	sub.w	lr, r4, r5
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     dc4:	0792      	lsls	r2, r2, #30
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     dc6:	ea4f 009e 	mov.w	r0, lr, lsr #2
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     dca:	f100 8106 	bmi.w	fda <cbvprintf_package+0x29a>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
     dce:	2f0f      	cmp	r7, #15
     dd0:	f200 80b4 	bhi.w	f3c <cbvprintf_package+0x1fc>
				if (buf0 != NULL) {
     dd4:	2d00      	cmp	r5, #0
     dd6:	f000 8108 	beq.w	fea <cbvprintf_package+0x2aa>
					str_ptr_pos[s_idx] = s_ptr_idx;
     dda:	f107 0240 	add.w	r2, r7, #64	; 0x40
     dde:	eb0d 0c02 	add.w	ip, sp, r2
					str_ptr_arg[s_idx] = arg_idx;
     de2:	9a01      	ldr	r2, [sp, #4]
					str_ptr_pos[s_idx] = s_ptr_idx;
     de4:	f80c 0c20 	strb.w	r0, [ip, #-32]
					str_ptr_arg[s_idx] = arg_idx;
     de8:	f80c 2c10 	strb.w	r2, [ip, #-16]
						s_rw_cnt++;
     dec:	9804      	ldr	r0, [sp, #16]
     dee:	3001      	adds	r0, #1
     df0:	9004      	str	r0, [sp, #16]
     df2:	e0ea      	b.n	fca <cbvprintf_package+0x28a>
			switch (*fmt) {
     df4:	287a      	cmp	r0, #122	; 0x7a
     df6:	d860      	bhi.n	eba <cbvprintf_package+0x17a>
     df8:	284b      	cmp	r0, #75	; 0x4b
     dfa:	d80e      	bhi.n	e1a <cbvprintf_package+0xda>
     dfc:	2847      	cmp	r0, #71	; 0x47
     dfe:	d85c      	bhi.n	eba <cbvprintf_package+0x17a>
     e00:	2829      	cmp	r0, #41	; 0x29
     e02:	d82f      	bhi.n	e64 <cbvprintf_package+0x124>
     e04:	2825      	cmp	r0, #37	; 0x25
     e06:	d055      	beq.n	eb4 <cbvprintf_package+0x174>
     e08:	d857      	bhi.n	eba <cbvprintf_package+0x17a>
     e0a:	2820      	cmp	r0, #32
     e0c:	d07d      	beq.n	f0a <cbvprintf_package+0x1ca>
     e0e:	3823      	subs	r0, #35	; 0x23
     e10:	f1d0 0b00 	rsbs	fp, r0, #0
     e14:	eb4b 0b00 	adc.w	fp, fp, r0
     e18:	e077      	b.n	f0a <cbvprintf_package+0x1ca>
     e1a:	f1a0 0c4c 	sub.w	ip, r0, #76	; 0x4c
     e1e:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
     e22:	d84a      	bhi.n	eba <cbvprintf_package+0x17a>
     e24:	e8df f00c 	tbb	[pc, ip]
     e28:	49494971 	.word	0x49494971
     e2c:	49494949 	.word	0x49494949
     e30:	49494949 	.word	0x49494949
     e34:	4949494c 	.word	0x4949494c
     e38:	49494949 	.word	0x49494949
     e3c:	4c495a49 	.word	0x4c495a49
     e40:	5a5a5a4c 	.word	0x5a5a5a4c
     e44:	496e4c71 	.word	0x496e4c71
     e48:	4c184971 	.word	0x4c184971
     e4c:	83494918 	.word	0x83494918
     e50:	49494c80 	.word	0x49494c80
     e54:	494c      	.short	0x494c
     e56:	80          	.byte	0x80
     e57:	00          	.byte	0x00
     e58:	2000      	movs	r0, #0
     e5a:	f04f 0b00 	mov.w	fp, #0
				align = VA_STACK_ALIGN(void *);
     e5e:	f04f 0a04 	mov.w	sl, #4
     e62:	e039      	b.n	ed8 <cbvprintf_package+0x198>
			switch (*fmt) {
     e64:	f1a0 0c2a 	sub.w	ip, r0, #42	; 0x2a
     e68:	fa5f fc8c 	uxtb.w	ip, ip
     e6c:	2201      	movs	r2, #1
     e6e:	fa02 fc0c 	lsl.w	ip, r2, ip
     e72:	ea1c 0f0e 	tst.w	ip, lr
     e76:	d148      	bne.n	f0a <cbvprintf_package+0x1ca>
     e78:	f01c 5062 	ands.w	r0, ip, #947912704	; 0x38800000
     e7c:	d12e      	bne.n	edc <cbvprintf_package+0x19c>
     e7e:	ea1c 0b02 	ands.w	fp, ip, r2
     e82:	d042      	beq.n	f0a <cbvprintf_package+0x1ca>
		buf = (void *) ROUND_UP(buf, align);
     e84:	3c01      	subs	r4, #1
     e86:	4454      	add	r4, sl
     e88:	f1ca 0c00 	rsb	ip, sl, #0
     e8c:	ea04 040c 	and.w	r4, r4, ip
		if (buf0 != NULL && BUF_OFFSET + size > len) {
     e90:	2d00      	cmp	r5, #0
     e92:	d061      	beq.n	f58 <cbvprintf_package+0x218>
     e94:	eba3 0c05 	sub.w	ip, r3, r5
     e98:	44a4      	add	ip, r4
     e9a:	45b4      	cmp	ip, r6
     e9c:	f63f af68 	bhi.w	d70 <cbvprintf_package+0x30>
		if (is_str_arg) {
     ea0:	2800      	cmp	r0, #0
     ea2:	d168      	bne.n	f76 <cbvprintf_package+0x236>
		} else if (size == sizeof(int)) {
     ea4:	2b04      	cmp	r3, #4
     ea6:	d147      	bne.n	f38 <cbvprintf_package+0x1f8>
			int v = va_arg(ap, int);
     ea8:	f858 3b04 	ldr.w	r3, [r8], #4
				*(int *)buf = v;
     eac:	6023      	str	r3, [r4, #0]
			buf += sizeof(int);
     eae:	3404      	adds	r4, #4
     eb0:	2304      	movs	r3, #4
     eb2:	e02a      	b.n	f0a <cbvprintf_package+0x1ca>
				arg_idx--;
     eb4:	9a01      	ldr	r2, [sp, #4]
     eb6:	3a01      	subs	r2, #1
     eb8:	9201      	str	r2, [sp, #4]
				parsing = false;
     eba:	f04f 0b00 	mov.w	fp, #0
				continue;
     ebe:	e024      	b.n	f0a <cbvprintf_package+0x1ca>
				if (fmt[-1] == 'l') {
     ec0:	f811 0c01 	ldrb.w	r0, [r1, #-1]
     ec4:	286c      	cmp	r0, #108	; 0x6c
     ec6:	d134      	bne.n	f32 <cbvprintf_package+0x1f2>
					if (fmt[-2] == 'l') {
     ec8:	f811 3c02 	ldrb.w	r3, [r1, #-2]
     ecc:	2000      	movs	r0, #0
     ece:	2b6c      	cmp	r3, #108	; 0x6c
				parsing = false;
     ed0:	4683      	mov	fp, r0
					if (fmt[-2] == 'l') {
     ed2:	d1c4      	bne.n	e5e <cbvprintf_package+0x11e>
						align = VA_STACK_ALIGN(long long);
     ed4:	f04f 0a08 	mov.w	sl, #8
				size = sizeof(void *);
     ed8:	4653      	mov	r3, sl
     eda:	e7d3      	b.n	e84 <cbvprintf_package+0x144>
					v.ld = va_arg(ap, long double);
     edc:	f108 0807 	add.w	r8, r8, #7
     ee0:	f028 0807 	bic.w	r8, r8, #7
				buf = (void *) ROUND_UP(buf, align);
     ee4:	3407      	adds	r4, #7
					v.ld = va_arg(ap, long double);
     ee6:	e8f8 ab02 	ldrd	sl, fp, [r8], #8
				buf = (void *) ROUND_UP(buf, align);
     eea:	f024 0407 	bic.w	r4, r4, #7
				if (buf0 != NULL) {
     eee:	b135      	cbz	r5, efe <cbvprintf_package+0x1be>
					if (BUF_OFFSET + size > len) {
     ef0:	9806      	ldr	r0, [sp, #24]
     ef2:	4420      	add	r0, r4
     ef4:	42b0      	cmp	r0, r6
     ef6:	f63f af3b 	bhi.w	d70 <cbvprintf_package+0x30>
						*(long double *)buf = v.ld;
     efa:	e9c4 ab00 	strd	sl, fp, [r4]
				buf += size;
     efe:	3408      	adds	r4, #8
				parsing = false;
     f00:	f04f 0b00 	mov.w	fp, #0
			switch (*fmt) {
     f04:	f04f 0a08 	mov.w	sl, #8
     f08:	4653      	mov	r3, sl
			if (*++fmt == '\0') {
     f0a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
     f0e:	2800      	cmp	r0, #0
     f10:	d078      	beq.n	1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>
			if (!parsing) {
     f12:	f1bb 0f00 	cmp.w	fp, #0
     f16:	f47f af6d 	bne.w	df4 <cbvprintf_package+0xb4>
				if (*fmt == '%') {
     f1a:	2825      	cmp	r0, #37	; 0x25
     f1c:	d1f5      	bne.n	f0a <cbvprintf_package+0x1ca>
					arg_idx++;
     f1e:	9b01      	ldr	r3, [sp, #4]
     f20:	3301      	adds	r3, #1
     f22:	9301      	str	r3, [sp, #4]
					parsing = true;
     f24:	f04f 0b01 	mov.w	fp, #1
				align = VA_STACK_ALIGN(size_t);
     f28:	f04f 0a04 	mov.w	sl, #4
     f2c:	e7ec      	b.n	f08 <cbvprintf_package+0x1c8>
			switch (*fmt) {
     f2e:	4658      	mov	r0, fp
     f30:	e793      	b.n	e5a <cbvprintf_package+0x11a>
     f32:	2000      	movs	r0, #0
				parsing = false;
     f34:	4683      	mov	fp, r0
     f36:	e7a5      	b.n	e84 <cbvprintf_package+0x144>
		} else if (size == sizeof(long long)) {
     f38:	2b08      	cmp	r3, #8
     f3a:	d002      	beq.n	f42 <cbvprintf_package+0x202>
					return -EINVAL;
     f3c:	f06f 0015 	mvn.w	r0, #21
     f40:	e718      	b.n	d74 <cbvprintf_package+0x34>
			long long v = va_arg(ap, long long);
     f42:	f108 0807 	add.w	r8, r8, #7
     f46:	f028 0807 	bic.w	r8, r8, #7
     f4a:	e8f8 2302 	ldrd	r2, r3, [r8], #8
					*(long long *)buf = v;
     f4e:	e9c4 2300 	strd	r2, r3, [r4]
			buf += sizeof(long long);
     f52:	3408      	adds	r4, #8
     f54:	2308      	movs	r3, #8
     f56:	e7d8      	b.n	f0a <cbvprintf_package+0x1ca>
		if (is_str_arg) {
     f58:	b968      	cbnz	r0, f76 <cbvprintf_package+0x236>
		} else if (size == sizeof(int)) {
     f5a:	2b04      	cmp	r3, #4
     f5c:	d102      	bne.n	f64 <cbvprintf_package+0x224>
			int v = va_arg(ap, int);
     f5e:	f108 0804 	add.w	r8, r8, #4
			if (buf0 != NULL) {
     f62:	e7a4      	b.n	eae <cbvprintf_package+0x16e>
		} else if (size == sizeof(long long)) {
     f64:	2b08      	cmp	r3, #8
     f66:	d1e9      	bne.n	f3c <cbvprintf_package+0x1fc>
			long long v = va_arg(ap, long long);
     f68:	f108 0807 	add.w	r8, r8, #7
     f6c:	f028 0807 	bic.w	r8, r8, #7
     f70:	f108 0808 	add.w	r8, r8, #8
			if (buf0 != NULL) {
     f74:	e7ed      	b.n	f52 <cbvprintf_package+0x212>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     f76:	9a05      	ldr	r2, [sp, #20]
     f78:	3a01      	subs	r2, #1
     f7a:	9205      	str	r2, [sp, #20]
			s = va_arg(ap, char *);
     f7c:	f858 2b04 	ldr.w	r2, [r8], #4
     f80:	9200      	str	r2, [sp, #0]
     f82:	e70d      	b.n	da0 <cbvprintf_package+0x60>
			if (is_ro && !do_ro) {
     f84:	9a03      	ldr	r2, [sp, #12]
     f86:	0790      	lsls	r0, r2, #30
     f88:	d520      	bpl.n	fcc <cbvprintf_package+0x28c>
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     f8a:	eba4 0e05 	sub.w	lr, r4, r5
     f8e:	ea4f 009e 	mov.w	r0, lr, lsr #2
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     f92:	f04f 0c01 	mov.w	ip, #1
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     f96:	f5be 7f00 	cmp.w	lr, #512	; 0x200
     f9a:	d2cf      	bcs.n	f3c <cbvprintf_package+0x1fc>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
     f9c:	2f0f      	cmp	r7, #15
     f9e:	d8cd      	bhi.n	f3c <cbvprintf_package+0x1fc>
				if (buf0 != NULL) {
     fa0:	b1f5      	cbz	r5, fe0 <cbvprintf_package+0x2a0>
					str_ptr_pos[s_idx] = s_ptr_idx;
     fa2:	f107 0240 	add.w	r2, r7, #64	; 0x40
     fa6:	eb0d 0e02 	add.w	lr, sp, r2
     faa:	b2c0      	uxtb	r0, r0
					str_ptr_arg[s_idx] = arg_idx;
     fac:	9a01      	ldr	r2, [sp, #4]
					str_ptr_pos[s_idx] = s_ptr_idx;
     fae:	f80e 0c20 	strb.w	r0, [lr, #-32]
					str_ptr_arg[s_idx] = arg_idx;
     fb2:	f80e 2c10 	strb.w	r2, [lr, #-16]
					if (is_ro) {
     fb6:	f1bc 0f00 	cmp.w	ip, #0
     fba:	f43f af17 	beq.w	dec <cbvprintf_package+0xac>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
     fbe:	f060 007f 	orn	r0, r0, #127	; 0x7f
     fc2:	f80e 0c20 	strb.w	r0, [lr, #-32]
						s_ro_cnt++;
     fc6:	f109 0901 	add.w	r9, r9, #1
				s_idx++;
     fca:	3701      	adds	r7, #1
					if (BUF_OFFSET + size > len) {
     fcc:	f1c5 0208 	rsb	r2, r5, #8
			buf += sizeof(char *);
     fd0:	3404      	adds	r4, #4
					if (BUF_OFFSET + size > len) {
     fd2:	9206      	str	r2, [sp, #24]
			switch (*fmt) {
     fd4:	f64f 7eda 	movw	lr, #65498	; 0xffda
     fd8:	e797      	b.n	f0a <cbvprintf_package+0x1ca>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     fda:	f04f 0c00 	mov.w	ip, #0
     fde:	e7da      	b.n	f96 <cbvprintf_package+0x256>
				} else if (is_ro) {
     fe0:	f1bc 0f00 	cmp.w	ip, #0
     fe4:	d001      	beq.n	fea <cbvprintf_package+0x2aa>
					len += 1;
     fe6:	3601      	adds	r6, #1
     fe8:	e7ef      	b.n	fca <cbvprintf_package+0x28a>
				} else if (rws_pos_en) {
     fea:	9802      	ldr	r0, [sp, #8]
					len += 2;
     fec:	3602      	adds	r6, #2
				} else if (rws_pos_en) {
     fee:	2800      	cmp	r0, #0
     ff0:	d1eb      	bne.n	fca <cbvprintf_package+0x28a>
					len += strlen(s) + 1 + 1;
     ff2:	9800      	ldr	r0, [sp, #0]
     ff4:	e9cd 3106 	strd	r3, r1, [sp, #24]
     ff8:	f006 f99b 	bl	7332 <strlen>
     ffc:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
    1000:	4406      	add	r6, r0
    1002:	e7e2      	b.n	fca <cbvprintf_package+0x28a>
	if (BUF_OFFSET / sizeof(int) > 255) {
    1004:	1b63      	subs	r3, r4, r5
    1006:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    100a:	d297      	bcs.n	f3c <cbvprintf_package+0x1fc>
	if (buf0 == NULL) {
    100c:	b945      	cbnz	r5, 1020 <CONFIG_FPROTECT_BLOCK_SIZE+0x20>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
    100e:	f1a6 0408 	sub.w	r4, r6, #8
    1012:	18e0      	adds	r0, r4, r3
    1014:	e6ae      	b.n	d74 <cbvprintf_package+0x34>
    1016:	bf00      	nop
    1018:	00007c30 	.word	0x00007c30
    101c:	00008bcc 	.word	0x00008bcc
	if (rws_pos_en) {
    1020:	9a02      	ldr	r2, [sp, #8]
	*(char **)buf0 = NULL;
    1022:	6028      	str	r0, [r5, #0]
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
    1024:	089b      	lsrs	r3, r3, #2
    1026:	702b      	strb	r3, [r5, #0]
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
    1028:	f89d 3010 	ldrb.w	r3, [sp, #16]
	if (rws_pos_en) {
    102c:	b1c2      	cbz	r2, 1060 <CONFIG_FPROTECT_BLOCK_SIZE+0x60>
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
    102e:	70eb      	strb	r3, [r5, #3]
	pkg_hdr->desc.ro_str_cnt = s_ro_cnt;
    1030:	f885 9002 	strb.w	r9, [r5, #2]
	if (s_ro_cnt) {
    1034:	f1b9 0f00 	cmp.w	r9, #0
    1038:	d005      	beq.n	1046 <CONFIG_FPROTECT_BLOCK_SIZE+0x46>
    103a:	a808      	add	r0, sp, #32
		for (i = 0; i < s_idx; i++) {
    103c:	2200      	movs	r2, #0
			if (BUF_OFFSET + 1 > len) {
    103e:	f1c5 0c01 	rsb	ip, r5, #1
		for (i = 0; i < s_idx; i++) {
    1042:	4297      	cmp	r7, r2
    1044:	d10e      	bne.n	1064 <CONFIG_FPROTECT_BLOCK_SIZE+0x64>
		if (BUF_OFFSET + 1 + size > len) {
    1046:	f1c5 0301 	rsb	r3, r5, #1
    104a:	f10d 0820 	add.w	r8, sp, #32
			*buf++ = str_ptr_arg[i];
    104e:	f04f 0a00 	mov.w	sl, #0
		if (BUF_OFFSET + 1 + size > len) {
    1052:	9301      	str	r3, [sp, #4]
			*buf++ = str_ptr_arg[i];
    1054:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
	for (i = 0; i < s_idx; i++) {
    1058:	4557      	cmp	r7, sl
    105a:	d112      	bne.n	1082 <CONFIG_FPROTECT_BLOCK_SIZE+0x82>
	return BUF_OFFSET;
    105c:	1b60      	subs	r0, r4, r5
    105e:	e689      	b.n	d74 <cbvprintf_package+0x34>
		pkg_hdr->desc.str_cnt = s_rw_cnt;
    1060:	706b      	strb	r3, [r5, #1]
		pkg_hdr->desc.rw_str_cnt = 0;
    1062:	e7e5      	b.n	1030 <CONFIG_FPROTECT_BLOCK_SIZE+0x30>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
    1064:	f810 3b01 	ldrb.w	r3, [r0], #1
    1068:	0619      	lsls	r1, r3, #24
    106a:	d508      	bpl.n	107e <CONFIG_FPROTECT_BLOCK_SIZE+0x7e>
			if (BUF_OFFSET + 1 > len) {
    106c:	eb04 0e0c 	add.w	lr, r4, ip
    1070:	45b6      	cmp	lr, r6
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
    1072:	f003 037f 	and.w	r3, r3, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
    1076:	f63f ae7b 	bhi.w	d70 <cbvprintf_package+0x30>
			*buf++ = pos;
    107a:	f804 3b01 	strb.w	r3, [r4], #1
		for (i = 0; i < s_idx; i++) {
    107e:	3201      	adds	r2, #1
    1080:	e7df      	b.n	1042 <CONFIG_FPROTECT_BLOCK_SIZE+0x42>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
    1082:	f1b9 0f00 	cmp.w	r9, #0
    1086:	d003      	beq.n	1090 <CONFIG_FPROTECT_BLOCK_SIZE+0x90>
    1088:	f998 2000 	ldrsb.w	r2, [r8]
    108c:	2a00      	cmp	r2, #0
    108e:	db17      	blt.n	10c0 <CONFIG_FPROTECT_BLOCK_SIZE+0xc0>
		if (rws_pos_en) {
    1090:	9b02      	ldr	r3, [sp, #8]
    1092:	b1d3      	cbz	r3, 10ca <CONFIG_FPROTECT_BLOCK_SIZE+0xca>
			*buf++ = str_ptr_arg[i];
    1094:	f81a 200b 	ldrb.w	r2, [sl, fp]
    1098:	f804 2b01 	strb.w	r2, [r4], #1
			size = 0;
    109c:	2200      	movs	r2, #0
		if (BUF_OFFSET + 1 + size > len) {
    109e:	9b01      	ldr	r3, [sp, #4]
    10a0:	1898      	adds	r0, r3, r2
    10a2:	4420      	add	r0, r4
    10a4:	42b0      	cmp	r0, r6
    10a6:	f63f ae63 	bhi.w	d70 <cbvprintf_package+0x30>
		*buf++ = str_ptr_pos[i];
    10aa:	f898 0000 	ldrb.w	r0, [r8]
    10ae:	f804 0b01 	strb.w	r0, [r4], #1
		memcpy(buf, s, size);
    10b2:	9900      	ldr	r1, [sp, #0]
    10b4:	9203      	str	r2, [sp, #12]
    10b6:	4620      	mov	r0, r4
    10b8:	f006 f94b 	bl	7352 <memcpy>
		buf += size;
    10bc:	9a03      	ldr	r2, [sp, #12]
    10be:	4414      	add	r4, r2
	for (i = 0; i < s_idx; i++) {
    10c0:	f10a 0a01 	add.w	sl, sl, #1
    10c4:	f108 0801 	add.w	r8, r8, #1
    10c8:	e7c6      	b.n	1058 <CONFIG_FPROTECT_BLOCK_SIZE+0x58>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
    10ca:	f898 2000 	ldrb.w	r2, [r8]
    10ce:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
    10d2:	9300      	str	r3, [sp, #0]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
    10d4:	9b02      	ldr	r3, [sp, #8]
    10d6:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
			size = strlen(s) + 1;
    10da:	9800      	ldr	r0, [sp, #0]
    10dc:	f006 f929 	bl	7332 <strlen>
    10e0:	1c42      	adds	r2, r0, #1
    10e2:	e7dc      	b.n	109e <CONFIG_FPROTECT_BLOCK_SIZE+0x9e>
		return -EFAULT;
    10e4:	f06f 000d 	mvn.w	r0, #13
    10e8:	e644      	b.n	d74 <cbvprintf_package+0x34>
    10ea:	bf00      	nop

000010ec <__printk_hook_install>:
 * routine that outputs one ASCII character at a time.
 * @param fn putc routine to install
 */
void __printk_hook_install(int (*fn)(int c))
{
	_char_out = fn;
    10ec:	4b01      	ldr	r3, [pc, #4]	; (10f4 <__printk_hook_install+0x8>)
    10ee:	6018      	str	r0, [r3, #0]
}
    10f0:	4770      	bx	lr
    10f2:	bf00      	nop
    10f4:	20000004 	.word	0x20000004

000010f8 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    10f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    10fc:	8b05      	ldrh	r5, [r0, #24]
{
    10fe:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1100:	0728      	lsls	r0, r5, #28
{
    1102:	4690      	mov	r8, r2
	if (processing) {
    1104:	d411      	bmi.n	112a <process_event+0x32>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
    1106:	2902      	cmp	r1, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1108:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
    110c:	f040 80cd 	bne.w	12aa <process_event+0x1b2>
			evt = process_recheck(mgr);
    1110:	4620      	mov	r0, r4
    1112:	f005 feb8 	bl	6e86 <process_recheck>
		}

		if (evt == EVT_NOP) {
    1116:	b178      	cbz	r0, 1138 <process_event+0x40>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
    1118:	3801      	subs	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    111a:	8b21      	ldrh	r1, [r4, #24]
    111c:	2804      	cmp	r0, #4
    111e:	d811      	bhi.n	1144 <process_event+0x4c>
    1120:	e8df f000 	tbb	[pc, r0]
    1124:	856d10c3 	.word	0x856d10c3
    1128:	95          	.byte	0x95
    1129:	00          	.byte	0x00
		if (evt == EVT_COMPLETE) {
    112a:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    112c:	bf0c      	ite	eq
    112e:	f045 0510 	orreq.w	r5, r5, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1132:	f045 0520 	orrne.w	r5, r5, #32
    1136:	8325      	strh	r5, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    1138:	f388 8811 	msr	BASEPRI, r8
    113c:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    1140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1144:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1148:	45aa      	cmp	sl, r5
    114a:	f000 80a6 	beq.w	129a <process_event+0x1a2>
	 * a memory barrier when used like this, and we don't have a
	 * Zephyr framework for that.
	 */
	atomic_clear(&l->locked);
#endif
	arch_irq_unlock(key.key);
    114e:	2700      	movs	r7, #0
    1150:	46b9      	mov	r9, r7
    1152:	463e      	mov	r6, r7
    1154:	68a3      	ldr	r3, [r4, #8]
    1156:	2b00      	cmp	r3, #0
    1158:	f000 80bd 	beq.w	12d6 <process_event+0x1de>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    115c:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    1160:	8321      	strh	r1, [r4, #24]
    1162:	f388 8811 	msr	BASEPRI, r8
    1166:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    116a:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    116c:	2900      	cmp	r1, #0
    116e:	f000 80bb 	beq.w	12e8 <process_event+0x1f0>
	return node->next;
    1172:	680d      	ldr	r5, [r1, #0]
    1174:	2900      	cmp	r1, #0
    1176:	f000 80b7 	beq.w	12e8 <process_event+0x1f0>
		mon->callback(mgr, mon, state, res);
    117a:	f8d1 8004 	ldr.w	r8, [r1, #4]
    117e:	4633      	mov	r3, r6
    1180:	4652      	mov	r2, sl
    1182:	4620      	mov	r0, r4
    1184:	47c0      	blx	r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1186:	2d00      	cmp	r5, #0
    1188:	d076      	beq.n	1278 <process_event+0x180>
    118a:	682b      	ldr	r3, [r5, #0]
    118c:	4629      	mov	r1, r5
    118e:	461d      	mov	r5, r3
    1190:	e7f0      	b.n	1174 <process_event+0x7c>
    1192:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    1196:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    1198:	2a01      	cmp	r2, #1
    119a:	d81b      	bhi.n	11d4 <process_event+0xdc>
	list->head = NULL;
    119c:	2200      	movs	r2, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    119e:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
    11a2:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
    11a4:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    11a6:	b289      	uxth	r1, r1
	list->tail = NULL;
    11a8:	e9c4 2200 	strd	r2, r2, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    11ac:	d109      	bne.n	11c2 <process_event+0xca>
    11ae:	463b      	mov	r3, r7
    11b0:	e003      	b.n	11ba <process_event+0xc2>
				mgr->refs += 1U;
    11b2:	8b62      	ldrh	r2, [r4, #26]
    11b4:	3201      	adds	r2, #1
    11b6:	8362      	strh	r2, [r4, #26]
	return node->next;
    11b8:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    11ba:	2b00      	cmp	r3, #0
    11bc:	d1f9      	bne.n	11b2 <process_event+0xba>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    11be:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    11c2:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    11c4:	4620      	mov	r0, r4
    11c6:	f005 fe5e 	bl	6e86 <process_recheck>
    11ca:	2800      	cmp	r0, #0
    11cc:	d07b      	beq.n	12c6 <process_event+0x1ce>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    11ce:	f041 0120 	orr.w	r1, r1, #32
    11d2:	e077      	b.n	12c4 <process_event+0x1cc>
	} else if (state == ONOFF_STATE_TO_OFF) {
    11d4:	2b04      	cmp	r3, #4
    11d6:	d10a      	bne.n	11ee <process_event+0xf6>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    11d8:	f021 0107 	bic.w	r1, r1, #7
    11dc:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
    11de:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    11e0:	4620      	mov	r0, r4
    11e2:	f005 fe50 	bl	6e86 <process_recheck>
    11e6:	b110      	cbz	r0, 11ee <process_event+0xf6>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    11e8:	f041 0120 	orr.w	r1, r1, #32
    11ec:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    11ee:	8b21      	ldrh	r1, [r4, #24]
    11f0:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    11f4:	45aa      	cmp	sl, r5
    11f6:	d050      	beq.n	129a <process_event+0x1a2>
    11f8:	2700      	movs	r7, #0
		onoff_transition_fn transit = NULL;
    11fa:	46b9      	mov	r9, r7
    11fc:	e7aa      	b.n	1154 <process_event+0x5c>
			transit = mgr->transitions->start;
    11fe:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1200:	f021 0107 	bic.w	r1, r1, #7
    1204:	f041 0106 	orr.w	r1, r1, #6
				   && !sys_slist_is_empty(&mgr->monitors);
    1208:	2d06      	cmp	r5, #6
			transit = mgr->transitions->start;
    120a:	f8d3 9000 	ldr.w	r9, [r3]
	mgr->flags = (state & ONOFF_STATE_MASK)
    120e:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    1210:	d12d      	bne.n	126e <process_event+0x176>
		    || (transit != NULL)) {
    1212:	f1b9 0f00 	cmp.w	r9, #0
    1216:	d040      	beq.n	129a <process_event+0x1a2>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    1218:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    121c:	8321      	strh	r1, [r4, #24]
    121e:	f388 8811 	msr	BASEPRI, r8
    1222:	f3bf 8f6f 	isb	sy
				transit(mgr, transition_complete);
    1226:	493a      	ldr	r1, [pc, #232]	; (1310 <process_event+0x218>)
    1228:	4620      	mov	r0, r4
    122a:	47c8      	blx	r9
    122c:	e029      	b.n	1282 <process_event+0x18a>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    122e:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->stop;
    1232:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1234:	f041 0104 	orr.w	r1, r1, #4
    1238:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
    123a:	2d04      	cmp	r5, #4
			transit = mgr->transitions->stop;
    123c:	f8d3 9004 	ldr.w	r9, [r3, #4]
	mgr->flags = (state & ONOFF_STATE_MASK)
    1240:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    1242:	d0e6      	beq.n	1212 <process_event+0x11a>
    1244:	2700      	movs	r7, #0
		res = 0;
    1246:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1248:	f04f 0a04 	mov.w	sl, #4
    124c:	e782      	b.n	1154 <process_event+0x5c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    124e:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->reset;
    1252:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1254:	f041 0105 	orr.w	r1, r1, #5
    1258:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
    125a:	2d05      	cmp	r5, #5
			transit = mgr->transitions->reset;
    125c:	f8d3 9008 	ldr.w	r9, [r3, #8]
	mgr->flags = (state & ONOFF_STATE_MASK)
    1260:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    1262:	d0d6      	beq.n	1212 <process_event+0x11a>
    1264:	2700      	movs	r7, #0
		res = 0;
    1266:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1268:	f04f 0a05 	mov.w	sl, #5
    126c:	e772      	b.n	1154 <process_event+0x5c>
				   && !sys_slist_is_empty(&mgr->monitors);
    126e:	2700      	movs	r7, #0
		res = 0;
    1270:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1272:	f04f 0a06 	mov.w	sl, #6
    1276:	e76d      	b.n	1154 <process_event+0x5c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1278:	462b      	mov	r3, r5
    127a:	e787      	b.n	118c <process_event+0x94>
			if (transit != NULL) {
    127c:	f1b9 0f00 	cmp.w	r9, #0
    1280:	d1d1      	bne.n	1226 <process_event+0x12e>
	__asm__ volatile(
    1282:	f04f 0320 	mov.w	r3, #32
    1286:	f3ef 8811 	mrs	r8, BASEPRI
    128a:	f383 8812 	msr	BASEPRI_MAX, r3
    128e:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    1292:	8b23      	ldrh	r3, [r4, #24]
    1294:	f023 0308 	bic.w	r3, r3, #8
    1298:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    129a:	8b25      	ldrh	r5, [r4, #24]
    129c:	06ea      	lsls	r2, r5, #27
    129e:	d52e      	bpl.n	12fe <process_event+0x206>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    12a0:	f025 0310 	bic.w	r3, r5, #16
    12a4:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
    12a6:	f005 0507 	and.w	r5, r5, #7
			res = mgr->last_res;
    12aa:	6966      	ldr	r6, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    12ac:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
    12ae:	2e00      	cmp	r6, #0
    12b0:	f6bf af6f 	bge.w	1192 <process_event+0x9a>
	list->head = NULL;
    12b4:	2300      	movs	r3, #0
		*clients = mgr->clients;
    12b6:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
    12b8:	e9c4 3300 	strd	r3, r3, [r4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    12bc:	f021 0107 	bic.w	r1, r1, #7
    12c0:	f041 0101 	orr.w	r1, r1, #1
			mgr->flags |= ONOFF_FLAG_RECHECK;
    12c4:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    12c6:	8b21      	ldrh	r1, [r4, #24]
    12c8:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    12cc:	45aa      	cmp	sl, r5
    12ce:	f04f 0900 	mov.w	r9, #0
    12d2:	f47f af3f 	bne.w	1154 <process_event+0x5c>
		    || !sys_slist_is_empty(&clients)
    12d6:	2f00      	cmp	r7, #0
    12d8:	d09b      	beq.n	1212 <process_event+0x11a>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    12da:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    12de:	8321      	strh	r1, [r4, #24]
	__asm__ volatile(
    12e0:	f388 8811 	msr	BASEPRI, r8
    12e4:	f3bf 8f6f 	isb	sy
			if (!sys_slist_is_empty(&clients)) {
    12e8:	2f00      	cmp	r7, #0
    12ea:	d0c7      	beq.n	127c <process_event+0x184>
	return node->next;
    12ec:	683d      	ldr	r5, [r7, #0]
		notify_one(mgr, cli, state, res);
    12ee:	4639      	mov	r1, r7
    12f0:	4633      	mov	r3, r6
    12f2:	4652      	mov	r2, sl
    12f4:	4620      	mov	r0, r4
    12f6:	f005 fdf2 	bl	6ede <notify_one>
	list->head = node;
    12fa:	462f      	mov	r7, r5
	while (!sys_slist_is_empty(list)) {
    12fc:	e7f4      	b.n	12e8 <process_event+0x1f0>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    12fe:	06ab      	lsls	r3, r5, #26
    1300:	f57f af1a 	bpl.w	1138 <process_event+0x40>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    1304:	f025 0320 	bic.w	r3, r5, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    1308:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
    130a:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
    130e:	e6ff      	b.n	1110 <process_event+0x18>
    1310:	00006f0b 	.word	0x00006f0b

00001314 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
    1314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1318:	b09f      	sub	sp, #124	; 0x7c
    131a:	4682      	mov	sl, r0
    131c:	9103      	str	r1, [sp, #12]
    131e:	4616      	mov	r6, r2
    1320:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    1322:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    1324:	7830      	ldrb	r0, [r6, #0]
    1326:	b910      	cbnz	r0, 132e <z_cbvprintf_impl+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
    1328:	4628      	mov	r0, r5
    132a:	f000 bd8b 	b.w	1e44 <z_cbvprintf_impl+0xb30>
			OUTC(*fp++);
    132e:	1c73      	adds	r3, r6, #1
		if (*fp != '%') {
    1330:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
    1332:	9306      	str	r3, [sp, #24]
		if (*fp != '%') {
    1334:	d006      	beq.n	1344 <z_cbvprintf_impl+0x30>
			OUTC(*fp++);
    1336:	9903      	ldr	r1, [sp, #12]
			OUTC('%');
    1338:	47d0      	blx	sl
    133a:	2800      	cmp	r0, #0
    133c:	f2c0 8582 	blt.w	1e44 <z_cbvprintf_impl+0xb30>
    1340:	3501      	adds	r5, #1
		if (bps == NULL) {
    1342:	e22b      	b.n	179c <z_cbvprintf_impl+0x488>
		} state = {
    1344:	2218      	movs	r2, #24
    1346:	2100      	movs	r1, #0
    1348:	a810      	add	r0, sp, #64	; 0x40
    134a:	f006 f80d 	bl	7368 <memset>
	if (*sp == '%') {
    134e:	7873      	ldrb	r3, [r6, #1]
    1350:	2b25      	cmp	r3, #37	; 0x25
    1352:	d07d      	beq.n	1450 <z_cbvprintf_impl+0x13c>
    1354:	2300      	movs	r3, #0
    1356:	1c70      	adds	r0, r6, #1
    1358:	4698      	mov	r8, r3
    135a:	469e      	mov	lr, r3
    135c:	469c      	mov	ip, r3
    135e:	461f      	mov	r7, r3
    1360:	4601      	mov	r1, r0
		switch (*sp) {
    1362:	f810 2b01 	ldrb.w	r2, [r0], #1
    1366:	2a2b      	cmp	r2, #43	; 0x2b
    1368:	f000 80a1 	beq.w	14ae <z_cbvprintf_impl+0x19a>
    136c:	f200 8098 	bhi.w	14a0 <z_cbvprintf_impl+0x18c>
    1370:	2a20      	cmp	r2, #32
    1372:	f000 809f 	beq.w	14b4 <z_cbvprintf_impl+0x1a0>
    1376:	2a23      	cmp	r2, #35	; 0x23
    1378:	f000 809f 	beq.w	14ba <z_cbvprintf_impl+0x1a6>
    137c:	b12b      	cbz	r3, 138a <z_cbvprintf_impl+0x76>
    137e:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    1382:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1386:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    138a:	f1b8 0f00 	cmp.w	r8, #0
    138e:	d005      	beq.n	139c <z_cbvprintf_impl+0x88>
    1390:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    1394:	f043 0320 	orr.w	r3, r3, #32
    1398:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    139c:	f1be 0f00 	cmp.w	lr, #0
    13a0:	d005      	beq.n	13ae <z_cbvprintf_impl+0x9a>
    13a2:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    13a6:	f043 0310 	orr.w	r3, r3, #16
    13aa:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    13ae:	f1bc 0f00 	cmp.w	ip, #0
    13b2:	d005      	beq.n	13c0 <z_cbvprintf_impl+0xac>
    13b4:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    13b8:	f043 0308 	orr.w	r3, r3, #8
    13bc:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    13c0:	b12f      	cbz	r7, 13ce <z_cbvprintf_impl+0xba>
    13c2:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    13c6:	f043 0304 	orr.w	r3, r3, #4
    13ca:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	if (conv->flag_zero && conv->flag_dash) {
    13ce:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    13d2:	f003 0044 	and.w	r0, r3, #68	; 0x44
    13d6:	2844      	cmp	r0, #68	; 0x44
    13d8:	d103      	bne.n	13e2 <z_cbvprintf_impl+0xce>
		conv->flag_zero = false;
    13da:	f36f 1386 	bfc	r3, #6, #1
    13de:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	conv->width_present = true;
    13e2:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
	if (*sp == '*') {
    13e6:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
    13e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    13ec:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	if (*sp == '*') {
    13f0:	d17f      	bne.n	14f2 <z_cbvprintf_impl+0x1de>
		conv->width_star = true;
    13f2:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    13f6:	f042 0201 	orr.w	r2, r2, #1
		return ++sp;
    13fa:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
    13fc:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
	conv->prec_present = (*sp == '.');
    1400:	781a      	ldrb	r2, [r3, #0]
    1402:	2a2e      	cmp	r2, #46	; 0x2e
    1404:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    1408:	bf0c      	ite	eq
    140a:	2101      	moveq	r1, #1
    140c:	2100      	movne	r1, #0
    140e:	f361 0241 	bfi	r2, r1, #1, #1
    1412:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
	if (!conv->prec_present) {
    1416:	d178      	bne.n	150a <z_cbvprintf_impl+0x1f6>
	if (*sp == '*') {
    1418:	785a      	ldrb	r2, [r3, #1]
    141a:	2a2a      	cmp	r2, #42	; 0x2a
    141c:	d06e      	beq.n	14fc <z_cbvprintf_impl+0x1e8>
	++sp;
    141e:	3301      	adds	r3, #1
	size_t val = 0;
    1420:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    1422:	f04f 0c0a 	mov.w	ip, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    1426:	4619      	mov	r1, r3
    1428:	f811 0b01 	ldrb.w	r0, [r1], #1
    142c:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
    1430:	2f09      	cmp	r7, #9
    1432:	f240 80af 	bls.w	1594 <z_cbvprintf_impl+0x280>
	conv->unsupported |= ((conv->prec_value < 0)
    1436:	f89d 1048 	ldrb.w	r1, [sp, #72]	; 0x48
	conv->prec_value = prec;
    143a:	9214      	str	r2, [sp, #80]	; 0x50
	conv->unsupported |= ((conv->prec_value < 0)
    143c:	f3c1 0040 	ubfx	r0, r1, #1, #1
    1440:	ea40 70d2 	orr.w	r0, r0, r2, lsr #31
    1444:	460a      	mov	r2, r1
    1446:	f360 0241 	bfi	r2, r0, #1, #1
    144a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
	return sp;
    144e:	e05c      	b.n	150a <z_cbvprintf_impl+0x1f6>
		conv->specifier = *sp++;
    1450:	1cb2      	adds	r2, r6, #2
    1452:	9206      	str	r2, [sp, #24]
    1454:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
		if (conv->width_star) {
    1458:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    145c:	07df      	lsls	r7, r3, #31
    145e:	f140 8154 	bpl.w	170a <z_cbvprintf_impl+0x3f6>
			width = va_arg(ap, int);
    1462:	f854 2b04 	ldr.w	r2, [r4], #4
    1466:	9204      	str	r2, [sp, #16]
			if (width < 0) {
    1468:	2a00      	cmp	r2, #0
    146a:	da08      	bge.n	147e <z_cbvprintf_impl+0x16a>
				conv->flag_dash = true;
    146c:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
    1470:	f042 0204 	orr.w	r2, r2, #4
    1474:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
				width = -width;
    1478:	9a04      	ldr	r2, [sp, #16]
    147a:	4252      	negs	r2, r2
		int width = -1;
    147c:	9204      	str	r2, [sp, #16]
		if (conv->prec_star) {
    147e:	0758      	lsls	r0, r3, #29
    1480:	f140 814b 	bpl.w	171a <z_cbvprintf_impl+0x406>
			int arg = va_arg(ap, int);
    1484:	f854 7b04 	ldr.w	r7, [r4], #4
			if (arg < 0) {
    1488:	2f00      	cmp	r7, #0
    148a:	f280 814a 	bge.w	1722 <z_cbvprintf_impl+0x40e>
				conv->prec_present = false;
    148e:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    1492:	f36f 0341 	bfc	r3, #1, #1
    1496:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
		int precision = -1;
    149a:	f04f 37ff 	mov.w	r7, #4294967295
    149e:	e140      	b.n	1722 <z_cbvprintf_impl+0x40e>
		switch (*sp) {
    14a0:	2a2d      	cmp	r2, #45	; 0x2d
    14a2:	d00d      	beq.n	14c0 <z_cbvprintf_impl+0x1ac>
    14a4:	2a30      	cmp	r2, #48	; 0x30
    14a6:	f47f af69 	bne.w	137c <z_cbvprintf_impl+0x68>
    14aa:	2301      	movs	r3, #1
	} while (loop);
    14ac:	e758      	b.n	1360 <z_cbvprintf_impl+0x4c>
		switch (*sp) {
    14ae:	f04f 0c01 	mov.w	ip, #1
    14b2:	e755      	b.n	1360 <z_cbvprintf_impl+0x4c>
    14b4:	f04f 0e01 	mov.w	lr, #1
    14b8:	e752      	b.n	1360 <z_cbvprintf_impl+0x4c>
    14ba:	f04f 0801 	mov.w	r8, #1
    14be:	e74f      	b.n	1360 <z_cbvprintf_impl+0x4c>
    14c0:	2701      	movs	r7, #1
    14c2:	e74d      	b.n	1360 <z_cbvprintf_impl+0x4c>
		val = 10U * val + *sp++ - '0';
    14c4:	fb0e 7202 	mla	r2, lr, r2, r7
    14c8:	3a30      	subs	r2, #48	; 0x30
    14ca:	4603      	mov	r3, r0
    14cc:	4618      	mov	r0, r3
    14ce:	f810 7b01 	ldrb.w	r7, [r0], #1
    14d2:	f1a7 0c30 	sub.w	ip, r7, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
    14d6:	f1bc 0f09 	cmp.w	ip, #9
    14da:	d9f3      	bls.n	14c4 <z_cbvprintf_impl+0x1b0>
	if (sp != wp) {
    14dc:	4299      	cmp	r1, r3
    14de:	d08f      	beq.n	1400 <z_cbvprintf_impl+0xec>
		conv->unsupported |= ((conv->width_value < 0)
    14e0:	f89d 1048 	ldrb.w	r1, [sp, #72]	; 0x48
		conv->width_value = width;
    14e4:	9213      	str	r2, [sp, #76]	; 0x4c
				      || (width != (size_t)conv->width_value));
    14e6:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    14e8:	f362 0141 	bfi	r1, r2, #1, #1
    14ec:	f88d 1048 	strb.w	r1, [sp, #72]	; 0x48
    14f0:	e786      	b.n	1400 <z_cbvprintf_impl+0xec>
    14f2:	460b      	mov	r3, r1
	size_t val = 0;
    14f4:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    14f6:	f04f 0e0a 	mov.w	lr, #10
    14fa:	e7e7      	b.n	14cc <z_cbvprintf_impl+0x1b8>
		conv->prec_star = true;
    14fc:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    1500:	f042 0204 	orr.w	r2, r2, #4
    1504:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
		return ++sp;
    1508:	3302      	adds	r3, #2
	switch (*sp) {
    150a:	781a      	ldrb	r2, [r3, #0]
    150c:	2a6c      	cmp	r2, #108	; 0x6c
    150e:	d061      	beq.n	15d4 <z_cbvprintf_impl+0x2c0>
    1510:	d845      	bhi.n	159e <z_cbvprintf_impl+0x28a>
    1512:	2a68      	cmp	r2, #104	; 0x68
    1514:	d04b      	beq.n	15ae <z_cbvprintf_impl+0x29a>
    1516:	2a6a      	cmp	r2, #106	; 0x6a
    1518:	d065      	beq.n	15e6 <z_cbvprintf_impl+0x2d2>
    151a:	2a4c      	cmp	r2, #76	; 0x4c
    151c:	d06b      	beq.n	15f6 <z_cbvprintf_impl+0x2e2>
	conv->specifier = *sp++;
    151e:	f813 2b01 	ldrb.w	r2, [r3], #1
    1522:	9306      	str	r3, [sp, #24]
	switch (conv->specifier) {
    1524:	2a78      	cmp	r2, #120	; 0x78
	conv->specifier = *sp++;
    1526:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
	switch (conv->specifier) {
    152a:	f200 80ad 	bhi.w	1688 <z_cbvprintf_impl+0x374>
    152e:	2a6d      	cmp	r2, #109	; 0x6d
    1530:	d86e      	bhi.n	1610 <z_cbvprintf_impl+0x2fc>
    1532:	2a69      	cmp	r2, #105	; 0x69
    1534:	f200 80a8 	bhi.w	1688 <z_cbvprintf_impl+0x374>
    1538:	2a57      	cmp	r2, #87	; 0x57
    153a:	f200 8088 	bhi.w	164e <z_cbvprintf_impl+0x33a>
    153e:	2a41      	cmp	r2, #65	; 0x41
    1540:	d004      	beq.n	154c <z_cbvprintf_impl+0x238>
    1542:	f1a2 0345 	sub.w	r3, r2, #69	; 0x45
    1546:	2b02      	cmp	r3, #2
    1548:	f200 809e 	bhi.w	1688 <z_cbvprintf_impl+0x374>
		conv->specifier_cat = SPECIFIER_FP;
    154c:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
			|| (conv->specifier == 'A');
    1550:	f002 02df 	and.w	r2, r2, #223	; 0xdf
		conv->specifier_cat = SPECIFIER_FP;
    1554:	2104      	movs	r1, #4
			|| (conv->specifier == 'A');
    1556:	f1a2 0841 	sub.w	r8, r2, #65	; 0x41
		conv->specifier_cat = SPECIFIER_FP;
    155a:	f361 0302 	bfi	r3, r1, #0, #3
			|| (conv->specifier == 'A');
    155e:	f1d8 0200 	rsbs	r2, r8, #0
		conv->specifier_a = (conv->specifier == 'a')
    1562:	f89d 1049 	ldrb.w	r1, [sp, #73]	; 0x49
		conv->specifier_cat = SPECIFIER_FP;
    1566:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
			|| (conv->specifier == 'A');
    156a:	eb42 0208 	adc.w	r2, r2, r8
		conv->specifier_a = (conv->specifier == 'a')
    156e:	f362 11c7 	bfi	r1, r2, #7, #1
		if (conv->specifier_a
    1572:	060a      	lsls	r2, r1, #24
		conv->specifier_a = (conv->specifier == 'a')
    1574:	f88d 1049 	strb.w	r1, [sp, #73]	; 0x49
		if (conv->specifier_a
    1578:	b2cb      	uxtb	r3, r1
    157a:	f100 80c4 	bmi.w	1706 <z_cbvprintf_impl+0x3f2>
		if (conv->length_mod == LENGTH_L) {
    157e:	f003 0278 	and.w	r2, r3, #120	; 0x78
    1582:	2a18      	cmp	r2, #24
    1584:	f040 80ae 	bne.w	16e4 <z_cbvprintf_impl+0x3d0>
			conv->length_mod = LENGTH_NONE;
    1588:	f36f 03c6 	bfc	r3, #3, #4
    158c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
	bool unsupported = false;
    1590:	2300      	movs	r3, #0
    1592:	e09d      	b.n	16d0 <z_cbvprintf_impl+0x3bc>
		val = 10U * val + *sp++ - '0';
    1594:	fb0c 0202 	mla	r2, ip, r2, r0
    1598:	3a30      	subs	r2, #48	; 0x30
    159a:	460b      	mov	r3, r1
    159c:	e743      	b.n	1426 <z_cbvprintf_impl+0x112>
	switch (*sp) {
    159e:	2a74      	cmp	r2, #116	; 0x74
    15a0:	d025      	beq.n	15ee <z_cbvprintf_impl+0x2da>
    15a2:	2a7a      	cmp	r2, #122	; 0x7a
    15a4:	d1bb      	bne.n	151e <z_cbvprintf_impl+0x20a>
		conv->length_mod = LENGTH_Z;
    15a6:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    15aa:	2106      	movs	r1, #6
    15ac:	e00c      	b.n	15c8 <z_cbvprintf_impl+0x2b4>
		if (*++sp == 'h') {
    15ae:	785a      	ldrb	r2, [r3, #1]
    15b0:	2a68      	cmp	r2, #104	; 0x68
    15b2:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    15b6:	d106      	bne.n	15c6 <z_cbvprintf_impl+0x2b2>
			conv->length_mod = LENGTH_HH;
    15b8:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    15ba:	f361 02c6 	bfi	r2, r1, #3, #4
    15be:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
			++sp;
    15c2:	3302      	adds	r3, #2
    15c4:	e7ab      	b.n	151e <z_cbvprintf_impl+0x20a>
			conv->length_mod = LENGTH_H;
    15c6:	2102      	movs	r1, #2
    15c8:	f361 02c6 	bfi	r2, r1, #3, #4
    15cc:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
		if (*++sp == 'h') {
    15d0:	3301      	adds	r3, #1
    15d2:	e7a4      	b.n	151e <z_cbvprintf_impl+0x20a>
		if (*++sp == 'l') {
    15d4:	785a      	ldrb	r2, [r3, #1]
    15d6:	2a6c      	cmp	r2, #108	; 0x6c
    15d8:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    15dc:	d101      	bne.n	15e2 <z_cbvprintf_impl+0x2ce>
			conv->length_mod = LENGTH_LL;
    15de:	2104      	movs	r1, #4
    15e0:	e7eb      	b.n	15ba <z_cbvprintf_impl+0x2a6>
			conv->length_mod = LENGTH_L;
    15e2:	2103      	movs	r1, #3
    15e4:	e7f0      	b.n	15c8 <z_cbvprintf_impl+0x2b4>
		conv->length_mod = LENGTH_J;
    15e6:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    15ea:	2105      	movs	r1, #5
    15ec:	e7ec      	b.n	15c8 <z_cbvprintf_impl+0x2b4>
		conv->length_mod = LENGTH_T;
    15ee:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    15f2:	2107      	movs	r1, #7
    15f4:	e7e8      	b.n	15c8 <z_cbvprintf_impl+0x2b4>
		conv->unsupported = true;
    15f6:	f8bd 2048 	ldrh.w	r2, [sp, #72]	; 0x48
    15fa:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
    15fe:	f022 0202 	bic.w	r2, r2, #2
    1602:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    1606:	f042 0202 	orr.w	r2, r2, #2
    160a:	f8ad 2048 	strh.w	r2, [sp, #72]	; 0x48
		break;
    160e:	e7df      	b.n	15d0 <z_cbvprintf_impl+0x2bc>
	switch (conv->specifier) {
    1610:	3a6e      	subs	r2, #110	; 0x6e
    1612:	b2d3      	uxtb	r3, r2
    1614:	2201      	movs	r2, #1
    1616:	409a      	lsls	r2, r3
    1618:	f240 4382 	movw	r3, #1154	; 0x482
    161c:	421a      	tst	r2, r3
    161e:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    1622:	d138      	bne.n	1696 <z_cbvprintf_impl+0x382>
    1624:	f012 0f24 	tst.w	r2, #36	; 0x24
    1628:	d160      	bne.n	16ec <z_cbvprintf_impl+0x3d8>
    162a:	07d1      	lsls	r1, r2, #31
    162c:	d52c      	bpl.n	1688 <z_cbvprintf_impl+0x374>
		conv->specifier_cat = SPECIFIER_PTR;
    162e:	f89d 204a 	ldrb.w	r2, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    1632:	f003 0378 	and.w	r3, r3, #120	; 0x78
    1636:	f1a3 0c40 	sub.w	ip, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
    163a:	2103      	movs	r1, #3
    163c:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    1640:	f1dc 0300 	rsbs	r3, ip, #0
		conv->specifier_cat = SPECIFIER_PTR;
    1644:	f88d 204a 	strb.w	r2, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    1648:	eb43 030c 	adc.w	r3, r3, ip
    164c:	e040      	b.n	16d0 <z_cbvprintf_impl+0x3bc>
	switch (conv->specifier) {
    164e:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
    1652:	b2c9      	uxtb	r1, r1
    1654:	2001      	movs	r0, #1
    1656:	fa00 f101 	lsl.w	r1, r0, r1
    165a:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    165e:	f47f af75 	bne.w	154c <z_cbvprintf_impl+0x238>
    1662:	f640 0301 	movw	r3, #2049	; 0x801
    1666:	4219      	tst	r1, r3
    1668:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    166c:	d119      	bne.n	16a2 <z_cbvprintf_impl+0x38e>
    166e:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    1672:	d009      	beq.n	1688 <z_cbvprintf_impl+0x374>
		conv->specifier_cat = SPECIFIER_SINT;
    1674:	f89d 204a 	ldrb.w	r2, [sp, #74]	; 0x4a
    1678:	f360 0202 	bfi	r2, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    167c:	f003 0378 	and.w	r3, r3, #120	; 0x78
    1680:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    1682:	f88d 204a 	strb.w	r2, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    1686:	d183      	bne.n	1590 <z_cbvprintf_impl+0x27c>
		conv->invalid = true;
    1688:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    168c:	f043 0301 	orr.w	r3, r3, #1
    1690:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
		break;
    1694:	e77c      	b.n	1590 <z_cbvprintf_impl+0x27c>
		conv->specifier_cat = SPECIFIER_UINT;
    1696:	f89d 204a 	ldrb.w	r2, [sp, #74]	; 0x4a
    169a:	2102      	movs	r1, #2
    169c:	f361 0202 	bfi	r2, r1, #0, #3
    16a0:	e7ec      	b.n	167c <z_cbvprintf_impl+0x368>
    16a2:	f89d 104a 	ldrb.w	r1, [sp, #74]	; 0x4a
    16a6:	2002      	movs	r0, #2
		if (conv->length_mod == LENGTH_UPPER_L) {
    16a8:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    16ac:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    16b0:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    16b2:	f88d 104a 	strb.w	r1, [sp, #74]	; 0x4a
			conv->invalid = true;
    16b6:	bf02      	ittt	eq
    16b8:	f89d 1048 	ldrbeq.w	r1, [sp, #72]	; 0x48
    16bc:	f041 0101 	orreq.w	r1, r1, #1
    16c0:	f88d 1048 	strbeq.w	r1, [sp, #72]	; 0x48
		if (conv->specifier == 'c') {
    16c4:	2a63      	cmp	r2, #99	; 0x63
    16c6:	f47f af63 	bne.w	1590 <z_cbvprintf_impl+0x27c>
			unsupported = (conv->length_mod != LENGTH_NONE);
    16ca:	3b00      	subs	r3, #0
    16cc:	bf18      	it	ne
    16ce:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    16d0:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
    16d4:	f3c2 0140 	ubfx	r1, r2, #1, #1
    16d8:	430b      	orrs	r3, r1
    16da:	f363 0241 	bfi	r2, r3, #1, #1
    16de:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
	return sp;
    16e2:	e6b9      	b.n	1458 <z_cbvprintf_impl+0x144>
		} else if ((conv->length_mod != LENGTH_NONE)
    16e4:	f013 0f38 	tst.w	r3, #56	; 0x38
    16e8:	d1ce      	bne.n	1688 <z_cbvprintf_impl+0x374>
    16ea:	e751      	b.n	1590 <z_cbvprintf_impl+0x27c>
		conv->specifier_cat = SPECIFIER_PTR;
    16ec:	f89d 204a 	ldrb.w	r2, [sp, #74]	; 0x4a
    16f0:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
    16f2:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    16f6:	f361 0202 	bfi	r2, r1, #0, #3
    16fa:	f88d 204a 	strb.w	r2, [sp, #74]	; 0x4a
		if (conv->length_mod != LENGTH_NONE) {
    16fe:	bf14      	ite	ne
    1700:	2301      	movne	r3, #1
    1702:	2300      	moveq	r3, #0
    1704:	e7e4      	b.n	16d0 <z_cbvprintf_impl+0x3bc>
			unsupported = true;
    1706:	2301      	movs	r3, #1
    1708:	e7e2      	b.n	16d0 <z_cbvprintf_impl+0x3bc>
		} else if (conv->width_present) {
    170a:	f99d 2048 	ldrsb.w	r2, [sp, #72]	; 0x48
    170e:	2a00      	cmp	r2, #0
			width = conv->width_value;
    1710:	bfb4      	ite	lt
    1712:	9a13      	ldrlt	r2, [sp, #76]	; 0x4c
		int width = -1;
    1714:	f04f 32ff 	movge.w	r2, #4294967295
    1718:	e6b0      	b.n	147c <z_cbvprintf_impl+0x168>
		} else if (conv->prec_present) {
    171a:	0799      	lsls	r1, r3, #30
    171c:	f57f aebd 	bpl.w	149a <z_cbvprintf_impl+0x186>
			precision = conv->prec_value;
    1720:	9f14      	ldr	r7, [sp, #80]	; 0x50
		conv->pad0_value = 0;
    1722:	f89d 1049 	ldrb.w	r1, [sp, #73]	; 0x49
    1726:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    1728:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
		    && (conv->specifier_cat == SPECIFIER_FP)
    172c:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
		if (IS_ENABLED(CONFIG_CBPRINTF_FP_SUPPORT)
    1730:	f003 0207 	and.w	r2, r3, #7
    1734:	2a04      	cmp	r2, #4
    1736:	d107      	bne.n	1748 <z_cbvprintf_impl+0x434>
		    && !conv->prec_present) {
    1738:	078a      	lsls	r2, r1, #30
    173a:	d405      	bmi.n	1748 <z_cbvprintf_impl+0x434>
			if (conv->specifier_a) {
    173c:	f99d 2049 	ldrsb.w	r2, [sp, #73]	; 0x49
				precision = FRACTION_HEX;
    1740:	2a00      	cmp	r2, #0
    1742:	bfac      	ite	ge
    1744:	2706      	movge	r7, #6
    1746:	270d      	movlt	r7, #13
		enum specifier_cat_enum specifier_cat
    1748:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    174c:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    174e:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    1752:	d133      	bne.n	17bc <z_cbvprintf_impl+0x4a8>
			switch (length_mod) {
    1754:	1ecb      	subs	r3, r1, #3
    1756:	2b04      	cmp	r3, #4
    1758:	d804      	bhi.n	1764 <z_cbvprintf_impl+0x450>
    175a:	e8df f003 	tbb	[pc, r3]
    175e:	4621      	.short	0x4621
    1760:	2146      	.short	0x2146
    1762:	21          	.byte	0x21
    1763:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    1764:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
    1766:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
    1768:	ea4f 72e3 	mov.w	r2, r3, asr #31
    176c:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
			if (length_mod == LENGTH_HH) {
    1770:	d11c      	bne.n	17ac <z_cbvprintf_impl+0x498>
				value->sint = (signed char)value->sint;
    1772:	f99d 3040 	ldrsb.w	r3, [sp, #64]	; 0x40
    1776:	17da      	asrs	r2, r3, #31
    1778:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
				value->sint = va_arg(ap, int);
    177c:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
    177e:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    1782:	9307      	str	r3, [sp, #28]
    1784:	079b      	lsls	r3, r3, #30
    1786:	d050      	beq.n	182a <z_cbvprintf_impl+0x516>
			OUTS(sp, fp);
    1788:	9b06      	ldr	r3, [sp, #24]
    178a:	9903      	ldr	r1, [sp, #12]
    178c:	4632      	mov	r2, r6
    178e:	4650      	mov	r0, sl
    1790:	f005 fcc7 	bl	7122 <outs>
    1794:	2800      	cmp	r0, #0
    1796:	f2c0 8355 	blt.w	1e44 <z_cbvprintf_impl+0xb30>
    179a:	4405      	add	r5, r0
			continue;
    179c:	9e06      	ldr	r6, [sp, #24]
    179e:	e5c1      	b.n	1324 <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    17a0:	f854 3b04 	ldr.w	r3, [r4], #4
    17a4:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
    17a6:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
    17aa:	e7e8      	b.n	177e <z_cbvprintf_impl+0x46a>
			} else if (length_mod == LENGTH_H) {
    17ac:	2902      	cmp	r1, #2
    17ae:	d1e5      	bne.n	177c <z_cbvprintf_impl+0x468>
				value->sint = (short)value->sint;
    17b0:	b21a      	sxth	r2, r3
    17b2:	f343 33c0 	sbfx	r3, r3, #15, #1
    17b6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
    17ba:	e7df      	b.n	177c <z_cbvprintf_impl+0x468>
		} else if (specifier_cat == SPECIFIER_UINT) {
    17bc:	2b02      	cmp	r3, #2
    17be:	d124      	bne.n	180a <z_cbvprintf_impl+0x4f6>
			switch (length_mod) {
    17c0:	1ecb      	subs	r3, r1, #3
    17c2:	2b04      	cmp	r3, #4
    17c4:	d804      	bhi.n	17d0 <z_cbvprintf_impl+0x4bc>
    17c6:	e8df f003 	tbb	[pc, r3]
    17ca:	1018      	.short	0x1018
    17cc:	1810      	.short	0x1810
    17ce:	18          	.byte	0x18
    17cf:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
    17d0:	2901      	cmp	r1, #1
				value->uint = va_arg(ap, unsigned int);
    17d2:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    17d6:	f04f 0200 	mov.w	r2, #0
    17da:	d014      	beq.n	1806 <z_cbvprintf_impl+0x4f2>
			} else if (length_mod == LENGTH_H) {
    17dc:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
    17de:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
			} else if (length_mod == LENGTH_H) {
    17e2:	d1cc      	bne.n	177e <z_cbvprintf_impl+0x46a>
				value->uint = (unsigned short)value->uint;
    17e4:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
    17e6:	9310      	str	r3, [sp, #64]	; 0x40
    17e8:	e7c9      	b.n	177e <z_cbvprintf_impl+0x46a>
					(uint_value_type)va_arg(ap,
    17ea:	3407      	adds	r4, #7
    17ec:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
    17f0:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    17f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
			if (length_mod == LENGTH_HH) {
    17f8:	e7c1      	b.n	177e <z_cbvprintf_impl+0x46a>
					(uint_value_type)va_arg(ap, size_t);
    17fa:	f854 3b04 	ldr.w	r3, [r4], #4
    17fe:	9310      	str	r3, [sp, #64]	; 0x40
    1800:	2300      	movs	r3, #0
    1802:	9311      	str	r3, [sp, #68]	; 0x44
			} else if (length_mod == LENGTH_H) {
    1804:	e7bb      	b.n	177e <z_cbvprintf_impl+0x46a>
				value->uint = (unsigned char)value->uint;
    1806:	b2db      	uxtb	r3, r3
    1808:	e7cd      	b.n	17a6 <z_cbvprintf_impl+0x492>
		} else if (specifier_cat == SPECIFIER_FP) {
    180a:	2b04      	cmp	r3, #4
    180c:	d108      	bne.n	1820 <z_cbvprintf_impl+0x50c>
					(sint_value_type)va_arg(ap, long long);
    180e:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
    1810:	f024 0407 	bic.w	r4, r4, #7
    1814:	e9d4 2300 	ldrd	r2, r3, [r4]
    1818:	3408      	adds	r4, #8
    181a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
    181e:	e7ae      	b.n	177e <z_cbvprintf_impl+0x46a>
		} else if (specifier_cat == SPECIFIER_PTR) {
    1820:	2b03      	cmp	r3, #3
    1822:	d1ac      	bne.n	177e <z_cbvprintf_impl+0x46a>
			value->ptr = va_arg(ap, void *);
    1824:	f854 3b04 	ldr.w	r3, [r4], #4
    1828:	e7dd      	b.n	17e6 <z_cbvprintf_impl+0x4d2>
		switch (conv->specifier) {
    182a:	f89d b04b 	ldrb.w	fp, [sp, #75]	; 0x4b
    182e:	f1bb 0f78 	cmp.w	fp, #120	; 0x78
    1832:	d8b3      	bhi.n	179c <z_cbvprintf_impl+0x488>
    1834:	f1bb 0f57 	cmp.w	fp, #87	; 0x57
    1838:	d849      	bhi.n	18ce <z_cbvprintf_impl+0x5ba>
    183a:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
    183e:	f000 8091 	beq.w	1964 <z_cbvprintf_impl+0x650>
    1842:	f1bb 0f24 	cmp.w	fp, #36	; 0x24
    1846:	d9a9      	bls.n	179c <z_cbvprintf_impl+0x488>
    1848:	f1bb 0f41 	cmp.w	fp, #65	; 0x41
    184c:	d003      	beq.n	1856 <z_cbvprintf_impl+0x542>
    184e:	f1ab 0245 	sub.w	r2, fp, #69	; 0x45
    1852:	2a02      	cmp	r2, #2
    1854:	d8a2      	bhi.n	179c <z_cbvprintf_impl+0x488>
	} u = {
    1856:	e9dd 1210 	ldrd	r1, r2, [sp, #64]	; 0x40
	if ((u.u64 & SIGN_MASK) != 0U) {
    185a:	2a00      	cmp	r2, #0
    185c:	f2c0 8136 	blt.w	1acc <z_cbvprintf_impl+0x7b8>
	} else if (conv->flag_plus) {
    1860:	9b07      	ldr	r3, [sp, #28]
    1862:	0718      	lsls	r0, r3, #28
    1864:	f100 8135 	bmi.w	1ad2 <z_cbvprintf_impl+0x7be>
	} else if (conv->flag_space) {
    1868:	f3c3 1900 	ubfx	r9, r3, #4, #1
    186c:	ea4f 1949 	mov.w	r9, r9, lsl #5
	int expo = (u.u64 >> FRACTION_BITS) & BIT_MASK(EXPONENT_BITS);
    1870:	f3c2 500a 	ubfx	r0, r2, #20, #11
	uint64_t fract = u.u64 & BIT64_MASK(FRACTION_BITS);
    1874:	f3c2 0213 	ubfx	r2, r2, #0, #20
	bool is_subnormal = (expo == 0) && (fract != 0);
    1878:	2800      	cmp	r0, #0
    187a:	f040 812d 	bne.w	1ad8 <z_cbvprintf_impl+0x7c4>
    187e:	ea51 0602 	orrs.w	r6, r1, r2
    1882:	bf14      	ite	ne
    1884:	2601      	movne	r6, #1
    1886:	2600      	moveq	r6, #0
	fract <<= EXPONENT_BITS;
    1888:	02d2      	lsls	r2, r2, #11
    188a:	ea42 5251 	orr.w	r2, r2, r1, lsr #21
    188e:	02c9      	lsls	r1, r1, #11
		c = 'f';
    1890:	f1bb 0f46 	cmp.w	fp, #70	; 0x46
	if ((expo | fract) != 0) {
    1894:	ea40 0e01 	orr.w	lr, r0, r1
    1898:	ea42 7ce0 	orr.w	ip, r2, r0, asr #31
		c = 'f';
    189c:	bf08      	it	eq
    189e:	f04f 0b66 	moveq.w	fp, #102	; 0x66
	if ((expo | fract) != 0) {
    18a2:	ea5e 0c0c 	orrs.w	ip, lr, ip
	fract &= ~SIGN_MASK;
    18a6:	e9cd 120c 	strd	r1, r2, [sp, #48]	; 0x30
	if ((expo | fract) != 0) {
    18aa:	f000 8199 	beq.w	1be0 <z_cbvprintf_impl+0x8cc>
		if (is_subnormal) {
    18ae:	2e00      	cmp	r6, #0
    18b0:	f040 8144 	bne.w	1b3c <z_cbvprintf_impl+0x828>
		fract |= BIT_63;
    18b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    18b6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
		expo -= (1023 - 1);	/* +1 since .1 vs 1. */
    18ba:	f2a0 38fe 	subw	r8, r0, #1022	; 0x3fe
		fract |= BIT_63;
    18be:	920d      	str	r2, [sp, #52]	; 0x34
	int expo = (u.u64 >> FRACTION_BITS) & BIT_MASK(EXPONENT_BITS);
    18c0:	2000      	movs	r0, #0
    18c2:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
    18c6:	4606      	mov	r6, r0
		fract *= 5U;
    18c8:	f04f 0c05 	mov.w	ip, #5
    18cc:	e150      	b.n	1b70 <z_cbvprintf_impl+0x85c>
		switch (conv->specifier) {
    18ce:	f1ab 0258 	sub.w	r2, fp, #88	; 0x58
    18d2:	2a20      	cmp	r2, #32
    18d4:	f63f af62 	bhi.w	179c <z_cbvprintf_impl+0x488>
    18d8:	a001      	add	r0, pc, #4	; (adr r0, 18e0 <z_cbvprintf_impl+0x5cc>)
    18da:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
    18de:	bf00      	nop
    18e0:	00001a6b 	.word	0x00001a6b
    18e4:	0000179d 	.word	0x0000179d
    18e8:	0000179d 	.word	0x0000179d
    18ec:	0000179d 	.word	0x0000179d
    18f0:	0000179d 	.word	0x0000179d
    18f4:	0000179d 	.word	0x0000179d
    18f8:	0000179d 	.word	0x0000179d
    18fc:	0000179d 	.word	0x0000179d
    1900:	0000179d 	.word	0x0000179d
    1904:	00001857 	.word	0x00001857
    1908:	0000179d 	.word	0x0000179d
    190c:	000019ef 	.word	0x000019ef
    1910:	00001a03 	.word	0x00001a03
    1914:	00001857 	.word	0x00001857
    1918:	00001857 	.word	0x00001857
    191c:	00001857 	.word	0x00001857
    1920:	0000179d 	.word	0x0000179d
    1924:	00001a03 	.word	0x00001a03
    1928:	0000179d 	.word	0x0000179d
    192c:	0000179d 	.word	0x0000179d
    1930:	0000179d 	.word	0x0000179d
    1934:	0000179d 	.word	0x0000179d
    1938:	00001aa5 	.word	0x00001aa5
    193c:	00001a6b 	.word	0x00001a6b
    1940:	00001a71 	.word	0x00001a71
    1944:	0000179d 	.word	0x0000179d
    1948:	0000179d 	.word	0x0000179d
    194c:	0000196b 	.word	0x0000196b
    1950:	0000179d 	.word	0x0000179d
    1954:	00001a6b 	.word	0x00001a6b
    1958:	0000179d 	.word	0x0000179d
    195c:	0000179d 	.word	0x0000179d
    1960:	00001a6b 	.word	0x00001a6b
			OUTC('%');
    1964:	9903      	ldr	r1, [sp, #12]
    1966:	4658      	mov	r0, fp
    1968:	e4e6      	b.n	1338 <z_cbvprintf_impl+0x24>
			if (precision >= 0) {
    196a:	2f00      	cmp	r7, #0
			bps = (const char *)value->ptr;
    196c:	9e10      	ldr	r6, [sp, #64]	; 0x40
			if (precision >= 0) {
    196e:	db3a      	blt.n	19e6 <z_cbvprintf_impl+0x6d2>
				len = strnlen(bps, precision);
    1970:	4639      	mov	r1, r7
    1972:	4630      	mov	r0, r6
    1974:	f005 fce4 	bl	7340 <strnlen>
			bpe = bps + len;
    1978:	1837      	adds	r7, r6, r0
		if (bps == NULL) {
    197a:	2e00      	cmp	r6, #0
    197c:	f43f af0e 	beq.w	179c <z_cbvprintf_impl+0x488>
		char sign = 0;
    1980:	f04f 0900 	mov.w	r9, #0
		if (conv->altform_0c) {
    1984:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    1988:	f013 0210 	ands.w	r2, r3, #16
    198c:	9205      	str	r2, [sp, #20]
    198e:	f000 824e 	beq.w	1e2e <z_cbvprintf_impl+0xb1a>
			nj_len += 2U;
    1992:	3002      	adds	r0, #2
		if (conv->pad_fp) {
    1994:	f013 0340 	ands.w	r3, r3, #64	; 0x40
		nj_len += conv->pad0_value;
    1998:	f8dd 804c 	ldr.w	r8, [sp, #76]	; 0x4c
		if (conv->pad_fp) {
    199c:	9308      	str	r3, [sp, #32]
			nj_len += conv->pad0_pre_exp;
    199e:	bf18      	it	ne
    19a0:	9b14      	ldrne	r3, [sp, #80]	; 0x50
		nj_len += conv->pad0_value;
    19a2:	f8cd 801c 	str.w	r8, [sp, #28]
    19a6:	4440      	add	r0, r8
			nj_len += conv->pad0_pre_exp;
    19a8:	bf18      	it	ne
    19aa:	18c0      	addne	r0, r0, r3
		if (width > 0) {
    19ac:	9b04      	ldr	r3, [sp, #16]
    19ae:	2b00      	cmp	r3, #0
    19b0:	f340 8258 	ble.w	1e64 <z_cbvprintf_impl+0xb50>
			if (!conv->flag_dash) {
    19b4:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
			width -= (int)nj_len;
    19b8:	1a1b      	subs	r3, r3, r0
    19ba:	9304      	str	r3, [sp, #16]
			if (!conv->flag_dash) {
    19bc:	0753      	lsls	r3, r2, #29
    19be:	f3c2 0b80 	ubfx	fp, r2, #2, #1
    19c2:	f100 824f 	bmi.w	1e64 <z_cbvprintf_impl+0xb50>
				if (conv->flag_zero) {
    19c6:	0650      	lsls	r0, r2, #25
    19c8:	f140 823f 	bpl.w	1e4a <z_cbvprintf_impl+0xb36>
					if (sign != 0) {
    19cc:	f1b9 0f00 	cmp.w	r9, #0
    19d0:	d007      	beq.n	19e2 <z_cbvprintf_impl+0x6ce>
						OUTC(sign);
    19d2:	9903      	ldr	r1, [sp, #12]
    19d4:	4648      	mov	r0, r9
    19d6:	47d0      	blx	sl
    19d8:	2800      	cmp	r0, #0
    19da:	f2c0 8233 	blt.w	1e44 <z_cbvprintf_impl+0xb30>
    19de:	3501      	adds	r5, #1
						sign = 0;
    19e0:	46d9      	mov	r9, fp
					pad = '0';
    19e2:	2230      	movs	r2, #48	; 0x30
    19e4:	e232      	b.n	1e4c <z_cbvprintf_impl+0xb38>
				len = strlen(bps);
    19e6:	4630      	mov	r0, r6
    19e8:	f005 fca3 	bl	7332 <strlen>
    19ec:	e7c4      	b.n	1978 <z_cbvprintf_impl+0x664>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    19ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
    19f0:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
		char sign = 0;
    19f4:	f04f 0900 	mov.w	r9, #0
			bpe = buf + 1;
    19f8:	f10d 075d 	add.w	r7, sp, #93	; 0x5d
			bps = buf;
    19fc:	ae17      	add	r6, sp, #92	; 0x5c
		size_t nj_len = (bpe - bps);
    19fe:	2001      	movs	r0, #1
    1a00:	e7c0      	b.n	1984 <z_cbvprintf_impl+0x670>
			if (conv->flag_plus) {
    1a02:	9b07      	ldr	r3, [sp, #28]
    1a04:	071e      	lsls	r6, r3, #28
			} else if (conv->flag_space) {
    1a06:	bf58      	it	pl
    1a08:	f3c3 1900 	ubfxpl	r9, r3, #4, #1
			sint = value->sint;
    1a0c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
			} else if (conv->flag_space) {
    1a10:	bf54      	ite	pl
    1a12:	ea4f 1949 	movpl.w	r9, r9, lsl #5
				sign = '+';
    1a16:	f04f 092b 	movmi.w	r9, #43	; 0x2b
			if (sint < 0) {
    1a1a:	2b00      	cmp	r3, #0
    1a1c:	da06      	bge.n	1a2c <z_cbvprintf_impl+0x718>
				value->uint = (uint_value_type)-sint;
    1a1e:	4252      	negs	r2, r2
    1a20:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1a24:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
				sign = '-';
    1a28:	f04f 092d 	mov.w	r9, #45	; 0x2d
			bps = encode_uint(value->uint, conv, buf, bpe);
    1a2c:	f10d 0375 	add.w	r3, sp, #117	; 0x75
    1a30:	9300      	str	r3, [sp, #0]
    1a32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1a36:	ab17      	add	r3, sp, #92	; 0x5c
    1a38:	aa12      	add	r2, sp, #72	; 0x48
    1a3a:	f005 fb2c 	bl	7096 <encode_uint>
    1a3e:	4606      	mov	r6, r0
			if (precision >= 0) {
    1a40:	2f00      	cmp	r7, #0
    1a42:	db0c      	blt.n	1a5e <z_cbvprintf_impl+0x74a>
				conv->flag_zero = false;
    1a44:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
				size_t len = bpe - bps;
    1a48:	f10d 0375 	add.w	r3, sp, #117	; 0x75
    1a4c:	1b9b      	subs	r3, r3, r6
				conv->flag_zero = false;
    1a4e:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    1a52:	429f      	cmp	r7, r3
				conv->flag_zero = false;
    1a54:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
				if (len < (size_t)precision) {
    1a58:	d901      	bls.n	1a5e <z_cbvprintf_impl+0x74a>
					conv->pad0_value = precision - (int)len;
    1a5a:	1afb      	subs	r3, r7, r3
    1a5c:	9313      	str	r3, [sp, #76]	; 0x4c
		if (bps == NULL) {
    1a5e:	2e00      	cmp	r6, #0
    1a60:	f43f ae9c 	beq.w	179c <z_cbvprintf_impl+0x488>
    1a64:	f10d 0775 	add.w	r7, sp, #117	; 0x75
    1a68:	e056      	b.n	1b18 <z_cbvprintf_impl+0x804>
		switch (conv->specifier) {
    1a6a:	f04f 0900 	mov.w	r9, #0
    1a6e:	e7dd      	b.n	1a2c <z_cbvprintf_impl+0x718>
			if (value->ptr != NULL) {
    1a70:	9810      	ldr	r0, [sp, #64]	; 0x40
    1a72:	2800      	cmp	r0, #0
    1a74:	f000 81d6 	beq.w	1e24 <z_cbvprintf_impl+0xb10>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1a78:	f10d 0375 	add.w	r3, sp, #117	; 0x75
    1a7c:	9300      	str	r3, [sp, #0]
    1a7e:	aa12      	add	r2, sp, #72	; 0x48
    1a80:	ab17      	add	r3, sp, #92	; 0x5c
    1a82:	2100      	movs	r1, #0
    1a84:	f005 fb07 	bl	7096 <encode_uint>
				conv->altform_0c = true;
    1a88:	f8bd 304a 	ldrh.w	r3, [sp, #74]	; 0x4a
    1a8c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1a90:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1a94:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1a98:	4606      	mov	r6, r0
				conv->altform_0c = true;
    1a9a:	f8ad 304a 	strh.w	r3, [sp, #74]	; 0x4a
		char sign = 0;
    1a9e:	f04f 0900 	mov.w	r9, #0
				goto prec_int_pad0;
    1aa2:	e7cd      	b.n	1a40 <z_cbvprintf_impl+0x72c>
				store_count(conv, value->ptr, count);
    1aa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
	switch ((enum length_mod_enum)conv->length_mod) {
    1aa6:	2907      	cmp	r1, #7
    1aa8:	f63f ae78 	bhi.w	179c <z_cbvprintf_impl+0x488>
    1aac:	e8df f001 	tbb	[pc, r1]
    1ab0:	0c06040c 	.word	0x0c06040c
    1ab4:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
    1ab8:	701d      	strb	r5, [r3, #0]
		break;
    1aba:	e66f      	b.n	179c <z_cbvprintf_impl+0x488>
		*(short *)dp = (short)count;
    1abc:	801d      	strh	r5, [r3, #0]
		break;
    1abe:	e66d      	b.n	179c <z_cbvprintf_impl+0x488>
		*(intmax_t *)dp = (intmax_t)count;
    1ac0:	17ea      	asrs	r2, r5, #31
    1ac2:	e9c3 5200 	strd	r5, r2, [r3]
		break;
    1ac6:	e669      	b.n	179c <z_cbvprintf_impl+0x488>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1ac8:	601d      	str	r5, [r3, #0]
		break;
    1aca:	e667      	b.n	179c <z_cbvprintf_impl+0x488>
		*sign = '-';
    1acc:	f04f 092d 	mov.w	r9, #45	; 0x2d
    1ad0:	e6ce      	b.n	1870 <z_cbvprintf_impl+0x55c>
		*sign = '+';
    1ad2:	f04f 092b 	mov.w	r9, #43	; 0x2b
    1ad6:	e6cb      	b.n	1870 <z_cbvprintf_impl+0x55c>
	if (expo == BIT_MASK(EXPONENT_BITS)) {
    1ad8:	f240 76ff 	movw	r6, #2047	; 0x7ff
    1adc:	42b0      	cmp	r0, r6
    1ade:	d12a      	bne.n	1b36 <z_cbvprintf_impl+0x822>
		if (fract == 0) {
    1ae0:	430a      	orrs	r2, r1
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    1ae2:	f1ab 0341 	sub.w	r3, fp, #65	; 0x41
    1ae6:	d11e      	bne.n	1b26 <z_cbvprintf_impl+0x812>
			if (isupper((unsigned char)c) != 0) {
    1ae8:	2b1a      	cmp	r3, #26
    1aea:	bf35      	itete	cc
    1aec:	2349      	movcc	r3, #73	; 0x49
    1aee:	2369      	movcs	r3, #105	; 0x69
    1af0:	214e      	movcc	r1, #78	; 0x4e
    1af2:	216e      	movcs	r1, #110	; 0x6e
    1af4:	bf34      	ite	cc
    1af6:	2246      	movcc	r2, #70	; 0x46
    1af8:	2266      	movcs	r2, #102	; 0x66
				*buf++ = 'I';
    1afa:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
		conv->flag_zero = false;
    1afe:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
				*buf++ = 'N';
    1b02:	f88d 105d 	strb.w	r1, [sp, #93]	; 0x5d
		conv->flag_zero = false;
    1b06:	f36f 1386 	bfc	r3, #6, #1
				*buf++ = 'F';
    1b0a:	f88d 205e 	strb.w	r2, [sp, #94]	; 0x5e
		conv->flag_zero = false;
    1b0e:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
		*bpe = buf;
    1b12:	f10d 075f 	add.w	r7, sp, #95	; 0x5f
				bps = encode_float(value->dbl, conv, precision,
    1b16:	ae17      	add	r6, sp, #92	; 0x5c
		size_t nj_len = (bpe - bps);
    1b18:	1bb8      	subs	r0, r7, r6
		if (sign != 0) {
    1b1a:	f1b9 0f00 	cmp.w	r9, #0
    1b1e:	f43f af31 	beq.w	1984 <z_cbvprintf_impl+0x670>
			nj_len += 1U;
    1b22:	3001      	adds	r0, #1
    1b24:	e72e      	b.n	1984 <z_cbvprintf_impl+0x670>
			if (isupper((unsigned char)c) != 0) {
    1b26:	2b19      	cmp	r3, #25
    1b28:	bf8b      	itete	hi
    1b2a:	236e      	movhi	r3, #110	; 0x6e
    1b2c:	234e      	movls	r3, #78	; 0x4e
    1b2e:	2161      	movhi	r1, #97	; 0x61
    1b30:	2141      	movls	r1, #65	; 0x41
    1b32:	461a      	mov	r2, r3
    1b34:	e7e1      	b.n	1afa <z_cbvprintf_impl+0x7e6>
	bool is_subnormal = (expo == 0) && (fract != 0);
    1b36:	2600      	movs	r6, #0
    1b38:	e6a6      	b.n	1888 <z_cbvprintf_impl+0x574>
				expo--;
    1b3a:	3801      	subs	r0, #1
			while (((fract <<= 1) & BIT_63) == 0) {
    1b3c:	1849      	adds	r1, r1, r1
    1b3e:	4152      	adcs	r2, r2
    1b40:	2a00      	cmp	r2, #0
    1b42:	dafa      	bge.n	1b3a <z_cbvprintf_impl+0x826>
    1b44:	e9cd 120c 	strd	r1, r2, [sp, #48]	; 0x30
    1b48:	e6b4      	b.n	18b4 <z_cbvprintf_impl+0x5a0>
			fract >>= 1;
    1b4a:	0849      	lsrs	r1, r1, #1
    1b4c:	ea41 71c2 	orr.w	r1, r1, r2, lsl #31
    1b50:	0852      	lsrs	r2, r2, #1
		} while ((uint32_t)(fract >> 32) >= (UINT32_MAX / 5U));
    1b52:	f1b2 3f33 	cmp.w	r2, #858993459	; 0x33333333
    1b56:	4640      	mov	r0, r8
			expo++;
    1b58:	f108 0801 	add.w	r8, r8, #1
		} while ((uint32_t)(fract >> 32) >= (UINT32_MAX / 5U));
    1b5c:	d2f5      	bcs.n	1b4a <z_cbvprintf_impl+0x836>
		fract *= 5U;
    1b5e:	fb0c fe02 	mul.w	lr, ip, r2
    1b62:	fba1 120c 	umull	r1, r2, r1, ip
		expo++;
    1b66:	f100 0802 	add.w	r8, r0, #2
		fract *= 5U;
    1b6a:	4472      	add	r2, lr
		decexp--;
    1b6c:	3e01      	subs	r6, #1
    1b6e:	2001      	movs	r0, #1
	while (expo < -2) {
    1b70:	f118 0f02 	cmn.w	r8, #2
    1b74:	dbe9      	blt.n	1b4a <z_cbvprintf_impl+0x836>
    1b76:	b108      	cbz	r0, 1b7c <z_cbvprintf_impl+0x868>
    1b78:	e9cd 120c 	strd	r1, r2, [sp, #48]	; 0x30
	while (expo > 0) {
    1b7c:	f1b8 0f00 	cmp.w	r8, #0
		fract += 2;
    1b80:	e9dd 210c 	ldrd	r2, r1, [sp, #48]	; 0x30
	while (expo > 0) {
    1b84:	dc2f      	bgt.n	1be6 <z_cbvprintf_impl+0x8d2>
	fract >>= (4 - expo);
    1b86:	f1c8 0004 	rsb	r0, r8, #4
    1b8a:	f108 081c 	add.w	r8, r8, #28
    1b8e:	f1a0 0c20 	sub.w	ip, r0, #32
    1b92:	40c2      	lsrs	r2, r0
    1b94:	fa21 f300 	lsr.w	r3, r1, r0
    1b98:	fa01 f808 	lsl.w	r8, r1, r8
	if ((c == 'g') || (c == 'G')) {
    1b9c:	f00b 00df 	and.w	r0, fp, #223	; 0xdf
	fract >>= (4 - expo);
    1ba0:	ea42 0208 	orr.w	r2, r2, r8
    1ba4:	fa21 fc0c 	lsr.w	ip, r1, ip
	if ((c == 'g') || (c == 'G')) {
    1ba8:	2847      	cmp	r0, #71	; 0x47
	fract >>= (4 - expo);
    1baa:	ea42 020c 	orr.w	r2, r2, ip
    1bae:	9308      	str	r3, [sp, #32]
	if ((c == 'g') || (c == 'G')) {
    1bb0:	d13a      	bne.n	1c28 <z_cbvprintf_impl+0x914>
		if (decexp < (-4 + 1) || decexp > precision) {
    1bb2:	1cf3      	adds	r3, r6, #3
    1bb4:	db01      	blt.n	1bba <z_cbvprintf_impl+0x8a6>
    1bb6:	42b7      	cmp	r7, r6
    1bb8:	da2b      	bge.n	1c12 <z_cbvprintf_impl+0x8fe>
			c += 'e' - 'g';  /* e or E */
    1bba:	f1ab 0302 	sub.w	r3, fp, #2
			if (precision > 0) {
    1bbe:	2f00      	cmp	r7, #0
			c += 'e' - 'g';  /* e or E */
    1bc0:	fa5f fb83 	uxtb.w	fp, r3
			if (precision > 0) {
    1bc4:	dd7f      	ble.n	1cc6 <z_cbvprintf_impl+0x9b2>
		if (!conv->flag_hash && (precision > 0)) {
    1bc6:	f89d 0048 	ldrb.w	r0, [sp, #72]	; 0x48
    1bca:	0680      	lsls	r0, r0, #26
				precision--;
    1bcc:	f107 37ff 	add.w	r7, r7, #4294967295
		if (!conv->flag_hash && (precision > 0)) {
    1bd0:	d479      	bmi.n	1cc6 <z_cbvprintf_impl+0x9b2>
    1bd2:	1e3b      	subs	r3, r7, #0
    1bd4:	bf18      	it	ne
    1bd6:	2301      	movne	r3, #1
	bool prune_zero = false;
    1bd8:	9305      	str	r3, [sp, #20]
		decimals = precision + 1;
    1bda:	f107 0801 	add.w	r8, r7, #1
    1bde:	e02d      	b.n	1c3c <z_cbvprintf_impl+0x928>
	int expo = (u.u64 >> FRACTION_BITS) & BIT_MASK(EXPONENT_BITS);
    1be0:	f04f 0800 	mov.w	r8, #0
    1be4:	e66c      	b.n	18c0 <z_cbvprintf_impl+0x5ac>
		fract += 2;
    1be6:	3202      	adds	r2, #2
    1be8:	f141 0100 	adc.w	r1, r1, #0
		_ldiv5(&fract);
    1bec:	a80c      	add	r0, sp, #48	; 0x30
		fract += 2;
    1bee:	e9cd 210c 	strd	r2, r1, [sp, #48]	; 0x30
		_ldiv5(&fract);
    1bf2:	f005 fa21 	bl	7038 <_ldiv5>
		expo--;
    1bf6:	e9dd 210c 	ldrd	r2, r1, [sp, #48]	; 0x30
    1bfa:	f108 38ff 	add.w	r8, r8, #4294967295
		decexp++;
    1bfe:	3601      	adds	r6, #1
			fract <<= 1;
    1c00:	1892      	adds	r2, r2, r2
    1c02:	4149      	adcs	r1, r1
		} while (!(fract & BIT_63));
    1c04:	2900      	cmp	r1, #0
			expo--;
    1c06:	f108 38ff 	add.w	r8, r8, #4294967295
		} while (!(fract & BIT_63));
    1c0a:	daf9      	bge.n	1c00 <z_cbvprintf_impl+0x8ec>
    1c0c:	e9cd 210c 	strd	r2, r1, [sp, #48]	; 0x30
    1c10:	e7b4      	b.n	1b7c <z_cbvprintf_impl+0x868>
		if (!conv->flag_hash && (precision > 0)) {
    1c12:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    1c16:	0699      	lsls	r1, r3, #26
			precision -= decexp;
    1c18:	eba7 0706 	sub.w	r7, r7, r6
		if (!conv->flag_hash && (precision > 0)) {
    1c1c:	d451      	bmi.n	1cc2 <z_cbvprintf_impl+0x9ae>
    1c1e:	1e3b      	subs	r3, r7, #0
    1c20:	bf18      	it	ne
    1c22:	2301      	movne	r3, #1
	bool prune_zero = false;
    1c24:	9305      	str	r3, [sp, #20]
    1c26:	e004      	b.n	1c32 <z_cbvprintf_impl+0x91e>
    1c28:	2300      	movs	r3, #0
	if (c == 'f') {
    1c2a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
	bool prune_zero = false;
    1c2e:	9305      	str	r3, [sp, #20]
	if (c == 'f') {
    1c30:	d1d3      	bne.n	1bda <z_cbvprintf_impl+0x8c6>
		if (decimals < 0) {
    1c32:	eb17 0806 	adds.w	r8, r7, r6
    1c36:	f04f 0b66 	mov.w	fp, #102	; 0x66
    1c3a:	d446      	bmi.n	1cca <z_cbvprintf_impl+0x9b6>
	if (decimals > 16) {
    1c3c:	f1b8 0f10 	cmp.w	r8, #16
    1c40:	bfa8      	it	ge
    1c42:	f04f 0810 	movge.w	r8, #16
    1c46:	2010      	movs	r0, #16
    1c48:	900b      	str	r0, [sp, #44]	; 0x2c
	uint64_t round = BIT64(59); /* 0.5 */
    1c4a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    1c4e:	2000      	movs	r0, #0
    1c50:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
	*v >>= 1;
    1c54:	e9dd 030e 	ldrd	r0, r3, [sp, #56]	; 0x38
	while (decimals--) {
    1c58:	f1b8 0f00 	cmp.w	r8, #0
    1c5c:	d138      	bne.n	1cd0 <z_cbvprintf_impl+0x9bc>
	fract += round;
    1c5e:	9908      	ldr	r1, [sp, #32]
    1c60:	1812      	adds	r2, r2, r0
    1c62:	eb41 0103 	adc.w	r1, r1, r3
	if (fract >= BIT64(60)) {
    1c66:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    1c6a:	d23f      	bcs.n	1cec <z_cbvprintf_impl+0x9d8>
	fract += round;
    1c6c:	e9cd 210c 	strd	r2, r1, [sp, #48]	; 0x30
		if (conv->flag_hash || (precision > 0)) {
    1c70:	9b07      	ldr	r3, [sp, #28]
	if (c == 'f') {
    1c72:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
		if (conv->flag_hash || (precision > 0)) {
    1c76:	f003 0220 	and.w	r2, r3, #32
	if (c == 'f') {
    1c7a:	f040 80b2 	bne.w	1de2 <z_cbvprintf_impl+0xace>
		if (decexp > 0) {
    1c7e:	2e00      	cmp	r6, #0
    1c80:	dc3f      	bgt.n	1d02 <z_cbvprintf_impl+0x9ee>
			*buf++ = '0';
    1c82:	2130      	movs	r1, #48	; 0x30
    1c84:	f88d 105c 	strb.w	r1, [sp, #92]	; 0x5c
		if (conv->flag_hash || (precision > 0)) {
    1c88:	2a00      	cmp	r2, #0
    1c8a:	d163      	bne.n	1d54 <z_cbvprintf_impl+0xa40>
    1c8c:	2f00      	cmp	r7, #0
    1c8e:	f340 81a8 	ble.w	1fe2 <z_cbvprintf_impl+0xcce>
			*buf++ = '.';
    1c92:	222e      	movs	r2, #46	; 0x2e
    1c94:	f88d 205d 	strb.w	r2, [sp, #93]	; 0x5d
		if (decexp < 0 && precision > 0) {
    1c98:	b186      	cbz	r6, 1cbc <z_cbvprintf_impl+0x9a8>
			conv->pad0_value = -decexp;
    1c9a:	4272      	negs	r2, r6
    1c9c:	42ba      	cmp	r2, r7
    1c9e:	bfa8      	it	ge
    1ca0:	463a      	movge	r2, r7
			conv->pad_postdp = (conv->pad0_value > 0);
    1ca2:	f89d 104a 	ldrb.w	r1, [sp, #74]	; 0x4a
    1ca6:	9213      	str	r2, [sp, #76]	; 0x4c
    1ca8:	2a00      	cmp	r2, #0
			precision -= conv->pad0_value;
    1caa:	eba7 0702 	sub.w	r7, r7, r2
			conv->pad_postdp = (conv->pad0_value > 0);
    1cae:	bfd4      	ite	le
    1cb0:	2200      	movle	r2, #0
    1cb2:	2201      	movgt	r2, #1
    1cb4:	f362 1145 	bfi	r1, r2, #5, #1
    1cb8:	f88d 104a 	strb.w	r1, [sp, #74]	; 0x4a
			*buf++ = '.';
    1cbc:	f10d 085e 	add.w	r8, sp, #94	; 0x5e
    1cc0:	e037      	b.n	1d32 <z_cbvprintf_impl+0xa1e>
	bool prune_zero = false;
    1cc2:	2300      	movs	r3, #0
    1cc4:	e7ae      	b.n	1c24 <z_cbvprintf_impl+0x910>
    1cc6:	2300      	movs	r3, #0
    1cc8:	e786      	b.n	1bd8 <z_cbvprintf_impl+0x8c4>
			decimals = 0;
    1cca:	f04f 0800 	mov.w	r8, #0
    1cce:	e7ba      	b.n	1c46 <z_cbvprintf_impl+0x932>
	*v >>= 1;
    1cd0:	0840      	lsrs	r0, r0, #1
    1cd2:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
    1cd6:	085b      	lsrs	r3, r3, #1
    1cd8:	e9cd 030e 	strd	r0, r3, [sp, #56]	; 0x38
	_ldiv5(v);
    1cdc:	a80e      	add	r0, sp, #56	; 0x38
    1cde:	9209      	str	r2, [sp, #36]	; 0x24
    1ce0:	f108 38ff 	add.w	r8, r8, #4294967295
    1ce4:	f005 f9a8 	bl	7038 <_ldiv5>
    1ce8:	9a09      	ldr	r2, [sp, #36]	; 0x24
}
    1cea:	e7b3      	b.n	1c54 <z_cbvprintf_impl+0x940>
	*v >>= 1;
    1cec:	0852      	lsrs	r2, r2, #1
    1cee:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
	_ldiv5(v);
    1cf2:	a80c      	add	r0, sp, #48	; 0x30
	*v >>= 1;
    1cf4:	0849      	lsrs	r1, r1, #1
    1cf6:	e9cd 210c 	strd	r2, r1, [sp, #48]	; 0x30
		decexp++;
    1cfa:	3601      	adds	r6, #1
	_ldiv5(v);
    1cfc:	f005 f99c 	bl	7038 <_ldiv5>
		decexp++;
    1d00:	e7b6      	b.n	1c70 <z_cbvprintf_impl+0x95c>
	char *buf = bps;
    1d02:	f10d 085c 	add.w	r8, sp, #92	; 0x5c
			while (decexp > 0 && digit_count > 0) {
    1d06:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1d08:	2900      	cmp	r1, #0
    1d0a:	dd09      	ble.n	1d20 <z_cbvprintf_impl+0xa0c>
				*buf++ = _get_digit(&fract, &digit_count);
    1d0c:	a90b      	add	r1, sp, #44	; 0x2c
    1d0e:	a80c      	add	r0, sp, #48	; 0x30
    1d10:	9207      	str	r2, [sp, #28]
    1d12:	f005 f9a9 	bl	7068 <_get_digit>
			while (decexp > 0 && digit_count > 0) {
    1d16:	3e01      	subs	r6, #1
				*buf++ = _get_digit(&fract, &digit_count);
    1d18:	f808 0b01 	strb.w	r0, [r8], #1
			while (decexp > 0 && digit_count > 0) {
    1d1c:	9a07      	ldr	r2, [sp, #28]
    1d1e:	d1f2      	bne.n	1d06 <z_cbvprintf_impl+0x9f2>
			conv->pad0_value = decexp;
    1d20:	9613      	str	r6, [sp, #76]	; 0x4c
		if (conv->flag_hash || (precision > 0)) {
    1d22:	b99a      	cbnz	r2, 1d4c <z_cbvprintf_impl+0xa38>
    1d24:	2f00      	cmp	r7, #0
    1d26:	f340 815a 	ble.w	1fde <z_cbvprintf_impl+0xcca>
			*buf++ = '.';
    1d2a:	212e      	movs	r1, #46	; 0x2e
    1d2c:	f808 1b01 	strb.w	r1, [r8], #1
    1d30:	2600      	movs	r6, #0
	while (precision > 0 && digit_count > 0) {
    1d32:	2f00      	cmp	r7, #0
    1d34:	dd17      	ble.n	1d66 <z_cbvprintf_impl+0xa52>
    1d36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    1d38:	2a00      	cmp	r2, #0
    1d3a:	dd14      	ble.n	1d66 <z_cbvprintf_impl+0xa52>
		*buf++ = _get_digit(&fract, &digit_count);
    1d3c:	a90b      	add	r1, sp, #44	; 0x2c
    1d3e:	a80c      	add	r0, sp, #48	; 0x30
    1d40:	f005 f992 	bl	7068 <_get_digit>
		precision--;
    1d44:	3f01      	subs	r7, #1
		*buf++ = _get_digit(&fract, &digit_count);
    1d46:	f808 0b01 	strb.w	r0, [r8], #1
		precision--;
    1d4a:	e7f2      	b.n	1d32 <z_cbvprintf_impl+0xa1e>
			*buf++ = '.';
    1d4c:	222e      	movs	r2, #46	; 0x2e
    1d4e:	f808 2b01 	strb.w	r2, [r8], #1
    1d52:	e7ed      	b.n	1d30 <z_cbvprintf_impl+0xa1c>
    1d54:	222e      	movs	r2, #46	; 0x2e
    1d56:	f88d 205d 	strb.w	r2, [sp, #93]	; 0x5d
		if (decexp < 0 && precision > 0) {
    1d5a:	2e00      	cmp	r6, #0
    1d5c:	d0ae      	beq.n	1cbc <z_cbvprintf_impl+0x9a8>
    1d5e:	2f00      	cmp	r7, #0
    1d60:	dc9b      	bgt.n	1c9a <z_cbvprintf_impl+0x986>
			*buf++ = '.';
    1d62:	f10d 085e 	add.w	r8, sp, #94	; 0x5e
	if (prune_zero) {
    1d66:	9b05      	ldr	r3, [sp, #20]
    1d68:	2b00      	cmp	r3, #0
    1d6a:	d14e      	bne.n	1e0a <z_cbvprintf_impl+0xaf6>
	conv->pad0_pre_exp = precision;
    1d6c:	9714      	str	r7, [sp, #80]	; 0x50
    1d6e:	4647      	mov	r7, r8
	if ((c == 'e') || (c == 'E')) {
    1d70:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
    1d74:	2a45      	cmp	r2, #69	; 0x45
    1d76:	d123      	bne.n	1dc0 <z_cbvprintf_impl+0xaac>
		if (decexp < 0) {
    1d78:	2e00      	cmp	r6, #0
			decexp = -decexp;
    1d7a:	bfba      	itte	lt
    1d7c:	4276      	neglt	r6, r6
			*buf++ = '-';
    1d7e:	232d      	movlt	r3, #45	; 0x2d
			*buf++ = '+';
    1d80:	232b      	movge	r3, #43	; 0x2b
		if (decexp >= 100) {
    1d82:	2e63      	cmp	r6, #99	; 0x63
			*buf++ = (decexp / 100) + '0';
    1d84:	bfc8      	it	gt
    1d86:	2164      	movgt	r1, #100	; 0x64
    1d88:	707b      	strb	r3, [r7, #1]
			*buf++ = '-';
    1d8a:	bfd1      	iteee	le
    1d8c:	1cba      	addle	r2, r7, #2
			*buf++ = (decexp / 100) + '0';
    1d8e:	fbb6 f3f1 	udivgt	r3, r6, r1
    1d92:	1cfa      	addgt	r2, r7, #3
    1d94:	f103 0030 	addgt.w	r0, r3, #48	; 0x30
			decexp %= 100;
    1d98:	bfc8      	it	gt
    1d9a:	fb01 6613 	mlsgt	r6, r1, r3, r6
		*buf++ = (decexp / 10) + '0';
    1d9e:	f04f 010a 	mov.w	r1, #10
			*buf++ = (decexp / 100) + '0';
    1da2:	bfc8      	it	gt
    1da4:	70b8      	strbgt	r0, [r7, #2]
		*buf++ = c;
    1da6:	f887 b000 	strb.w	fp, [r7]
		*buf++ = (decexp / 10) + '0';
    1daa:	fbb6 f3f1 	udiv	r3, r6, r1
    1dae:	4617      	mov	r7, r2
    1db0:	f103 0030 	add.w	r0, r3, #48	; 0x30
		*buf++ = (decexp % 10) + '0';
    1db4:	fb01 6313 	mls	r3, r1, r3, r6
    1db8:	3330      	adds	r3, #48	; 0x30
		*buf++ = (decexp / 10) + '0';
    1dba:	f807 0b02 	strb.w	r0, [r7], #2
		*buf++ = (decexp % 10) + '0';
    1dbe:	7053      	strb	r3, [r2, #1]
		|| (conv->pad0_pre_exp > 0);
    1dc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    1dc2:	2b00      	cmp	r3, #0
    1dc4:	dc2c      	bgt.n	1e20 <z_cbvprintf_impl+0xb0c>
    1dc6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    1dc8:	2b00      	cmp	r3, #0
    1dca:	bfd4      	ite	le
    1dcc:	2300      	movle	r3, #0
    1dce:	2301      	movgt	r3, #1
	conv->pad_fp = (conv->pad0_value > 0)
    1dd0:	f89d 204a 	ldrb.w	r2, [sp, #74]	; 0x4a
    1dd4:	f363 1286 	bfi	r2, r3, #6, #1
	*buf = 0;
    1dd8:	2300      	movs	r3, #0
	conv->pad_fp = (conv->pad0_value > 0)
    1dda:	f88d 204a 	strb.w	r2, [sp, #74]	; 0x4a
	*buf = 0;
    1dde:	703b      	strb	r3, [r7, #0]
	return bps;
    1de0:	e699      	b.n	1b16 <z_cbvprintf_impl+0x802>
		*buf = _get_digit(&fract, &digit_count);
    1de2:	a90b      	add	r1, sp, #44	; 0x2c
    1de4:	a80c      	add	r0, sp, #48	; 0x30
    1de6:	9207      	str	r2, [sp, #28]
    1de8:	f005 f93e 	bl	7068 <_get_digit>
		if (*buf++ != '0') {
    1dec:	9a07      	ldr	r2, [sp, #28]
		*buf = _get_digit(&fract, &digit_count);
    1dee:	f88d 005c 	strb.w	r0, [sp, #92]	; 0x5c
		if (*buf++ != '0') {
    1df2:	2830      	cmp	r0, #48	; 0x30
			decexp--;
    1df4:	bf18      	it	ne
    1df6:	f106 36ff 	addne.w	r6, r6, #4294967295
		if (conv->flag_hash || (precision > 0)) {
    1dfa:	b912      	cbnz	r2, 1e02 <z_cbvprintf_impl+0xaee>
    1dfc:	2f00      	cmp	r7, #0
    1dfe:	f340 80f0 	ble.w	1fe2 <z_cbvprintf_impl+0xcce>
			*buf++ = '.';
    1e02:	222e      	movs	r2, #46	; 0x2e
    1e04:	f88d 205d 	strb.w	r2, [sp, #93]	; 0x5d
    1e08:	e758      	b.n	1cbc <z_cbvprintf_impl+0x9a8>
		while (*--buf == '0') {
    1e0a:	4647      	mov	r7, r8
    1e0c:	f108 38ff 	add.w	r8, r8, #4294967295
    1e10:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    1e14:	2a30      	cmp	r2, #48	; 0x30
    1e16:	d0f8      	beq.n	1e0a <z_cbvprintf_impl+0xaf6>
    1e18:	2a2e      	cmp	r2, #46	; 0x2e
    1e1a:	bf08      	it	eq
    1e1c:	4647      	moveq	r7, r8
    1e1e:	e7a7      	b.n	1d70 <z_cbvprintf_impl+0xa5c>
		|| (conv->pad0_pre_exp > 0);
    1e20:	2301      	movs	r3, #1
    1e22:	e7d5      	b.n	1dd0 <z_cbvprintf_impl+0xabc>
			bpe = bps + 5;
    1e24:	4f70      	ldr	r7, [pc, #448]	; (1fe8 <z_cbvprintf_impl+0xcd4>)
		char sign = 0;
    1e26:	4681      	mov	r9, r0
			bps = "(nil)";
    1e28:	1f7e      	subs	r6, r7, #5
		size_t nj_len = (bpe - bps);
    1e2a:	2005      	movs	r0, #5
    1e2c:	e5aa      	b.n	1984 <z_cbvprintf_impl+0x670>
		} else if (conv->altform_0) {
    1e2e:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
    1e30:	bf48      	it	mi
    1e32:	3001      	addmi	r0, #1
    1e34:	e5ae      	b.n	1994 <z_cbvprintf_impl+0x680>
					OUTC(pad);
    1e36:	4610      	mov	r0, r2
    1e38:	9209      	str	r2, [sp, #36]	; 0x24
    1e3a:	9903      	ldr	r1, [sp, #12]
    1e3c:	47d0      	blx	sl
    1e3e:	2800      	cmp	r0, #0
    1e40:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1e42:	da05      	bge.n	1e50 <z_cbvprintf_impl+0xb3c>
#undef OUTS
#undef OUTC
}
    1e44:	b01f      	add	sp, #124	; 0x7c
    1e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1e4a:	2220      	movs	r2, #32
					pad = '0';
    1e4c:	f8dd b010 	ldr.w	fp, [sp, #16]
				while (width-- > 0) {
    1e50:	4659      	mov	r1, fp
    1e52:	2900      	cmp	r1, #0
    1e54:	f10b 3bff 	add.w	fp, fp, #4294967295
    1e58:	dced      	bgt.n	1e36 <z_cbvprintf_impl+0xb22>
    1e5a:	9b04      	ldr	r3, [sp, #16]
    1e5c:	f8cd b010 	str.w	fp, [sp, #16]
    1e60:	442b      	add	r3, r5
    1e62:	1a5d      	subs	r5, r3, r1
		if (sign != 0) {
    1e64:	f1b9 0f00 	cmp.w	r9, #0
    1e68:	d005      	beq.n	1e76 <z_cbvprintf_impl+0xb62>
			OUTC(sign);
    1e6a:	9903      	ldr	r1, [sp, #12]
    1e6c:	4648      	mov	r0, r9
    1e6e:	47d0      	blx	sl
    1e70:	2800      	cmp	r0, #0
    1e72:	dbe7      	blt.n	1e44 <z_cbvprintf_impl+0xb30>
    1e74:	3501      	adds	r5, #1
		if (IS_ENABLED(CONFIG_CBPRINTF_FP_SUPPORT) && conv->pad_fp) {
    1e76:	9b08      	ldr	r3, [sp, #32]
    1e78:	2b00      	cmp	r3, #0
    1e7a:	d075      	beq.n	1f68 <z_cbvprintf_impl+0xc54>
			if (conv->specifier_a) {
    1e7c:	f99d 3049 	ldrsb.w	r3, [sp, #73]	; 0x49
    1e80:	2b00      	cmp	r3, #0
    1e82:	db28      	blt.n	1ed6 <z_cbvprintf_impl+0xbc2>
    1e84:	46b3      	mov	fp, r6
				while (isdigit((unsigned char)*cp) != 0) {
    1e86:	f89b 0000 	ldrb.w	r0, [fp]
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    1e8a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    1e8e:	2b09      	cmp	r3, #9
    1e90:	46d9      	mov	r9, fp
    1e92:	f10b 0b01 	add.w	fp, fp, #1
    1e96:	d93f      	bls.n	1f18 <z_cbvprintf_impl+0xc04>
				if (!conv->pad_postdp) {
    1e98:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    1e9c:	1bae      	subs	r6, r5, r6
    1e9e:	0699      	lsls	r1, r3, #26
    1ea0:	444e      	add	r6, r9
    1ea2:	d407      	bmi.n	1eb4 <z_cbvprintf_impl+0xba0>
					while (pad_len-- > 0) {
    1ea4:	4642      	mov	r2, r8
    1ea6:	2a00      	cmp	r2, #0
    1ea8:	f108 38ff 	add.w	r8, r8, #4294967295
    1eac:	dc39      	bgt.n	1f22 <z_cbvprintf_impl+0xc0e>
    1eae:	9b07      	ldr	r3, [sp, #28]
    1eb0:	4433      	add	r3, r6
    1eb2:	1a9e      	subs	r6, r3, r2
				if (*cp == '.') {
    1eb4:	f899 0000 	ldrb.w	r0, [r9]
    1eb8:	282e      	cmp	r0, #46	; 0x2e
    1eba:	d10a      	bne.n	1ed2 <z_cbvprintf_impl+0xbbe>
					OUTC(*cp++);
    1ebc:	9903      	ldr	r1, [sp, #12]
    1ebe:	47d0      	blx	sl
						OUTC('0');
    1ec0:	2800      	cmp	r0, #0
    1ec2:	dbbf      	blt.n	1e44 <z_cbvprintf_impl+0xb30>
					while (pad_len-- > 0) {
    1ec4:	f1b8 0f00 	cmp.w	r8, #0
						OUTC('0');
    1ec8:	f106 0601 	add.w	r6, r6, #1
					while (pad_len-- > 0) {
    1ecc:	dc2f      	bgt.n	1f2e <z_cbvprintf_impl+0xc1a>
					OUTC(*cp++);
    1ece:	f109 0901 	add.w	r9, r9, #1
			if (conv->specifier_a) {
    1ed2:	464d      	mov	r5, r9
    1ed4:	e035      	b.n	1f42 <z_cbvprintf_impl+0xc2e>
    1ed6:	46b1      	mov	r9, r6
				while (*cp != 'p') {
    1ed8:	f899 0000 	ldrb.w	r0, [r9]
    1edc:	2870      	cmp	r0, #112	; 0x70
    1ede:	46c8      	mov	r8, r9
    1ee0:	f109 0901 	add.w	r9, r9, #1
    1ee4:	d113      	bne.n	1f0e <z_cbvprintf_impl+0xbfa>
    1ee6:	1bae      	subs	r6, r5, r6
    1ee8:	9d14      	ldr	r5, [sp, #80]	; 0x50
    1eea:	4446      	add	r6, r8
			while (pad_len-- > 0) {
    1eec:	4435      	add	r5, r6
    1eee:	1bab      	subs	r3, r5, r6
    1ef0:	2b00      	cmp	r3, #0
    1ef2:	dc31      	bgt.n	1f58 <z_cbvprintf_impl+0xc44>
			OUTS(cp, bpe);
    1ef4:	9903      	ldr	r1, [sp, #12]
    1ef6:	463b      	mov	r3, r7
    1ef8:	4642      	mov	r2, r8
    1efa:	4650      	mov	r0, sl
    1efc:	f005 f911 	bl	7122 <outs>
    1f00:	2800      	cmp	r0, #0
    1f02:	db9f      	blt.n	1e44 <z_cbvprintf_impl+0xb30>
    1f04:	4430      	add	r0, r6
    1f06:	9e04      	ldr	r6, [sp, #16]
			while (pad_len-- > 0) {
    1f08:	4605      	mov	r5, r0
    1f0a:	4406      	add	r6, r0
    1f0c:	e062      	b.n	1fd4 <z_cbvprintf_impl+0xcc0>
					OUTC(*cp++);
    1f0e:	9903      	ldr	r1, [sp, #12]
    1f10:	47d0      	blx	sl
    1f12:	2800      	cmp	r0, #0
    1f14:	dae0      	bge.n	1ed8 <z_cbvprintf_impl+0xbc4>
    1f16:	e795      	b.n	1e44 <z_cbvprintf_impl+0xb30>
					OUTC(*cp++);
    1f18:	9903      	ldr	r1, [sp, #12]
    1f1a:	47d0      	blx	sl
    1f1c:	2800      	cmp	r0, #0
    1f1e:	dab2      	bge.n	1e86 <z_cbvprintf_impl+0xb72>
    1f20:	e790      	b.n	1e44 <z_cbvprintf_impl+0xb30>
						OUTC('0');
    1f22:	9903      	ldr	r1, [sp, #12]
    1f24:	2030      	movs	r0, #48	; 0x30
    1f26:	47d0      	blx	sl
    1f28:	2800      	cmp	r0, #0
    1f2a:	dabb      	bge.n	1ea4 <z_cbvprintf_impl+0xb90>
    1f2c:	e78a      	b.n	1e44 <z_cbvprintf_impl+0xb30>
						OUTC('0');
    1f2e:	9903      	ldr	r1, [sp, #12]
    1f30:	2030      	movs	r0, #48	; 0x30
    1f32:	47d0      	blx	sl
    1f34:	f108 38ff 	add.w	r8, r8, #4294967295
    1f38:	e7c2      	b.n	1ec0 <z_cbvprintf_impl+0xbac>
					OUTC(*cp++);
    1f3a:	9903      	ldr	r1, [sp, #12]
    1f3c:	47d0      	blx	sl
    1f3e:	2800      	cmp	r0, #0
    1f40:	db80      	blt.n	1e44 <z_cbvprintf_impl+0xb30>
				while (isdigit((unsigned char)*cp) != 0) {
    1f42:	7828      	ldrb	r0, [r5, #0]
    1f44:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    1f48:	2b09      	cmp	r3, #9
    1f4a:	46a8      	mov	r8, r5
    1f4c:	f105 0501 	add.w	r5, r5, #1
    1f50:	d9f3      	bls.n	1f3a <z_cbvprintf_impl+0xc26>
    1f52:	eba6 0609 	sub.w	r6, r6, r9
    1f56:	e7c7      	b.n	1ee8 <z_cbvprintf_impl+0xbd4>
				OUTC('0');
    1f58:	9903      	ldr	r1, [sp, #12]
    1f5a:	2030      	movs	r0, #48	; 0x30
    1f5c:	47d0      	blx	sl
    1f5e:	2800      	cmp	r0, #0
    1f60:	f6ff af70 	blt.w	1e44 <z_cbvprintf_impl+0xb30>
    1f64:	3601      	adds	r6, #1
    1f66:	e7c2      	b.n	1eee <z_cbvprintf_impl+0xbda>
			if (conv->altform_0c | conv->altform_0) {
    1f68:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    1f6c:	06da      	lsls	r2, r3, #27
    1f6e:	d401      	bmi.n	1f74 <z_cbvprintf_impl+0xc60>
    1f70:	071b      	lsls	r3, r3, #28
    1f72:	d506      	bpl.n	1f82 <z_cbvprintf_impl+0xc6e>
				OUTC('0');
    1f74:	9903      	ldr	r1, [sp, #12]
    1f76:	2030      	movs	r0, #48	; 0x30
    1f78:	47d0      	blx	sl
    1f7a:	2800      	cmp	r0, #0
    1f7c:	f6ff af62 	blt.w	1e44 <z_cbvprintf_impl+0xb30>
    1f80:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1f82:	9b05      	ldr	r3, [sp, #20]
    1f84:	b13b      	cbz	r3, 1f96 <z_cbvprintf_impl+0xc82>
				OUTC(conv->specifier);
    1f86:	9903      	ldr	r1, [sp, #12]
    1f88:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
    1f8c:	47d0      	blx	sl
    1f8e:	2800      	cmp	r0, #0
    1f90:	f6ff af58 	blt.w	1e44 <z_cbvprintf_impl+0xb30>
    1f94:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1f96:	44a8      	add	r8, r5
    1f98:	e006      	b.n	1fa8 <z_cbvprintf_impl+0xc94>
				OUTC('0');
    1f9a:	9903      	ldr	r1, [sp, #12]
    1f9c:	2030      	movs	r0, #48	; 0x30
    1f9e:	47d0      	blx	sl
    1fa0:	2800      	cmp	r0, #0
    1fa2:	f6ff af4f 	blt.w	1e44 <z_cbvprintf_impl+0xb30>
    1fa6:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1fa8:	eba8 0305 	sub.w	r3, r8, r5
    1fac:	2b00      	cmp	r3, #0
    1fae:	dcf4      	bgt.n	1f9a <z_cbvprintf_impl+0xc86>
			OUTS(bps, bpe);
    1fb0:	9903      	ldr	r1, [sp, #12]
    1fb2:	463b      	mov	r3, r7
    1fb4:	4632      	mov	r2, r6
    1fb6:	4650      	mov	r0, sl
    1fb8:	f005 f8b3 	bl	7122 <outs>
    1fbc:	2800      	cmp	r0, #0
    1fbe:	f6ff af41 	blt.w	1e44 <z_cbvprintf_impl+0xb30>
    1fc2:	4428      	add	r0, r5
    1fc4:	e79f      	b.n	1f06 <z_cbvprintf_impl+0xbf2>
			OUTC(' ');
    1fc6:	9903      	ldr	r1, [sp, #12]
    1fc8:	2020      	movs	r0, #32
    1fca:	47d0      	blx	sl
    1fcc:	2800      	cmp	r0, #0
    1fce:	f6ff af39 	blt.w	1e44 <z_cbvprintf_impl+0xb30>
    1fd2:	3501      	adds	r5, #1
		while (width > 0) {
    1fd4:	1b73      	subs	r3, r6, r5
    1fd6:	2b00      	cmp	r3, #0
    1fd8:	dcf5      	bgt.n	1fc6 <z_cbvprintf_impl+0xcb2>
    1fda:	f7ff bbdf 	b.w	179c <z_cbvprintf_impl+0x488>
			decexp = 0;
    1fde:	4616      	mov	r6, r2
    1fe0:	e6c1      	b.n	1d66 <z_cbvprintf_impl+0xa52>
		if (*buf++ != '0') {
    1fe2:	f10d 085d 	add.w	r8, sp, #93	; 0x5d
	while (precision > 0 && digit_count > 0) {
    1fe6:	e6be      	b.n	1d66 <z_cbvprintf_impl+0xa52>
    1fe8:	00008386 	.word	0x00008386

00001fec <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    1fec:	f002 bd16 	b.w	4a1c <SystemInit>

00001ff0 <z_log_init.isra.0>:
	}

	return mask;
}

static uint32_t z_log_init(bool blocking, bool can_sleep)
    1ff0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1ff4:	4681      	mov	r9, r0
		return 0;
	}

	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);

	if (atomic_inc(&initialized) != 0) {
    1ff6:	482f      	ldr	r0, [pc, #188]	; (20b4 <z_log_init.isra.0+0xc4>)
static uint32_t z_log_init(bool blocking, bool can_sleep)
    1ff8:	460f      	mov	r7, r1
	if (atomic_inc(&initialized) != 0) {
    1ffa:	f005 f8ae 	bl	715a <atomic_inc>
    1ffe:	4606      	mov	r6, r0
    2000:	b970      	cbnz	r0, 2020 <z_log_init.isra.0+0x30>
		z_log_links_initiate();
	}


	/* Assign ids to backends. */
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    2002:	4c2d      	ldr	r4, [pc, #180]	; (20b8 <z_log_init.isra.0+0xc8>)
    2004:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 20bc <z_log_init.isra.0+0xcc>
	uint32_t mask = 0;
    2008:	4605      	mov	r5, r0
    200a:	46a0      	mov	r8, r4
			if (log_backend_is_ready(backend) == 0) {
				log_backend_enable(backend,
						   backend->cb->ctx,
						   CONFIG_LOG_MAX_LEVEL);
			} else {
				mask |= BIT(i);
    200c:	f04f 0b01 	mov.w	fp, #1
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    2010:	4554      	cmp	r4, sl
    2012:	d307      	bcc.n	2024 <z_log_init.isra.0+0x34>
			i++;
		}
	}

	/* If blocking init, wait until all backends are activated. */
	if (blocking) {
    2014:	f1b9 0f00 	cmp.w	r9, #0
    2018:	d002      	beq.n	2020 <z_log_init.isra.0+0x30>
		mask_cpy &= ~BIT(i);
    201a:	f04f 0a01 	mov.w	sl, #1
		while (mask) {
    201e:	b9e5      	cbnz	r5, 205a <z_log_init.isra.0+0x6a>
			}
		}
	}

	return mask;
}
    2020:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (backend->autostart) {
    2024:	7b23      	ldrb	r3, [r4, #12]
    2026:	b173      	cbz	r3, 2046 <z_log_init.isra.0+0x56>
 * @param[in] backend  Pointer to the backend instance.
 */
static inline void log_backend_init(const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	if (backend->api->init) {
    2028:	6823      	ldr	r3, [r4, #0]
    202a:	68db      	ldr	r3, [r3, #12]
    202c:	b10b      	cbz	r3, 2032 <z_log_init.isra.0+0x42>
		backend->api->init(backend);
    202e:	4620      	mov	r0, r4
    2030:	4798      	blx	r3
 * @retval -EBUSY if backend is not yet ready.
 */
static inline int log_backend_is_ready(const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	if (backend->api->is_ready != NULL) {
    2032:	6823      	ldr	r3, [r4, #0]
    2034:	691b      	ldr	r3, [r3, #16]
    2036:	b943      	cbnz	r3, 204a <z_log_init.isra.0+0x5a>
				log_backend_enable(backend,
    2038:	6863      	ldr	r3, [r4, #4]
    203a:	2204      	movs	r2, #4
    203c:	6819      	ldr	r1, [r3, #0]
    203e:	4620      	mov	r0, r4
    2040:	f000 f8c8 	bl	21d4 <log_backend_enable>
			i++;
    2044:	3601      	adds	r6, #1
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    2046:	3410      	adds	r4, #16
    2048:	e7e2      	b.n	2010 <z_log_init.isra.0+0x20>
		return backend->api->is_ready(backend);
    204a:	4620      	mov	r0, r4
    204c:	4798      	blx	r3
			if (log_backend_is_ready(backend) == 0) {
    204e:	2800      	cmp	r0, #0
    2050:	d0f2      	beq.n	2038 <z_log_init.isra.0+0x48>
				mask |= BIT(i);
    2052:	fa0b f306 	lsl.w	r3, fp, r6
    2056:	431d      	orrs	r5, r3
    2058:	e7f4      	b.n	2044 <z_log_init.isra.0+0x54>
    205a:	46a9      	mov	r9, r5
		uint32_t i = __builtin_ctz(mask_cpy);
    205c:	fa95 f4a5 	rbit	r4, r5
    2060:	fab4 f484 	clz	r4, r4
		mask_cpy &= ~BIT(i);
    2064:	fa0a f304 	lsl.w	r3, sl, r4
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    2068:	0126      	lsls	r6, r4, #4
    206a:	eb08 1404 	add.w	r4, r8, r4, lsl #4
		mask_cpy &= ~BIT(i);
    206e:	ea6f 0b03 	mvn.w	fp, r3
    2072:	ea25 0503 	bic.w	r5, r5, r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    2076:	7b23      	ldrb	r3, [r4, #12]
    2078:	b163      	cbz	r3, 2094 <z_log_init.isra.0+0xa4>
	if (backend->api->is_ready != NULL) {
    207a:	f858 3006 	ldr.w	r3, [r8, r6]
    207e:	691b      	ldr	r3, [r3, #16]
    2080:	b993      	cbnz	r3, 20a8 <z_log_init.isra.0+0xb8>
					   backend->cb->ctx,
    2082:	4446      	add	r6, r8
			log_backend_enable(backend,
    2084:	2204      	movs	r2, #4
    2086:	6873      	ldr	r3, [r6, #4]
    2088:	4620      	mov	r0, r4
    208a:	6819      	ldr	r1, [r3, #0]
			mask &= ~BIT(i);
    208c:	ea09 090b 	and.w	r9, r9, fp
			log_backend_enable(backend,
    2090:	f000 f8a0 	bl	21d4 <log_backend_enable>
	while (mask_cpy) {
    2094:	2d00      	cmp	r5, #0
    2096:	d1e1      	bne.n	205c <z_log_init.isra.0+0x6c>
			if (IS_ENABLED(CONFIG_MULTITHREADING) && can_sleep) {
    2098:	b127      	cbz	r7, 20a4 <z_log_init.isra.0+0xb4>
    209a:	f44f 70a4 	mov.w	r0, #328	; 0x148
    209e:	2100      	movs	r1, #0
    20a0:	f004 faa6 	bl	65f0 <z_impl_k_sleep>
    20a4:	464d      	mov	r5, r9
    20a6:	e7ba      	b.n	201e <z_log_init.isra.0+0x2e>
		return backend->api->is_ready(backend);
    20a8:	4620      	mov	r0, r4
    20aa:	4798      	blx	r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    20ac:	2800      	cmp	r0, #0
    20ae:	d1f1      	bne.n	2094 <z_log_init.isra.0+0xa4>
    20b0:	e7e7      	b.n	2082 <z_log_init.isra.0+0x92>
    20b2:	bf00      	nop
    20b4:	200003a4 	.word	0x200003a4
    20b8:	00007efc 	.word	0x00007efc
    20bc:	00007f1c 	.word	0x00007f1c

000020c0 <log_format_func_t_get>:
}
    20c0:	4b01      	ldr	r3, [pc, #4]	; (20c8 <log_format_func_t_get+0x8>)
    20c2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    20c6:	4770      	bx	lr
    20c8:	00007fd0 	.word	0x00007fd0

000020cc <log_set_timestamp_func>:
		thread_set(process_tid);
	}
}

int log_set_timestamp_func(log_timestamp_get_t timestamp_getter, uint32_t freq)
{
    20cc:	b508      	push	{r3, lr}
    20ce:	4603      	mov	r3, r0
    20d0:	4608      	mov	r0, r1
	if (timestamp_getter == NULL) {
    20d2:	b12b      	cbz	r3, 20e0 <log_set_timestamp_func+0x14>
		return -EINVAL;
	}

	timestamp_func = timestamp_getter;
    20d4:	4a04      	ldr	r2, [pc, #16]	; (20e8 <log_set_timestamp_func+0x1c>)
    20d6:	6013      	str	r3, [r2, #0]
	if (CONFIG_LOG_PROCESSING_LATENCY_US) {
		proc_latency = (freq * CONFIG_LOG_PROCESSING_LATENCY_US) / 1000000;
	}

	if (IS_ENABLED(CONFIG_LOG_OUTPUT)) {
		log_output_timestamp_freq_set(freq);
    20d8:	f000 fa7e 	bl	25d8 <log_output_timestamp_freq_set>
	}

	return 0;
    20dc:	2000      	movs	r0, #0
}
    20de:	bd08      	pop	{r3, pc}
		return -EINVAL;
    20e0:	f06f 0015 	mvn.w	r0, #21
    20e4:	e7fb      	b.n	20de <log_set_timestamp_func+0x12>
    20e6:	bf00      	nop
    20e8:	20000008 	.word	0x20000008

000020ec <log_core_init>:
	panic_mode = false;
    20ec:	4a05      	ldr	r2, [pc, #20]	; (2104 <log_core_init+0x18>)
		log_set_timestamp_func(default_get_timestamp,
    20ee:	4806      	ldr	r0, [pc, #24]	; (2108 <log_core_init+0x1c>)
	panic_mode = false;
    20f0:	2300      	movs	r3, #0
    20f2:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
    20f4:	4a05      	ldr	r2, [pc, #20]	; (210c <log_core_init+0x20>)
    20f6:	6013      	str	r3, [r2, #0]
	buffered_cnt = 0;
    20f8:	4a05      	ldr	r2, [pc, #20]	; (2110 <log_core_init+0x24>)
		log_set_timestamp_func(default_get_timestamp,
    20fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	buffered_cnt = 0;
    20fe:	6013      	str	r3, [r2, #0]
		log_set_timestamp_func(default_get_timestamp,
    2100:	f7ff bfe4 	b.w	20cc <log_set_timestamp_func>
    2104:	200007be 	.word	0x200007be
    2108:	00007157 	.word	0x00007157
    210c:	2000039c 	.word	0x2000039c
    2110:	200003a0 	.word	0x200003a0

00002114 <z_impl_log_panic>:

void z_impl_log_panic(void)
{
    2114:	b570      	push	{r4, r5, r6, lr}
	if (panic_mode) {
    2116:	4d0b      	ldr	r5, [pc, #44]	; (2144 <z_impl_log_panic+0x30>)
    2118:	7829      	ldrb	r1, [r5, #0]
    211a:	b941      	cbnz	r1, 212e <z_impl_log_panic+0x1a>
	}

	/* If panic happened early logger might not be initialized.
	 * Forcing initialization of the logger and auto-starting backends.
	 */
	(void)z_log_init(true, false);
    211c:	2001      	movs	r0, #1
    211e:	f7ff ff67 	bl	1ff0 <z_log_init.isra.0>
		if (IS_ENABLED(CONFIG_LOG_FRONTEND_ONLY)) {
			goto out;
		}
	}

	STRUCT_SECTION_FOREACH(log_backend, backend) {
    2122:	4c09      	ldr	r4, [pc, #36]	; (2148 <z_impl_log_panic+0x34>)
    2124:	4e09      	ldr	r6, [pc, #36]	; (214c <z_impl_log_panic+0x38>)
    2126:	42b4      	cmp	r4, r6
    2128:	d302      	bcc.n	2130 <z_impl_log_panic+0x1c>
		while (log_process() == true) {
		}
	}

out:
	panic_mode = true;
    212a:	2301      	movs	r3, #1
    212c:	702b      	strb	r3, [r5, #0]
}
    212e:	bd70      	pop	{r4, r5, r6, pc}
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    2130:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    2132:	795b      	ldrb	r3, [r3, #5]
    2134:	b11b      	cbz	r3, 213e <z_impl_log_panic+0x2a>
	backend->api->panic(backend);
    2136:	6823      	ldr	r3, [r4, #0]
    2138:	4620      	mov	r0, r4
    213a:	689b      	ldr	r3, [r3, #8]
    213c:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    213e:	3410      	adds	r4, #16
    2140:	e7f1      	b.n	2126 <z_impl_log_panic+0x12>
    2142:	bf00      	nop
    2144:	200007be 	.word	0x200007be
    2148:	00007efc 	.word	0x00007efc
    214c:	00007f1c 	.word	0x00007f1c

00002150 <z_log_dropped>:
}
#include <syscalls/log_buffered_cnt_mrsh.c>
#endif

void z_log_dropped(bool buffered)
{
    2150:	b510      	push	{r4, lr}
    2152:	4604      	mov	r4, r0
	atomic_inc(&dropped_cnt);
    2154:	4808      	ldr	r0, [pc, #32]	; (2178 <z_log_dropped+0x28>)
    2156:	f005 f800 	bl	715a <atomic_inc>
	if (buffered) {
    215a:	b15c      	cbz	r4, 2174 <z_log_dropped+0x24>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_sub(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    215c:	f3bf 8f5b 	dmb	ish
    2160:	4b06      	ldr	r3, [pc, #24]	; (217c <z_log_dropped+0x2c>)
    2162:	e853 1f00 	ldrex	r1, [r3]
    2166:	3901      	subs	r1, #1
    2168:	e843 1200 	strex	r2, r1, [r3]
    216c:	2a00      	cmp	r2, #0
    216e:	d1f8      	bne.n	2162 <z_log_dropped+0x12>
    2170:	f3bf 8f5b 	dmb	ish
		atomic_dec(&buffered_cnt);
	}
}
    2174:	bd10      	pop	{r4, pc}
    2176:	bf00      	nop
    2178:	2000039c 	.word	0x2000039c
    217c:	200003a0 	.word	0x200003a0

00002180 <z_log_msg_commit>:
#endif
	z_log_msg_post_finalize();
}

void z_log_msg_commit(struct log_msg *msg)
{
    2180:	b570      	push	{r4, r5, r6, lr}
	msg->hdr.timestamp = timestamp_func();
    2182:	4b0a      	ldr	r3, [pc, #40]	; (21ac <z_log_msg_commit+0x2c>)
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    2184:	4c0a      	ldr	r4, [pc, #40]	; (21b0 <z_log_msg_commit+0x30>)
	msg->hdr.timestamp = timestamp_func();
    2186:	681b      	ldr	r3, [r3, #0]
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    2188:	4e0a      	ldr	r6, [pc, #40]	; (21b4 <z_log_msg_commit+0x34>)
{
    218a:	4605      	mov	r5, r0
	msg->hdr.timestamp = timestamp_func();
    218c:	4798      	blx	r3
    218e:	60a8      	str	r0, [r5, #8]
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    2190:	42b4      	cmp	r4, r6
    2192:	d300      	bcc.n	2196 <z_log_msg_commit+0x16>
	msg_commit(&log_buffer, msg);
}
    2194:	bd70      	pop	{r4, r5, r6, pc}
	return backend->cb->active;
    2196:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend) &&
    2198:	795b      	ldrb	r3, [r3, #5]
    219a:	b123      	cbz	r3, 21a6 <z_log_msg_commit+0x26>
	backend->api->process(backend, msg);
    219c:	6823      	ldr	r3, [r4, #0]
    219e:	4629      	mov	r1, r5
    21a0:	681b      	ldr	r3, [r3, #0]
    21a2:	4620      	mov	r0, r4
    21a4:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    21a6:	3410      	adds	r4, #16
    21a8:	e7f2      	b.n	2190 <z_log_msg_commit+0x10>
    21aa:	bf00      	nop
    21ac:	20000008 	.word	0x20000008
    21b0:	00007efc 	.word	0x00007efc
    21b4:	00007f1c 	.word	0x00007f1c

000021b8 <log_source_name_get>:
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
    21b8:	4a04      	ldr	r2, [pc, #16]	; (21cc <log_source_name_get+0x14>)
    21ba:	4b05      	ldr	r3, [pc, #20]	; (21d0 <log_source_name_get+0x18>)
    21bc:	1a9b      	subs	r3, r3, r2
}

const char *log_source_name_get(uint32_t domain_id, uint32_t source_id)
{
	if (z_log_is_local_domain(domain_id)) {
		if (source_id < log_src_cnt_get(domain_id)) {
    21be:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
			return __log_const_start[source_id].name;
    21c2:	bf34      	ite	cc
    21c4:	f852 0031 	ldrcc.w	r0, [r2, r1, lsl #3]
		} else {
			return NULL;
    21c8:	2000      	movcs	r0, #0
		}
	}

	return link_source_name_get(domain_id, source_id);
}
    21ca:	4770      	bx	lr
    21cc:	00007e74 	.word	0x00007e74
    21d0:	00007efc 	.word	0x00007efc

000021d4 <log_backend_enable>:
			uint32_t level)
{
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    21d4:	4b08      	ldr	r3, [pc, #32]	; (21f8 <log_backend_enable+0x24>)
    21d6:	1ac3      	subs	r3, r0, r3
{
    21d8:	b410      	push	{r4}
	id += backend - log_backend_get(0);
    21da:	111b      	asrs	r3, r3, #4
	backend->cb->id = id;
    21dc:	6844      	ldr	r4, [r0, #4]
    21de:	3301      	adds	r3, #1

	log_backend_id_set(backend, id);
    21e0:	7123      	strb	r3, [r4, #4]
	backend->cb->level = level;
    21e2:	6843      	ldr	r3, [r0, #4]
    21e4:	719a      	strb	r2, [r3, #6]
	backend->cb->ctx = ctx;
    21e6:	6843      	ldr	r3, [r0, #4]
    21e8:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
    21ea:	6843      	ldr	r3, [r0, #4]
    21ec:	2201      	movs	r2, #1
    21ee:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
}
    21f0:	bc10      	pop	{r4}
	z_log_notify_backend_enabled();
    21f2:	f004 bfd4 	b.w	719e <z_log_notify_backend_enabled>
    21f6:	bf00      	nop
    21f8:	00007efc 	.word	0x00007efc

000021fc <z_impl_z_log_msg_runtime_vcreate>:
#endif

void z_impl_z_log_msg_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
    21fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2200:	b085      	sub	sp, #20
    2202:	af02      	add	r7, sp, #8
    2204:	e9d7 a90e 	ldrd	sl, r9, [r7, #56]	; 0x38
    2208:	6b3d      	ldr	r5, [r7, #48]	; 0x30
    220a:	4604      	mov	r4, r0
    220c:	460e      	mov	r6, r1
    220e:	4693      	mov	fp, r2
    2210:	4698      	mov	r8, r3
	int plen;

	if (fmt) {
    2212:	f1ba 0f00 	cmp.w	sl, #0
    2216:	d033      	beq.n	2280 <z_impl_z_log_msg_runtime_vcreate+0x84>
		va_list ap2;

		va_copy(ap2, ap);
    2218:	f8c7 9004 	str.w	r9, [r7, #4]
		plen = cbvprintf_package(NULL, Z_LOG_MSG_ALIGN_OFFSET,
    221c:	f8cd 9000 	str.w	r9, [sp]
    2220:	2110      	movs	r1, #16
    2222:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    2224:	4653      	mov	r3, sl
    2226:	2000      	movs	r0, #0
    2228:	f7fe fd8a 	bl	d40 <cbvprintf_package>
    222c:	4601      	mov	r1, r0
	}

	size_t msg_wlen = Z_LOG_MSG_ALIGNED_WLEN(plen, dlen);
	struct log_msg *msg;
	uint8_t *pkg;
	struct log_msg_desc desc =
    222e:	4a15      	ldr	r2, [pc, #84]	; (2284 <z_impl_z_log_msg_runtime_vcreate+0x88>)
    2230:	f004 0407 	and.w	r4, r4, #7
    2234:	f00b 0b07 	and.w	fp, fp, #7
    2238:	00e4      	lsls	r4, r4, #3
    223a:	ea44 148b 	orr.w	r4, r4, fp, lsl #6
    223e:	ea02 2241 	and.w	r2, r2, r1, lsl #9
    2242:	4314      	orrs	r4, r2
    2244:	ea44 5405 	orr.w	r4, r4, r5, lsl #20
	size_t msg_wlen = Z_LOG_MSG_ALIGNED_WLEN(plen, dlen);
    2248:	3517      	adds	r5, #23
    224a:	440d      	add	r5, r1
			pkg = alloca(plen);
		} else {
			pkg = msg ? msg->data : NULL;
		}
	} else {
		msg = alloca(msg_wlen * sizeof(int));
    224c:	f025 0507 	bic.w	r5, r5, #7
    2250:	ebad 0d05 	sub.w	sp, sp, r5
    2254:	ad02      	add	r5, sp, #8
		pkg = msg->data;
	}

	if (pkg && fmt) {
    2256:	f1ba 0f00 	cmp.w	sl, #0
    225a:	d007      	beq.n	226c <z_impl_z_log_msg_runtime_vcreate+0x70>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
    225c:	f8cd 9000 	str.w	r9, [sp]
    2260:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    2262:	4653      	mov	r3, sl
    2264:	f105 0010 	add.w	r0, r5, #16
    2268:	f7fe fd6a 	bl	d40 <cbvprintf_package>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg_finalize(msg, source, desc, data);
    226c:	4643      	mov	r3, r8
    226e:	4622      	mov	r2, r4
    2270:	4631      	mov	r1, r6
    2272:	4628      	mov	r0, r5
    2274:	f004 ff96 	bl	71a4 <z_log_msg_finalize>
	}
}
    2278:	370c      	adds	r7, #12
    227a:	46bd      	mov	sp, r7
    227c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		plen = 0;
    2280:	4651      	mov	r1, sl
    2282:	e7d4      	b.n	222e <z_impl_z_log_msg_runtime_vcreate+0x32>
    2284:	000ffe00 	.word	0x000ffe00

00002288 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
    2288:	b40e      	push	{r1, r2, r3}
    228a:	b503      	push	{r0, r1, lr}
    228c:	ab03      	add	r3, sp, #12
    228e:	4601      	mov	r1, r0
    2290:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
	length = cbvprintf(out_func, (void *)output, fmt, args);
    2294:	4804      	ldr	r0, [pc, #16]	; (22a8 <print_formatted+0x20>)
	va_start(args, fmt);
    2296:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
    2298:	f004 ffc6 	bl	7228 <cbvprintf>
	va_end(args);

	return length;
}
    229c:	b002      	add	sp, #8
    229e:	f85d eb04 	ldr.w	lr, [sp], #4
    22a2:	b003      	add	sp, #12
    22a4:	4770      	bx	lr
    22a6:	bf00      	nop
    22a8:	000071d7 	.word	0x000071d7

000022ac <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    22ac:	06ca      	lsls	r2, r1, #27
    22ae:	d405      	bmi.n	22bc <newline_print+0x10>
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    22b0:	068b      	lsls	r3, r1, #26
		print_formatted(ctx, "\n");
    22b2:	bf4c      	ite	mi
    22b4:	4902      	ldrmi	r1, [pc, #8]	; (22c0 <newline_print+0x14>)
	} else {
		print_formatted(ctx, "\r\n");
    22b6:	4903      	ldrpl	r1, [pc, #12]	; (22c4 <newline_print+0x18>)
    22b8:	f7ff bfe6 	b.w	2288 <print_formatted>
	}
}
    22bc:	4770      	bx	lr
    22be:	bf00      	nop
    22c0:	00008395 	.word	0x00008395
    22c4:	00008394 	.word	0x00008394

000022c8 <log_output_process>:
			uint8_t level,
			const uint8_t *package,
			const uint8_t *data,
			size_t data_len,
			uint32_t flags)
{
    22c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    22cc:	b089      	sub	sp, #36	; 0x24
    22ce:	469b      	mov	fp, r3
    22d0:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    22d4:	9304      	str	r3, [sp, #16]
    22d6:	e9dd 9313 	ldrd	r9, r3, [sp, #76]	; 0x4c
    22da:	9305      	str	r3, [sp, #20]
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;
	cbprintf_cb cb;

	if (!raw_string) {
    22dc:	9b04      	ldr	r3, [sp, #16]
{
    22de:	9206      	str	r2, [sp, #24]
    22e0:	e9dd 7615 	ldrd	r7, r6, [sp, #84]	; 0x54
    22e4:	4604      	mov	r4, r0
    22e6:	460d      	mov	r5, r1
	if (!raw_string) {
    22e8:	2b00      	cmp	r3, #0
    22ea:	f000 8087 	beq.w	23fc <log_output_process+0x134>
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    22ee:	f006 0308 	and.w	r3, r6, #8
    22f2:	9307      	str	r3, [sp, #28]
	const char *tag = IS_ENABLED(CONFIG_LOG) ? z_log_get_tag() : NULL;
    22f4:	f004 ff54 	bl	71a0 <z_log_get_tag>
	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
    22f8:	f006 0a02 	and.w	sl, r6, #2
	if (tag) {
    22fc:	4602      	mov	r2, r0
    22fe:	2800      	cmp	r0, #0
    2300:	d04b      	beq.n	239a <log_output_process+0xd2>
		length += print_formatted(output, "%s ", tag);
    2302:	4986      	ldr	r1, [pc, #536]	; (251c <log_output_process+0x254>)
    2304:	4620      	mov	r0, r4
    2306:	f7ff ffbf 	bl	2288 <print_formatted>
    230a:	4680      	mov	r8, r0
	if (stamp) {
    230c:	f1ba 0f00 	cmp.w	sl, #0
    2310:	d008      	beq.n	2324 <log_output_process+0x5c>
	if (!format) {
    2312:	f016 0f44 	tst.w	r6, #68	; 0x44
    2316:	d142      	bne.n	239e <log_output_process+0xd6>
		length = print_formatted(output, "[%08lu] ", timestamp);
    2318:	4981      	ldr	r1, [pc, #516]	; (2520 <log_output_process+0x258>)
    231a:	462a      	mov	r2, r5
    231c:	4620      	mov	r0, r4
    231e:	f7ff ffb3 	bl	2288 <print_formatted>
		length += timestamp_print(output, flags, timestamp);
    2322:	4480      	add	r8, r0
	if (color) {
    2324:	f006 0301 	and.w	r3, r6, #1
    2328:	b15b      	cbz	r3, 2342 <log_output_process+0x7a>
		const char *log_color = start && (colors[level] != NULL) ?
    232a:	4b7e      	ldr	r3, [pc, #504]	; (2524 <log_output_process+0x25c>)
    232c:	9a04      	ldr	r2, [sp, #16]
		print_formatted(output, "%s", log_color);
    232e:	497e      	ldr	r1, [pc, #504]	; (2528 <log_output_process+0x260>)
		const char *log_color = start && (colors[level] != NULL) ?
    2330:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
		print_formatted(output, "%s", log_color);
    2334:	4b7d      	ldr	r3, [pc, #500]	; (252c <log_output_process+0x264>)
    2336:	4620      	mov	r0, r4
    2338:	2a00      	cmp	r2, #0
    233a:	bf08      	it	eq
    233c:	461a      	moveq	r2, r3
    233e:	f7ff ffa3 	bl	2288 <print_formatted>
	if (level_on) {
    2342:	f006 0308 	and.w	r3, r6, #8
    2346:	2b00      	cmp	r3, #0
    2348:	d055      	beq.n	23f6 <log_output_process+0x12e>
		total += print_formatted(output, "<%s> ", severity[level]);
    234a:	4b79      	ldr	r3, [pc, #484]	; (2530 <log_output_process+0x268>)
    234c:	9a04      	ldr	r2, [sp, #16]
    234e:	4979      	ldr	r1, [pc, #484]	; (2534 <log_output_process+0x26c>)
    2350:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    2354:	4620      	mov	r0, r4
    2356:	f7ff ff97 	bl	2288 <print_formatted>
    235a:	4605      	mov	r5, r0
	if (domain) {
    235c:	9b06      	ldr	r3, [sp, #24]
    235e:	b12b      	cbz	r3, 236c <log_output_process+0xa4>
		total += print_formatted(output, "%s/", domain);
    2360:	4975      	ldr	r1, [pc, #468]	; (2538 <log_output_process+0x270>)
    2362:	461a      	mov	r2, r3
    2364:	4620      	mov	r0, r4
    2366:	f7ff ff8f 	bl	2288 <print_formatted>
    236a:	4405      	add	r5, r0
	if (source) {
    236c:	f1bb 0f00 	cmp.w	fp, #0
    2370:	d005      	beq.n	237e <log_output_process+0xb6>
		total += print_formatted(output,
    2372:	4972      	ldr	r1, [pc, #456]	; (253c <log_output_process+0x274>)
    2374:	465a      	mov	r2, fp
    2376:	4620      	mov	r0, r4
    2378:	f7ff ff86 	bl	2288 <print_formatted>
    237c:	4405      	add	r5, r0
	length += ids_print(output, level_on, func_on, domain, source, level);
    237e:	4445      	add	r5, r8
		 * appending <CR> to the new line character).
		 */
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
	}

	if (package) {
    2380:	f1b9 0f00 	cmp.w	r9, #0
    2384:	d149      	bne.n	241a <log_output_process+0x152>

		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	if (data_len) {
    2386:	2f00      	cmp	r7, #0
    2388:	d14f      	bne.n	242a <log_output_process+0x162>
	if (color) {
    238a:	07f3      	lsls	r3, r6, #31
    238c:	f100 80c0 	bmi.w	2510 <log_output_process+0x248>
	newline_print(output, flags);
    2390:	4631      	mov	r1, r6
    2392:	4620      	mov	r0, r4
    2394:	f7ff ff8a 	bl	22ac <newline_print>
}
    2398:	e0b4      	b.n	2504 <log_output_process+0x23c>
	uint32_t length = 0U;
    239a:	4680      	mov	r8, r0
    239c:	e7b6      	b.n	230c <log_output_process+0x44>
	} else if (freq != 0U) {
    239e:	4b68      	ldr	r3, [pc, #416]	; (2540 <log_output_process+0x278>)
    23a0:	6818      	ldr	r0, [r3, #0]
    23a2:	2800      	cmp	r0, #0
    23a4:	d0bd      	beq.n	2322 <log_output_process+0x5a>
		timestamp /= timestamp_div;
    23a6:	4b67      	ldr	r3, [pc, #412]	; (2544 <log_output_process+0x27c>)
		ms = (remainder * 1000U) / freq;
    23a8:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
		timestamp /= timestamp_div;
    23ac:	681b      	ldr	r3, [r3, #0]
    23ae:	fbb5 f5f3 	udiv	r5, r5, r3
		total_seconds = timestamp / freq;
    23b2:	f44f 6261 	mov.w	r2, #3600	; 0xe10
    23b6:	fbb5 f3f0 	udiv	r3, r5, r0
		remainder = timestamp % freq;
    23ba:	fb00 5513 	mls	r5, r0, r3, r5
    23be:	fbb3 faf2 	udiv	sl, r3, r2
		ms = (remainder * 1000U) / freq;
    23c2:	fb0e f505 	mul.w	r5, lr, r5
    23c6:	fb02 321a 	mls	r2, r2, sl, r3
		mins = seconds / 60U;
    23ca:	213c      	movs	r1, #60	; 0x3c
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    23cc:	fbb5 fcf0 	udiv	ip, r5, r0
		mins = seconds / 60U;
    23d0:	fbb2 f3f1 	udiv	r3, r2, r1
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    23d4:	fb00 551c 	mls	r5, r0, ip, r5
				length = print_formatted(output,
    23d8:	fb01 2213 	mls	r2, r1, r3, r2
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    23dc:	fb0e f505 	mul.w	r5, lr, r5
				length = print_formatted(output,
    23e0:	9200      	str	r2, [sp, #0]
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    23e2:	fbb5 f5f0 	udiv	r5, r5, r0
				length = print_formatted(output,
    23e6:	4958      	ldr	r1, [pc, #352]	; (2548 <log_output_process+0x280>)
    23e8:	e9cd c501 	strd	ip, r5, [sp, #4]
    23ec:	4652      	mov	r2, sl
    23ee:	4620      	mov	r0, r4
    23f0:	f7ff ff4a 	bl	2288 <print_formatted>
    23f4:	e795      	b.n	2322 <log_output_process+0x5a>
	int total = 0;
    23f6:	f006 0508 	and.w	r5, r6, #8
    23fa:	e7af      	b.n	235c <log_output_process+0x94>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    23fc:	f1bb 0f01 	cmp.w	fp, #1
    2400:	d106      	bne.n	2410 <log_output_process+0x148>
	if (package) {
    2402:	f1b9 0f00 	cmp.w	r9, #0
    2406:	d164      	bne.n	24d2 <log_output_process+0x20a>
	if (data_len) {
    2408:	2f00      	cmp	r7, #0
    240a:	d07b      	beq.n	2504 <log_output_process+0x23c>
		prefix_offset = 0;
    240c:	2500      	movs	r5, #0
    240e:	e00c      	b.n	242a <log_output_process+0x162>
	if (package) {
    2410:	f1b9 0f00 	cmp.w	r9, #0
    2414:	d0f8      	beq.n	2408 <log_output_process+0x140>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    2416:	484d      	ldr	r0, [pc, #308]	; (254c <log_output_process+0x284>)
    2418:	e05c      	b.n	24d4 <log_output_process+0x20c>
		cb = out_func;
    241a:	484d      	ldr	r0, [pc, #308]	; (2550 <log_output_process+0x288>)
		return cbpprintf_external(out, cbvprintf_tagged_args,
					  ctx, packaged);
	}
#endif

	return cbpprintf_external(out, cbvprintf, ctx, packaged);
    241c:	494d      	ldr	r1, [pc, #308]	; (2554 <log_output_process+0x28c>)
    241e:	464b      	mov	r3, r9
    2420:	4622      	mov	r2, r4
    2422:	f004 fce6 	bl	6df2 <cbpprintf_external>
	if (data_len) {
    2426:	2f00      	cmp	r7, #0
    2428:	d068      	beq.n	24fc <log_output_process+0x234>
		print_formatted(output, " ");
    242a:	f8df 912c 	ldr.w	r9, [pc, #300]	; 2558 <log_output_process+0x290>
			print_formatted(output, "%02x ", data[i]);
    242e:	f8df a12c 	ldr.w	sl, [pc, #300]	; 255c <log_output_process+0x294>
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    2432:	2f10      	cmp	r7, #16
	newline_print(output, flags);
    2434:	4631      	mov	r1, r6
    2436:	4620      	mov	r0, r4
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    2438:	46b8      	mov	r8, r7
    243a:	bf28      	it	cs
    243c:	f04f 0810 	movcs.w	r8, #16
	newline_print(output, flags);
    2440:	f7ff ff34 	bl	22ac <newline_print>
	for (int i = 0; i < prefix_offset; i++) {
    2444:	f04f 0b00 	mov.w	fp, #0
    2448:	455d      	cmp	r5, fp
    244a:	dc45      	bgt.n	24d8 <log_output_process+0x210>
			print_formatted(output, "%02x ", data[i]);
    244c:	9b05      	ldr	r3, [sp, #20]
    244e:	4651      	mov	r1, sl
    2450:	781a      	ldrb	r2, [r3, #0]
    2452:	4620      	mov	r0, r4
    2454:	f7ff ff18 	bl	2288 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    2458:	f04f 0b01 	mov.w	fp, #1
		if (i > 0 && !(i % 8)) {
    245c:	f01b 0f07 	tst.w	fp, #7
    2460:	d103      	bne.n	246a <log_output_process+0x1a2>
			print_formatted(output, " ");
    2462:	4649      	mov	r1, r9
    2464:	4620      	mov	r0, r4
    2466:	f7ff ff0f 	bl	2288 <print_formatted>
		if (i < length) {
    246a:	45d8      	cmp	r8, fp
    246c:	d93b      	bls.n	24e6 <log_output_process+0x21e>
			print_formatted(output, "%02x ", data[i]);
    246e:	9b05      	ldr	r3, [sp, #20]
    2470:	4651      	mov	r1, sl
    2472:	f813 200b 	ldrb.w	r2, [r3, fp]
    2476:	4620      	mov	r0, r4
    2478:	f7ff ff06 	bl	2288 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    247c:	f10b 0b01 	add.w	fp, fp, #1
    2480:	f1bb 0f10 	cmp.w	fp, #16
    2484:	d1ea      	bne.n	245c <log_output_process+0x194>
	print_formatted(output, "|");
    2486:	4936      	ldr	r1, [pc, #216]	; (2560 <log_output_process+0x298>)
    2488:	4620      	mov	r0, r4
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    248a:	f04f 0b00 	mov.w	fp, #0
	print_formatted(output, "|");
    248e:	f7ff fefb 	bl	2288 <print_formatted>
		if (i < length) {
    2492:	465a      	mov	r2, fp
			unsigned char c = (unsigned char)data[i];
    2494:	9b05      	ldr	r3, [sp, #20]
    2496:	5c9a      	ldrb	r2, [r3, r2]
	return (int)((((unsigned)c) >= ' ') &&
    2498:	f1a2 0120 	sub.w	r1, r2, #32
			print_formatted(output, "%c",
    249c:	295f      	cmp	r1, #95	; 0x5f
    249e:	bf28      	it	cs
    24a0:	222e      	movcs	r2, #46	; 0x2e
    24a2:	4930      	ldr	r1, [pc, #192]	; (2564 <log_output_process+0x29c>)
    24a4:	4620      	mov	r0, r4
    24a6:	f7ff feef 	bl	2288 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    24aa:	f10b 0b01 	add.w	fp, fp, #1
    24ae:	f1bb 0f10 	cmp.w	fp, #16
    24b2:	d01d      	beq.n	24f0 <log_output_process+0x228>
		if (i > 0 && !(i % 8)) {
    24b4:	f01b 0f07 	tst.w	fp, #7
    24b8:	d103      	bne.n	24c2 <log_output_process+0x1fa>
			print_formatted(output, " ");
    24ba:	4649      	mov	r1, r9
    24bc:	4620      	mov	r0, r4
    24be:	f7ff fee3 	bl	2288 <print_formatted>
		if (i < length) {
    24c2:	45d8      	cmp	r8, fp
    24c4:	465a      	mov	r2, fp
    24c6:	d8e5      	bhi.n	2494 <log_output_process+0x1cc>
			print_formatted(output, " ");
    24c8:	4649      	mov	r1, r9
    24ca:	4620      	mov	r0, r4
    24cc:	f7ff fedc 	bl	2288 <print_formatted>
    24d0:	e7eb      	b.n	24aa <log_output_process+0x1e2>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    24d2:	481f      	ldr	r0, [pc, #124]	; (2550 <log_output_process+0x288>)
		prefix_offset = 0;
    24d4:	9d04      	ldr	r5, [sp, #16]
    24d6:	e7a1      	b.n	241c <log_output_process+0x154>
		print_formatted(output, " ");
    24d8:	4649      	mov	r1, r9
    24da:	4620      	mov	r0, r4
    24dc:	f7ff fed4 	bl	2288 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    24e0:	f10b 0b01 	add.w	fp, fp, #1
    24e4:	e7b0      	b.n	2448 <log_output_process+0x180>
			print_formatted(output, "   ");
    24e6:	4920      	ldr	r1, [pc, #128]	; (2568 <log_output_process+0x2a0>)
    24e8:	4620      	mov	r0, r4
    24ea:	f7ff fecd 	bl	2288 <print_formatted>
    24ee:	e7c5      	b.n	247c <log_output_process+0x1b4>
		data += length;
    24f0:	9b05      	ldr	r3, [sp, #20]
	} while (len);
    24f2:	ebb7 0708 	subs.w	r7, r7, r8
		data += length;
    24f6:	4443      	add	r3, r8
    24f8:	9305      	str	r3, [sp, #20]
	} while (len);
    24fa:	d19a      	bne.n	2432 <log_output_process+0x16a>
		log_msg_hexdump(output, (uint8_t *)data, data_len, prefix_offset, flags);
	}

	if (!raw_string) {
    24fc:	9b04      	ldr	r3, [sp, #16]
    24fe:	2b00      	cmp	r3, #0
    2500:	f47f af43 	bne.w	238a <log_output_process+0xc2>
		postfix_print(output, flags, level);
	}

	log_output_flush(output);
    2504:	4620      	mov	r0, r4
}
    2506:	b009      	add	sp, #36	; 0x24
    2508:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	log_output_flush(output);
    250c:	f004 be93 	b.w	7236 <log_output_flush>
		print_formatted(output, "%s", log_color);
    2510:	4a06      	ldr	r2, [pc, #24]	; (252c <log_output_process+0x264>)
    2512:	4905      	ldr	r1, [pc, #20]	; (2528 <log_output_process+0x260>)
    2514:	4620      	mov	r0, r4
    2516:	f7ff feb7 	bl	2288 <print_formatted>
}
    251a:	e739      	b.n	2390 <log_output_process+0xc8>
    251c:	0000839c 	.word	0x0000839c
    2520:	000083a0 	.word	0x000083a0
    2524:	00007fe0 	.word	0x00007fe0
    2528:	00008976 	.word	0x00008976
    252c:	00008397 	.word	0x00008397
    2530:	00007ff4 	.word	0x00007ff4
    2534:	000083c5 	.word	0x000083c5
    2538:	000083cb 	.word	0x000083cb
    253c:	000083cf 	.word	0x000083cf
    2540:	200003ac 	.word	0x200003ac
    2544:	200003a8 	.word	0x200003a8
    2548:	000083a9 	.word	0x000083a9
    254c:	000071f3 	.word	0x000071f3
    2550:	000071d7 	.word	0x000071d7
    2554:	00007229 	.word	0x00007229
    2558:	000083dc 	.word	0x000083dc
    255c:	000083d4 	.word	0x000083d4
    2560:	000083de 	.word	0x000083de
    2564:	000083e0 	.word	0x000083e0
    2568:	000083da 	.word	0x000083da

0000256c <log_output_msg_process>:

void log_output_msg_process(const struct log_output *output,
			    struct log_msg *msg, uint32_t flags)
{
    256c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 *
 * @return Log level.
 */
static inline uint8_t log_msg_get_level(struct log_msg *msg)
{
	return msg->hdr.desc.level;
    2570:	880f      	ldrh	r7, [r1, #0]
 *
 * @return Pointer to the source data.
 */
static inline const void *log_msg_get_source(struct log_msg *msg)
{
	return msg->hdr.source;
    2572:	684b      	ldr	r3, [r1, #4]
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg_get_timestamp(struct log_msg *msg)
{
	return msg->hdr.timestamp;
    2574:	688e      	ldr	r6, [r1, #8]
    2576:	b086      	sub	sp, #24
    2578:	4605      	mov	r5, r0
    257a:	460c      	mov	r4, r1
    257c:	4690      	mov	r8, r2
	return msg->hdr.desc.level;
    257e:	f3c7 1782 	ubfx	r7, r7, #6, #3
		/* Remote domain is converting source pointer to ID */
		source_id = (int16_t)(uintptr_t)log_msg_get_source(msg);
	} else {
		void *source = (void *)log_msg_get_source(msg);

		if (source != NULL) {
    2582:	b15b      	cbz	r3, 259c <log_output_msg_process+0x30>
    2584:	4a13      	ldr	r2, [pc, #76]	; (25d4 <log_output_msg_process+0x68>)
    2586:	1a9b      	subs	r3, r3, r2
			source_id = IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
    2588:	f343 01cf 	sbfx	r1, r3, #3, #16
		} else {
			source_id = -1;
		}
	}

	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    258c:	2900      	cmp	r1, #0
    258e:	db1f      	blt.n	25d0 <log_output_msg_process+0x64>
	return msg->hdr.desc.domain;
    2590:	7820      	ldrb	r0, [r4, #0]
    2592:	f3c0 00c2 	ubfx	r0, r0, #3, #3
    2596:	f7ff fe0f 	bl	21b8 <log_source_name_get>
    259a:	4603      	mov	r3, r0
 *
 * @return pointer to the package.
 */
static inline uint8_t *log_msg_get_package(struct log_msg *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;
    259c:	4621      	mov	r1, r4
	*len = msg->hdr.desc.data_len;
    259e:	8860      	ldrh	r0, [r4, #2]
	*len = msg->hdr.desc.package_len;
    25a0:	f851 2b10 	ldr.w	r2, [r1], #16
	size_t plen, dlen;
	uint8_t *package = log_msg_get_package(msg, &plen);
	uint8_t *data = log_msg_get_data(msg, &dlen);

	log_output_process(output, timestamp, NULL, sname, level,
    25a4:	9700      	str	r7, [sp, #0]
    25a6:	f3c2 224a 	ubfx	r2, r2, #9, #11
    25aa:	2a00      	cmp	r2, #0
	return msg->data + msg->hdr.desc.package_len;
    25ac:	eb01 0402 	add.w	r4, r1, r2
	*len = msg->hdr.desc.data_len;
    25b0:	f3c0 100b 	ubfx	r0, r0, #4, #12
    25b4:	bf08      	it	eq
    25b6:	2100      	moveq	r1, #0
    25b8:	e9cd 0803 	strd	r0, r8, [sp, #12]
    25bc:	e9cd 1401 	strd	r1, r4, [sp, #4]
    25c0:	2200      	movs	r2, #0
    25c2:	4631      	mov	r1, r6
    25c4:	4628      	mov	r0, r5
    25c6:	f7ff fe7f 	bl	22c8 <log_output_process>
			   plen > 0 ? package : NULL, data, dlen, flags);
}
    25ca:	b006      	add	sp, #24
    25cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    25d0:	2300      	movs	r3, #0
    25d2:	e7e3      	b.n	259c <log_output_msg_process+0x30>
    25d4:	00007e74 	.word	0x00007e74

000025d8 <log_output_timestamp_freq_set>:
{
	timestamp_div = 1U;
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    25d8:	4a07      	ldr	r2, [pc, #28]	; (25f8 <log_output_timestamp_freq_set+0x20>)
    25da:	2100      	movs	r1, #0
    25dc:	2301      	movs	r3, #1
    25de:	4290      	cmp	r0, r2
    25e0:	d806      	bhi.n	25f0 <log_output_timestamp_freq_set+0x18>
    25e2:	4a06      	ldr	r2, [pc, #24]	; (25fc <log_output_timestamp_freq_set+0x24>)
    25e4:	b901      	cbnz	r1, 25e8 <log_output_timestamp_freq_set+0x10>
	timestamp_div = 1U;
    25e6:	2301      	movs	r3, #1
    25e8:	6013      	str	r3, [r2, #0]
		frequency /= 2U;
		timestamp_div *= 2U;
	}

	freq = frequency;
    25ea:	4b05      	ldr	r3, [pc, #20]	; (2600 <log_output_timestamp_freq_set+0x28>)
    25ec:	6018      	str	r0, [r3, #0]
}
    25ee:	4770      	bx	lr
		frequency /= 2U;
    25f0:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    25f2:	005b      	lsls	r3, r3, #1
    25f4:	2101      	movs	r1, #1
    25f6:	e7f2      	b.n	25de <log_output_timestamp_freq_set+0x6>
    25f8:	000f4240 	.word	0x000f4240
    25fc:	200003a8 	.word	0x200003a8
    2600:	200003ac 	.word	0x200003ac

00002604 <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    2604:	4b01      	ldr	r3, [pc, #4]	; (260c <log_backend_rtt_init+0x8>)
    2606:	2201      	movs	r2, #1
    2608:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
}
    260a:	4770      	bx	lr
    260c:	200007bf 	.word	0x200007bf

00002610 <format_set>:
	log_output_func(&log_output_rtt, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    2610:	4b01      	ldr	r3, [pc, #4]	; (2618 <format_set+0x8>)
	return 0;
}
    2612:	2000      	movs	r0, #0
	log_format_current = log_type;
    2614:	6019      	str	r1, [r3, #0]
}
    2616:	4770      	bx	lr
    2618:	200003c4 	.word	0x200003c4

0000261c <panic>:
	panic_mode = true;
    261c:	4b02      	ldr	r3, [pc, #8]	; (2628 <panic+0xc>)
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
    261e:	4803      	ldr	r0, [pc, #12]	; (262c <panic+0x10>)
    2620:	2201      	movs	r2, #1
    2622:	701a      	strb	r2, [r3, #0]
    2624:	f004 be07 	b.w	7236 <log_output_flush>
    2628:	200007c0 	.word	0x200007c0
    262c:	00008024 	.word	0x00008024

00002630 <process>:
{
    2630:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2632:	4b06      	ldr	r3, [pc, #24]	; (264c <process+0x1c>)
    2634:	6818      	ldr	r0, [r3, #0]
{
    2636:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2638:	f7ff fd42 	bl	20c0 <log_format_func_t_get>
	log_output_func(&log_output_rtt, &msg->log, flags);
    263c:	4621      	mov	r1, r4
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    263e:	4603      	mov	r3, r0
}
    2640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_output_func(&log_output_rtt, &msg->log, flags);
    2644:	4802      	ldr	r0, [pc, #8]	; (2650 <process+0x20>)
    2646:	220f      	movs	r2, #15
    2648:	4718      	bx	r3
    264a:	bf00      	nop
    264c:	200003c4 	.word	0x200003c4
    2650:	00008024 	.word	0x00008024

00002654 <data_out_block_mode>:
{
    2654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2656:	4d19      	ldr	r5, [pc, #100]	; (26bc <data_out_block_mode+0x68>)
    2658:	4607      	mov	r7, r0
    265a:	460e      	mov	r6, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    265c:	2404      	movs	r4, #4
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    265e:	4632      	mov	r2, r6
    2660:	4639      	mov	r1, r7
    2662:	2000      	movs	r0, #0
    2664:	f003 f950 	bl	5908 <SEGGER_RTT_WriteSkipNoLock>
		if (ret) {
    2668:	b1c8      	cbz	r0, 269e <data_out_block_mode+0x4a>
	host_present = true;
    266a:	2301      	movs	r3, #1
    266c:	702b      	strb	r3, [r5, #0]
	return panic_mode;
    266e:	4b14      	ldr	r3, [pc, #80]	; (26c0 <data_out_block_mode+0x6c>)
	if (is_panic_mode()) {
    2670:	781b      	ldrb	r3, [r3, #0]
    2672:	b92b      	cbnz	r3, 2680 <data_out_block_mode+0x2c>
}
    2674:	4630      	mov	r0, r6
    2676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (retry_cnt == 0) {
    2678:	b95c      	cbnz	r4, 2692 <data_out_block_mode+0x3e>
		host_present = false;
    267a:	702c      	strb	r4, [r5, #0]
    267c:	f04f 34ff 	mov.w	r4, #4294967295
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    2680:	2000      	movs	r0, #0
    2682:	f003 f9b5 	bl	59f0 <SEGGER_RTT_HasDataUp>
    2686:	2800      	cmp	r0, #0
    2688:	d0f4      	beq.n	2674 <data_out_block_mode+0x20>
    268a:	782b      	ldrb	r3, [r5, #0]
    268c:	2b00      	cmp	r3, #0
    268e:	d1f3      	bne.n	2678 <data_out_block_mode+0x24>
    2690:	e7f0      	b.n	2674 <data_out_block_mode+0x20>
			on_failed_write(retry_cnt--);
    2692:	3c01      	subs	r4, #1
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_BUSY_WAIT);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_busy_wait(usec_to_wait);
    2694:	f241 3088 	movw	r0, #5000	; 0x1388
    2698:	f005 fac0 	bl	7c1c <z_impl_k_busy_wait>
}
    269c:	e7f0      	b.n	2680 <data_out_block_mode+0x2c>
		} else if (host_present) {
    269e:	782b      	ldrb	r3, [r5, #0]
    26a0:	b113      	cbz	r3, 26a8 <data_out_block_mode+0x54>
	if (retry_cnt == 0) {
    26a2:	3c01      	subs	r4, #1
    26a4:	d104      	bne.n	26b0 <data_out_block_mode+0x5c>
		host_present = false;
    26a6:	702c      	strb	r4, [r5, #0]
	} while ((ret == 0) && host_present);
    26a8:	782b      	ldrb	r3, [r5, #0]
    26aa:	2b00      	cmp	r3, #0
    26ac:	d1d7      	bne.n	265e <data_out_block_mode+0xa>
    26ae:	e7e1      	b.n	2674 <data_out_block_mode+0x20>
	z_impl_k_busy_wait(usec_to_wait);
    26b0:	f241 3088 	movw	r0, #5000	; 0x1388
    26b4:	f005 fab2 	bl	7c1c <z_impl_k_busy_wait>
    26b8:	e7f6      	b.n	26a8 <data_out_block_mode+0x54>
    26ba:	bf00      	nop
    26bc:	200007bf 	.word	0x200007bf
    26c0:	200007c0 	.word	0x200007c0

000026c4 <format_set>:
	log_output_func(&log_output_uart, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    26c4:	4b01      	ldr	r3, [pc, #4]	; (26cc <format_set+0x8>)
	return 0;
}
    26c6:	2000      	movs	r0, #0
	log_format_current = log_type;
    26c8:	6019      	str	r1, [r3, #0]
}
    26ca:	4770      	bx	lr
    26cc:	200003dc 	.word	0x200003dc

000026d0 <panic>:
		}
	}
}

static void panic(struct log_backend const *const backend)
{
    26d0:	b507      	push	{r0, r1, r2, lr}
	}
#elif defined(CONFIG_PM_DEVICE)
	enum pm_device_state pm_state;
	int rc;

	rc = pm_device_state_get(uart_dev, &pm_state);
    26d2:	480b      	ldr	r0, [pc, #44]	; (2700 <panic+0x30>)
    26d4:	f10d 0107 	add.w	r1, sp, #7
    26d8:	f004 fdbb 	bl	7252 <pm_device_state_get>
	if ((rc == 0) && (pm_state == PM_DEVICE_STATE_SUSPENDED)) {
    26dc:	b930      	cbnz	r0, 26ec <panic+0x1c>
    26de:	f89d 1007 	ldrb.w	r1, [sp, #7]
    26e2:	2901      	cmp	r1, #1
    26e4:	d102      	bne.n	26ec <panic+0x1c>
		pm_device_action_run(uart_dev, PM_DEVICE_ACTION_RESUME);
    26e6:	4806      	ldr	r0, [pc, #24]	; (2700 <panic+0x30>)
    26e8:	f000 fa2c 	bl	2b44 <pm_device_action_run>
	}
#endif /* CONFIG_PM_DEVICE */

	in_panic = true;
    26ec:	4b05      	ldr	r3, [pc, #20]	; (2704 <panic+0x34>)
    26ee:	4806      	ldr	r0, [pc, #24]	; (2708 <panic+0x38>)
    26f0:	2201      	movs	r2, #1
    26f2:	701a      	strb	r2, [r3, #0]
    26f4:	f004 fd9f 	bl	7236 <log_output_flush>
	log_backend_std_panic(&log_output_uart);
}
    26f8:	b003      	add	sp, #12
    26fa:	f85d fb04 	ldr.w	pc, [sp], #4
    26fe:	bf00      	nop
    2700:	00007cc0 	.word	0x00007cc0
    2704:	200007c3 	.word	0x200007c3
    2708:	00008050 	.word	0x00008050

0000270c <process>:
{
    270c:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    270e:	4b06      	ldr	r3, [pc, #24]	; (2728 <process+0x1c>)
    2710:	6818      	ldr	r0, [r3, #0]
{
    2712:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2714:	f7ff fcd4 	bl	20c0 <log_format_func_t_get>
	log_output_func(&log_output_uart, &msg->log, flags);
    2718:	4621      	mov	r1, r4
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    271a:	4603      	mov	r3, r0
}
    271c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_output_func(&log_output_uart, &msg->log, flags);
    2720:	4802      	ldr	r0, [pc, #8]	; (272c <process+0x20>)
    2722:	220f      	movs	r2, #15
    2724:	4718      	bx	r3
    2726:	bf00      	nop
    2728:	200003dc 	.word	0x200003dc
    272c:	00008050 	.word	0x00008050

00002730 <char_out>:
{
    2730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    2732:	4f07      	ldr	r7, [pc, #28]	; (2750 <char_out+0x20>)
    2734:	460d      	mov	r5, r1
    2736:	4604      	mov	r4, r0
    2738:	1846      	adds	r6, r0, r1
		for (size_t i = 0; i < length; i++) {
    273a:	42b4      	cmp	r4, r6
    273c:	d101      	bne.n	2742 <char_out+0x12>
}
    273e:	4628      	mov	r0, r5
    2740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			uart_poll_out(uart_dev, data[i]);
    2742:	f814 1b01 	ldrb.w	r1, [r4], #1
    2746:	68bb      	ldr	r3, [r7, #8]
    2748:	4801      	ldr	r0, [pc, #4]	; (2750 <char_out+0x20>)
    274a:	685b      	ldr	r3, [r3, #4]
    274c:	4798      	blx	r3
		for (size_t i = 0; i < length; i++) {
    274e:	e7f4      	b.n	273a <char_out+0xa>
    2750:	00007cc0 	.word	0x00007cc0

00002754 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    2754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2758:	4605      	mov	r5, r0
	__asm__ volatile(
    275a:	f04f 0320 	mov.w	r3, #32
    275e:	f3ef 8611 	mrs	r6, BASEPRI
    2762:	f383 8812 	msr	BASEPRI_MAX, r3
    2766:	f3bf 8f6f 	isb	sy
	return list->head;
    276a:	4b0e      	ldr	r3, [pc, #56]	; (27a4 <pm_state_notify+0x50>)
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    276c:	4f0e      	ldr	r7, [pc, #56]	; (27a8 <pm_state_notify+0x54>)
    276e:	681c      	ldr	r4, [r3, #0]
    2770:	f8df 8038 	ldr.w	r8, [pc, #56]	; 27ac <pm_state_notify+0x58>
    2774:	f04f 090c 	mov.w	r9, #12
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    2778:	b92c      	cbnz	r4, 2786 <pm_state_notify+0x32>
	__asm__ volatile(
    277a:	f386 8811 	msr	BASEPRI, r6
    277e:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    2782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			callback = notifier->state_exit;
    2786:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
    278a:	2d00      	cmp	r5, #0
    278c:	bf18      	it	ne
    278e:	4613      	movne	r3, r2
		if (callback) {
    2790:	b12b      	cbz	r3, 279e <pm_state_notify+0x4a>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    2792:	f898 2010 	ldrb.w	r2, [r8, #16]
    2796:	fb09 f202 	mul.w	r2, r9, r2
    279a:	5cb8      	ldrb	r0, [r7, r2]
    279c:	4798      	blx	r3
	return node->next;
    279e:	6824      	ldr	r4, [r4, #0]
    27a0:	e7ea      	b.n	2778 <pm_state_notify+0x24>
    27a2:	bf00      	nop
    27a4:	200003fc 	.word	0x200003fc
    27a8:	200003f0 	.word	0x200003f0
    27ac:	2000058c 	.word	0x2000058c

000027b0 <pm_resume_devices>:
{
    27b0:	b570      	push	{r4, r5, r6, lr}
	for (int i = (num_susp - 1); i >= 0; i--) {
    27b2:	4d08      	ldr	r5, [pc, #32]	; (27d4 <pm_resume_devices+0x24>)
		pm_device_action_run(__pm_device_slots_start[i],
    27b4:	4e08      	ldr	r6, [pc, #32]	; (27d8 <pm_resume_devices+0x28>)
	for (int i = (num_susp - 1); i >= 0; i--) {
    27b6:	682c      	ldr	r4, [r5, #0]
    27b8:	3c01      	subs	r4, #1
    27ba:	2c00      	cmp	r4, #0
    27bc:	da02      	bge.n	27c4 <pm_resume_devices+0x14>
	num_susp = 0;
    27be:	2300      	movs	r3, #0
    27c0:	602b      	str	r3, [r5, #0]
}
    27c2:	bd70      	pop	{r4, r5, r6, pc}
		pm_device_action_run(__pm_device_slots_start[i],
    27c4:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
    27c8:	2101      	movs	r1, #1
    27ca:	f000 f9bb 	bl	2b44 <pm_device_action_run>
	for (int i = (num_susp - 1); i >= 0; i--) {
    27ce:	3c01      	subs	r4, #1
    27d0:	e7f3      	b.n	27ba <pm_resume_devices+0xa>
    27d2:	bf00      	nop
    27d4:	200003e0 	.word	0x200003e0
    27d8:	2000018c 	.word	0x2000018c

000027dc <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
    27dc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    27de:	ab0b      	add	r3, sp, #44	; 0x2c
    27e0:	9305      	str	r3, [sp, #20]
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
    27e2:	9303      	str	r3, [sp, #12]
    27e4:	4b05      	ldr	r3, [pc, #20]	; (27fc <z_log_msg_runtime_create.constprop.0+0x20>)
    27e6:	9302      	str	r3, [sp, #8]
    27e8:	2300      	movs	r3, #0
    27ea:	e9cd 3300 	strd	r3, r3, [sp]
    27ee:	2201      	movs	r2, #1
    27f0:	4618      	mov	r0, r3
    27f2:	f7ff fd03 	bl	21fc <z_impl_z_log_msg_runtime_vcreate>
}
    27f6:	b007      	add	sp, #28
    27f8:	f85d fb04 	ldr.w	pc, [sp], #4
    27fc:	0000842d 	.word	0x0000842d

00002800 <pm_system_resume>:

void pm_system_resume(void)
{
    2800:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
    2802:	4b19      	ldr	r3, [pc, #100]	; (2868 <pm_system_resume+0x68>)
    2804:	7c1c      	ldrb	r4, [r3, #16]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2806:	f3bf 8f5b 	dmb	ish
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    280a:	f004 031f 	and.w	r3, r4, #31
    280e:	2201      	movs	r2, #1
    2810:	409a      	lsls	r2, r3
    2812:	4b16      	ldr	r3, [pc, #88]	; (286c <pm_system_resume+0x6c>)
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2814:	0961      	lsrs	r1, r4, #5
    2816:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    281a:	43d0      	mvns	r0, r2
    281c:	e853 1f00 	ldrex	r1, [r3]
    2820:	ea01 0500 	and.w	r5, r1, r0
    2824:	e843 5600 	strex	r6, r5, [r3]
    2828:	2e00      	cmp	r6, #0
    282a:	d1f7      	bne.n	281c <pm_system_resume+0x1c>
    282c:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    2830:	420a      	tst	r2, r1
    2832:	d013      	beq.n	285c <pm_system_resume+0x5c>
	if (pm_state_exit_post_ops != NULL) {
    2834:	4b0e      	ldr	r3, [pc, #56]	; (2870 <pm_system_resume+0x70>)
    2836:	4d0f      	ldr	r5, [pc, #60]	; (2874 <pm_system_resume+0x74>)
    2838:	b18b      	cbz	r3, 285e <pm_system_resume+0x5e>
		pm_state_exit_post_ops(info->state, info->substate_id);
    283a:	230c      	movs	r3, #12
    283c:	4363      	muls	r3, r4
    283e:	18ea      	adds	r2, r5, r3
    2840:	5ce8      	ldrb	r0, [r5, r3]
    2842:	7851      	ldrb	r1, [r2, #1]
    2844:	f004 fda8 	bl	7398 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    2848:	2000      	movs	r0, #0
    284a:	f7ff ff83 	bl	2754 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    284e:	230c      	movs	r3, #12
    2850:	435c      	muls	r4, r3
    2852:	192a      	adds	r2, r5, r4
    2854:	2300      	movs	r3, #0
    2856:	512b      	str	r3, [r5, r4]
    2858:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    285c:	bd70      	pop	{r4, r5, r6, pc}
    285e:	f383 8811 	msr	BASEPRI, r3
    2862:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    2866:	e7ef      	b.n	2848 <pm_system_resume+0x48>
    2868:	2000058c 	.word	0x2000058c
    286c:	20000404 	.word	0x20000404
    2870:	00007399 	.word	0x00007399
    2874:	200003f0 	.word	0x200003f0

00002878 <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
    2878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t id = CURRENT_CPU;
    287c:	4b76      	ldr	r3, [pc, #472]	; (2a58 <pm_system_suspend+0x1e0>)
{
    287e:	b089      	sub	sp, #36	; 0x24
	uint8_t id = CURRENT_CPU;
    2880:	7c1d      	ldrb	r5, [r3, #16]
{
    2882:	4606      	mov	r6, r0
	__asm__ volatile(
    2884:	f04f 0320 	mov.w	r3, #32
    2888:	f3ef 8811 	mrs	r8, BASEPRI
    288c:	f383 8812 	msr	BASEPRI_MAX, r3
    2890:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
    2894:	240c      	movs	r4, #12
    2896:	4b71      	ldr	r3, [pc, #452]	; (2a5c <pm_system_suspend+0x1e4>)
    2898:	4f71      	ldr	r7, [pc, #452]	; (2a60 <pm_system_suspend+0x1e8>)
    289a:	436c      	muls	r4, r5
    289c:	191a      	adds	r2, r3, r4
    289e:	5d19      	ldrb	r1, [r3, r4]
    28a0:	2900      	cmp	r1, #0
    28a2:	d07c      	beq.n	299e <pm_system_suspend+0x126>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
    28a4:	ca07      	ldmia	r2, {r0, r1, r2}
    28a6:	eb07 0c04 	add.w	ip, r7, r4
    28aa:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
    28ae:	2200      	movs	r2, #0
    28b0:	551a      	strb	r2, [r3, r4]
	__asm__ volatile(
    28b2:	f388 8811 	msr	BASEPRI, r8
    28b6:	f3bf 8f6f 	isb	sy
			z_cpus_pm_state[id] = *info;
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    28ba:	230c      	movs	r3, #12
    28bc:	436b      	muls	r3, r5
    28be:	18fa      	adds	r2, r7, r3
    28c0:	5cfb      	ldrb	r3, [r7, r3]
    28c2:	2b00      	cmp	r3, #0
    28c4:	f000 80ba 	beq.w	2a3c <pm_system_suspend+0x1c4>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
    28c8:	1c73      	adds	r3, r6, #1
    28ca:	d010      	beq.n	28ee <pm_system_suspend+0x76>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    28cc:	f8d2 c008 	ldr.w	ip, [r2, #8]
    28d0:	4c64      	ldr	r4, [pc, #400]	; (2a64 <pm_system_suspend+0x1ec>)
    28d2:	4a65      	ldr	r2, [pc, #404]	; (2a68 <pm_system_suspend+0x1f0>)
    28d4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    28d8:	2100      	movs	r1, #0
    28da:	fbec 4100 	umlal	r4, r1, ip, r0
    28de:	2300      	movs	r3, #0
    28e0:	4620      	mov	r0, r4
    28e2:	f7fd fbfb 	bl	dc <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		sys_clock_set_timeout(ticks -
    28e6:	2101      	movs	r1, #1
    28e8:	1a30      	subs	r0, r6, r0
    28ea:	f002 f817 	bl	491c <sys_clock_set_timeout>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    28ee:	f3bf 8f5b 	dmb	ish
    28f2:	f8df 8178 	ldr.w	r8, [pc, #376]	; 2a6c <pm_system_suspend+0x1f4>
    28f6:	e858 4f00 	ldrex	r4, [r8]
    28fa:	3c01      	subs	r4, #1
    28fc:	e848 4300 	strex	r3, r4, [r8]
    2900:	2b00      	cmp	r3, #0
    2902:	d1f8      	bne.n	28f6 <pm_system_suspend+0x7e>
    2904:	f3bf 8f5b 	dmb	ish
    2908:	46c2      	mov	sl, r8
			     z_cpus_pm_state[id].exit_latency_us),
				     true);
	}

#if defined(CONFIG_PM_DEVICE) && !defined(CONFIG_PM_DEVICE_RUNTIME_EXCLUSIVE)
	if (atomic_sub(&z_cpus_active, 1) == 1) {
    290a:	b99c      	cbnz	r4, 2934 <pm_system_suspend+0xbc>
		if (z_cpus_pm_state[id].state != PM_STATE_RUNTIME_IDLE) {
    290c:	230c      	movs	r3, #12
    290e:	436b      	muls	r3, r5
    2910:	5cfb      	ldrb	r3, [r7, r3]
    2912:	2b01      	cmp	r3, #1
    2914:	d00e      	beq.n	2934 <pm_system_suspend+0xbc>
	devc = z_device_get_all_static(&devs);
    2916:	a807      	add	r0, sp, #28
    2918:	f003 f884 	bl	5a24 <z_device_get_all_static>
	num_susp = 0;
    291c:	f8df b150 	ldr.w	fp, [pc, #336]	; 2a70 <pm_system_suspend+0x1f8>
	for (const struct device *dev = devs + devc - 1; dev >= devs; dev--) {
    2920:	231c      	movs	r3, #28
	num_susp = 0;
    2922:	f8cb 4000 	str.w	r4, [fp]
	for (const struct device *dev = devs + devc - 1; dev >= devs; dev--) {
    2926:	4358      	muls	r0, r3
    2928:	9c07      	ldr	r4, [sp, #28]
    292a:	381c      	subs	r0, #28
    292c:	4404      	add	r4, r0
    292e:	9b07      	ldr	r3, [sp, #28]
    2930:	429c      	cmp	r4, r3
    2932:	d23f      	bcs.n	29b4 <pm_system_suspend+0x13c>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    2934:	f003 fda2 	bl	647c <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    2938:	2001      	movs	r0, #1
    293a:	f7ff ff0b 	bl	2754 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    293e:	f3bf 8f5b 	dmb	ish
    2942:	4b4c      	ldr	r3, [pc, #304]	; (2a74 <pm_system_suspend+0x1fc>)
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    2944:	096a      	lsrs	r2, r5, #5
    2946:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
    294a:	f005 011f 	and.w	r1, r5, #31
    294e:	2201      	movs	r2, #1
    2950:	408a      	lsls	r2, r1
    2952:	e853 0f00 	ldrex	r0, [r3]
    2956:	4310      	orrs	r0, r2
    2958:	e843 0100 	strex	r1, r0, [r3]
    295c:	2900      	cmp	r1, #0
    295e:	d1f8      	bne.n	2952 <pm_system_suspend+0xda>
    2960:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    2964:	4b44      	ldr	r3, [pc, #272]	; (2a78 <pm_system_suspend+0x200>)
    2966:	b133      	cbz	r3, 2976 <pm_system_suspend+0xfe>
		pm_state_set(info->state, info->substate_id);
    2968:	230c      	movs	r3, #12
    296a:	435d      	muls	r5, r3
    296c:	197b      	adds	r3, r7, r5
    296e:	5d78      	ldrb	r0, [r7, r5]
    2970:	7859      	ldrb	r1, [r3, #1]
    2972:	f004 fd05 	bl	7380 <pm_state_set>
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    2976:	f3bf 8f5b 	dmb	ish
    297a:	e85a 3f00 	ldrex	r3, [sl]
    297e:	1c5a      	adds	r2, r3, #1
    2980:	e84a 2100 	strex	r1, r2, [sl]
    2984:	2900      	cmp	r1, #0
    2986:	d1f8      	bne.n	297a <pm_system_suspend+0x102>
    2988:	f3bf 8f5b 	dmb	ish
	state_set(&z_cpus_pm_state[id]);
	pm_stats_stop();

	/* Wake up sequence starts here */
#if defined(CONFIG_PM_DEVICE) && !defined(CONFIG_PM_DEVICE_RUNTIME_EXCLUSIVE)
	if (atomic_add(&z_cpus_active, 1) == 0) {
    298c:	b90b      	cbnz	r3, 2992 <pm_system_suspend+0x11a>
		pm_resume_devices();
    298e:	f7ff ff0f 	bl	27b0 <pm_resume_devices>
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    2992:	f7ff ff35 	bl	2800 <pm_system_resume>
	k_sched_unlock();
    2996:	f003 fd85 	bl	64a4 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
    299a:	2001      	movs	r0, #1
    299c:	e04f      	b.n	2a3e <pm_system_suspend+0x1c6>
		info = pm_policy_next_state(id, ticks);
    299e:	4601      	mov	r1, r0
    29a0:	4628      	mov	r0, r5
    29a2:	f000 f871 	bl	2a88 <pm_policy_next_state>
		if (info != NULL) {
    29a6:	2800      	cmp	r0, #0
    29a8:	d083      	beq.n	28b2 <pm_system_suspend+0x3a>
			z_cpus_pm_state[id] = *info;
    29aa:	c807      	ldmia	r0, {r0, r1, r2}
    29ac:	443c      	add	r4, r7
    29ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    29b2:	e77e      	b.n	28b2 <pm_system_suspend+0x3a>
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    29b4:	4620      	mov	r0, r4
    29b6:	f005 f82f 	bl	7a18 <z_device_is_ready>
		if (!device_is_ready(dev) || pm_device_is_busy(dev) ||
    29ba:	2800      	cmp	r0, #0
    29bc:	d04a      	beq.n	2a54 <pm_system_suspend+0x1dc>
    29be:	4620      	mov	r0, r4
    29c0:	f004 fc50 	bl	7264 <pm_device_is_busy>
    29c4:	2800      	cmp	r0, #0
    29c6:	d145      	bne.n	2a54 <pm_system_suspend+0x1dc>
		    pm_device_state_is_locked(dev) ||
    29c8:	4620      	mov	r0, r4
    29ca:	f004 fc5f 	bl	728c <pm_device_state_is_locked>
		if (!device_is_ready(dev) || pm_device_is_busy(dev) ||
    29ce:	2800      	cmp	r0, #0
    29d0:	d140      	bne.n	2a54 <pm_system_suspend+0x1dc>
		    pm_device_wakeup_is_enabled(dev) ||
    29d2:	4620      	mov	r0, r4
    29d4:	f004 fc50 	bl	7278 <pm_device_wakeup_is_enabled>
		    pm_device_state_is_locked(dev) ||
    29d8:	4606      	mov	r6, r0
    29da:	2800      	cmp	r0, #0
    29dc:	d13a      	bne.n	2a54 <pm_system_suspend+0x1dc>
		ret = pm_device_action_run(dev, PM_DEVICE_ACTION_SUSPEND);
    29de:	4601      	mov	r1, r0
    29e0:	4620      	mov	r0, r4
    29e2:	f000 f8af 	bl	2b44 <pm_device_action_run>
		if ((ret == -ENOSYS) || (ret == -ENOTSUP) || (ret == -EALREADY)) {
    29e6:	f020 0320 	bic.w	r3, r0, #32
    29ea:	3378      	adds	r3, #120	; 0x78
		ret = pm_device_action_run(dev, PM_DEVICE_ACTION_SUSPEND);
    29ec:	4681      	mov	r9, r0
		if ((ret == -ENOSYS) || (ret == -ENOTSUP) || (ret == -EALREADY)) {
    29ee:	d031      	beq.n	2a54 <pm_system_suspend+0x1dc>
    29f0:	f110 0f86 	cmn.w	r0, #134	; 0x86
    29f4:	d02e      	beq.n	2a54 <pm_system_suspend+0x1dc>
		} else if (ret < 0) {
    29f6:	2800      	cmp	r0, #0
    29f8:	da24      	bge.n	2a44 <pm_system_suspend+0x1cc>
			LOG_ERR("Device %s did not enter %s state (%d)",
    29fa:	2001      	movs	r0, #1
    29fc:	6824      	ldr	r4, [r4, #0]
    29fe:	f000 f895 	bl	2b2c <pm_device_state_str>
    2a02:	4b1e      	ldr	r3, [pc, #120]	; (2a7c <pm_system_suspend+0x204>)
    2a04:	491e      	ldr	r1, [pc, #120]	; (2a80 <pm_system_suspend+0x208>)
    2a06:	9403      	str	r4, [sp, #12]
    2a08:	e9cd 0904 	strd	r0, r9, [sp, #16]
    2a0c:	e9cd 6301 	strd	r6, r3, [sp, #4]
    2a10:	2201      	movs	r2, #1
    2a12:	4633      	mov	r3, r6
    2a14:	4630      	mov	r0, r6
    2a16:	9600      	str	r6, [sp, #0]
    2a18:	f7ff fee0 	bl	27dc <z_log_msg_runtime_create.constprop.0>
				pm_resume_devices();
    2a1c:	f7ff fec8 	bl	27b0 <pm_resume_devices>
				z_cpus_pm_state[id].state = PM_STATE_ACTIVE;
    2a20:	230c      	movs	r3, #12
    2a22:	436b      	muls	r3, r5
    2a24:	54fe      	strb	r6, [r7, r3]
    2a26:	f3bf 8f5b 	dmb	ish
    2a2a:	e858 3f00 	ldrex	r3, [r8]
    2a2e:	3301      	adds	r3, #1
    2a30:	e848 3200 	strex	r2, r3, [r8]
    2a34:	2a00      	cmp	r2, #0
    2a36:	d1f8      	bne.n	2a2a <pm_system_suspend+0x1b2>
    2a38:	f3bf 8f5b 	dmb	ish
		return false;
    2a3c:	2000      	movs	r0, #0
}
    2a3e:	b009      	add	sp, #36	; 0x24
    2a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__pm_device_slots_start[num_susp] = dev;
    2a44:	f8db 3000 	ldr.w	r3, [fp]
    2a48:	4a0e      	ldr	r2, [pc, #56]	; (2a84 <pm_system_suspend+0x20c>)
    2a4a:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
		num_susp++;
    2a4e:	3301      	adds	r3, #1
    2a50:	f8cb 3000 	str.w	r3, [fp]
	for (const struct device *dev = devs + devc - 1; dev >= devs; dev--) {
    2a54:	3c1c      	subs	r4, #28
    2a56:	e76a      	b.n	292e <pm_system_suspend+0xb6>
    2a58:	2000058c 	.word	0x2000058c
    2a5c:	200003e4 	.word	0x200003e4
    2a60:	200003f0 	.word	0x200003f0
    2a64:	000f423f 	.word	0x000f423f
    2a68:	000f4240 	.word	0x000f4240
    2a6c:	2000000c 	.word	0x2000000c
    2a70:	200003e0 	.word	0x200003e0
    2a74:	20000404 	.word	0x20000404
    2a78:	00007381 	.word	0x00007381
    2a7c:	0000842d 	.word	0x0000842d
    2a80:	00007edc 	.word	0x00007edc
    2a84:	2000018c 	.word	0x2000018c

00002a88 <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
    2a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2a8c:	b085      	sub	sp, #20
    2a8e:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    2a90:	a903      	add	r1, sp, #12
    2a92:	f000 f843 	bl	2b1c <pm_state_cpu_get_all>

		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    2a96:	4b1e      	ldr	r3, [pc, #120]	; (2b10 <pm_policy_next_state+0x88>)
    2a98:	9d03      	ldr	r5, [sp, #12]
    2a9a:	f8d3 a000 	ldr.w	sl, [r3]
    2a9e:	f8df 8074 	ldr.w	r8, [pc, #116]	; 2b14 <pm_policy_next_state+0x8c>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    2aa2:	1e43      	subs	r3, r0, #1
    2aa4:	b21b      	sxth	r3, r3
    2aa6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    2aaa:	4604      	mov	r4, r0
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    2aac:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    2ab0:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    2ab4:	f04f 0b00 	mov.w	fp, #0
    2ab8:	b924      	cbnz	r4, 2ac4 <pm_policy_next_state+0x3c>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
    2aba:	46a1      	mov	r9, r4
}
    2abc:	4648      	mov	r0, r9
    2abe:	b005      	add	sp, #20
    2ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2ac4:	6868      	ldr	r0, [r5, #4]
    2ac6:	4a14      	ldr	r2, [pc, #80]	; (2b18 <pm_policy_next_state+0x90>)
    2ac8:	46c4      	mov	ip, r8
    2aca:	4659      	mov	r1, fp
    2acc:	fbe0 c107 	umlal	ip, r1, r0, r7
    2ad0:	2300      	movs	r3, #0
    2ad2:	4660      	mov	r0, ip
    2ad4:	f7fd fb02 	bl	dc <__aeabi_uldivmod>
    2ad8:	9001      	str	r0, [sp, #4]
    2ada:	68a8      	ldr	r0, [r5, #8]
    2adc:	4a0e      	ldr	r2, [pc, #56]	; (2b18 <pm_policy_next_state+0x90>)
    2ade:	46c4      	mov	ip, r8
    2ae0:	4659      	mov	r1, fp
    2ae2:	fbe0 c107 	umlal	ip, r1, r0, r7
    2ae6:	2300      	movs	r3, #0
    2ae8:	4660      	mov	r0, ip
    2aea:	f7fd faf7 	bl	dc <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    2aee:	f1ba 3fff 	cmp.w	sl, #4294967295
		const struct pm_state_info *state = &cpu_states[i];
    2af2:	46a9      	mov	r9, r5
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    2af4:	d001      	beq.n	2afa <pm_policy_next_state+0x72>
    2af6:	4582      	cmp	sl, r0
    2af8:	d905      	bls.n	2b06 <pm_policy_next_state+0x7e>
		if ((ticks == K_TICKS_FOREVER) ||
    2afa:	1c73      	adds	r3, r6, #1
    2afc:	d0de      	beq.n	2abc <pm_policy_next_state+0x34>
		    (ticks >= (min_residency + exit_latency))) {
    2afe:	9b01      	ldr	r3, [sp, #4]
    2b00:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    2b02:	42b0      	cmp	r0, r6
    2b04:	d9da      	bls.n	2abc <pm_policy_next_state+0x34>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    2b06:	3c01      	subs	r4, #1
    2b08:	b2a4      	uxth	r4, r4
    2b0a:	3d0c      	subs	r5, #12
    2b0c:	e7d4      	b.n	2ab8 <pm_policy_next_state+0x30>
    2b0e:	bf00      	nop
    2b10:	20000010 	.word	0x20000010
    2b14:	000f423f 	.word	0x000f423f
    2b18:	000f4240 	.word	0x000f4240

00002b1c <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    2b1c:	b908      	cbnz	r0, 2b22 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    2b1e:	4b02      	ldr	r3, [pc, #8]	; (2b28 <pm_state_cpu_get_all+0xc>)
    2b20:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    2b22:	2000      	movs	r0, #0
    2b24:	4770      	bx	lr
    2b26:	bf00      	nop
    2b28:	00008060 	.word	0x00008060

00002b2c <pm_device_state_str>:
	[PM_DEVICE_ACTION_TURN_ON] = PM_DEVICE_STATE_OFF,
};

const char *pm_device_state_str(enum pm_device_state state)
{
	switch (state) {
    2b2c:	2803      	cmp	r0, #3
    2b2e:	bf9a      	itte	ls
    2b30:	4b02      	ldrls	r3, [pc, #8]	; (2b3c <pm_device_state_str+0x10>)
    2b32:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
{
    2b36:	4802      	ldrhi	r0, [pc, #8]	; (2b40 <pm_device_state_str+0x14>)
	case PM_DEVICE_STATE_OFF:
		return "off";
	default:
		return "";
	}
}
    2b38:	4770      	bx	lr
    2b3a:	bf00      	nop
    2b3c:	00008060 	.word	0x00008060
    2b40:	00008396 	.word	0x00008396

00002b44 <pm_device_action_run>:

int pm_device_action_run(const struct device *dev,
			 enum pm_device_action action)
{
    2b44:	b570      	push	{r4, r5, r6, lr}
	struct pm_device *pm = dev->pm;
    2b46:	6984      	ldr	r4, [r0, #24]
{
    2b48:	4603      	mov	r3, r0
    2b4a:	460d      	mov	r5, r1
	int ret;

	if (pm == NULL) {
    2b4c:	2c00      	cmp	r4, #0
    2b4e:	d03a      	beq.n	2bc6 <pm_device_action_run+0x82>
		return -ENOSYS;
	}

	if (pm_device_state_is_locked(dev)) {
    2b50:	f004 fb9c 	bl	728c <pm_device_state_is_locked>
    2b54:	2800      	cmp	r0, #0
    2b56:	d139      	bne.n	2bcc <pm_device_action_run+0x88>
		return -EPERM;
	}

	/* Validate action against current state */
	if (pm->state == action_target_state[action]) {
    2b58:	4821      	ldr	r0, [pc, #132]	; (2be0 <pm_device_action_run+0x9c>)
    2b5a:	7a22      	ldrb	r2, [r4, #8]
    2b5c:	5c46      	ldrb	r6, [r0, r1]
    2b5e:	42b2      	cmp	r2, r6
    2b60:	d037      	beq.n	2bd2 <pm_device_action_run+0x8e>
		return -EALREADY;
	}
	if (pm->state != action_expected_state[action]) {
    2b62:	4820      	ldr	r0, [pc, #128]	; (2be4 <pm_device_action_run+0xa0>)
    2b64:	5c40      	ldrb	r0, [r0, r1]
    2b66:	4290      	cmp	r0, r2
    2b68:	d136      	bne.n	2bd8 <pm_device_action_run+0x94>
		return -ENOTSUP;
	}

	ret = pm->action_cb(dev, action);
    2b6a:	68e2      	ldr	r2, [r4, #12]
    2b6c:	4618      	mov	r0, r3
    2b6e:	4790      	blx	r2
	if (ret < 0) {
    2b70:	2800      	cmp	r0, #0
    2b72:	da15      	bge.n	2ba0 <pm_device_action_run+0x5c>
		 * physical behavior.
		 *
		 * The function will still return the error code so the domain
		 * can take whatever action is more appropriated.
		 */
		switch (action) {
    2b74:	2d02      	cmp	r5, #2
    2b76:	d011      	beq.n	2b9c <pm_device_action_run+0x58>
    2b78:	2d03      	cmp	r5, #3
    2b7a:	d110      	bne.n	2b9e <pm_device_action_run+0x5a>
		case PM_DEVICE_ACTION_TURN_ON:
			/* Store an error flag when the transition explicitly fails */
			if (ret != -ENOTSUP) {
    2b7c:	f110 0f86 	cmn.w	r0, #134	; 0x86
    2b80:	d00c      	beq.n	2b9c <pm_device_action_run+0x58>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2b82:	f3bf 8f5b 	dmb	ish
    2b86:	1d23      	adds	r3, r4, #4
    2b88:	e853 1f00 	ldrex	r1, [r3]
    2b8c:	f041 0102 	orr.w	r1, r1, #2
    2b90:	e843 1200 	strex	r2, r1, [r3]
    2b94:	2a00      	cmp	r2, #0
    2b96:	d1f7      	bne.n	2b88 <pm_device_action_run+0x44>
    2b98:	f3bf 8f5b 	dmb	ish
				atomic_set_bit(&pm->flags, PM_DEVICE_FLAG_TURN_ON_FAILED);
			}
			__fallthrough;
		case PM_DEVICE_ACTION_TURN_OFF:
			pm->state = action_target_state[action];
    2b9c:	7226      	strb	r6, [r4, #8]
	if (action == PM_DEVICE_ACTION_TURN_OFF) {
		atomic_clear_bit(&pm->flags, PM_DEVICE_FLAG_TURN_ON_FAILED);
	}

	return 0;
}
    2b9e:	bd70      	pop	{r4, r5, r6, pc}
	if (action == PM_DEVICE_ACTION_TURN_OFF) {
    2ba0:	2d02      	cmp	r5, #2
	pm->state = action_target_state[action];
    2ba2:	7226      	strb	r6, [r4, #8]
	if (action == PM_DEVICE_ACTION_TURN_OFF) {
    2ba4:	d001      	beq.n	2baa <pm_device_action_run+0x66>
	return 0;
    2ba6:	2000      	movs	r0, #0
    2ba8:	e7f9      	b.n	2b9e <pm_device_action_run+0x5a>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2baa:	3404      	adds	r4, #4
    2bac:	f3bf 8f5b 	dmb	ish
    2bb0:	e854 3f00 	ldrex	r3, [r4]
    2bb4:	f023 0302 	bic.w	r3, r3, #2
    2bb8:	e844 3200 	strex	r2, r3, [r4]
    2bbc:	2a00      	cmp	r2, #0
    2bbe:	d1f7      	bne.n	2bb0 <pm_device_action_run+0x6c>
    2bc0:	f3bf 8f5b 	dmb	ish
    2bc4:	e7ef      	b.n	2ba6 <pm_device_action_run+0x62>
		return -ENOSYS;
    2bc6:	f06f 0057 	mvn.w	r0, #87	; 0x57
    2bca:	e7e8      	b.n	2b9e <pm_device_action_run+0x5a>
		return -EPERM;
    2bcc:	f04f 30ff 	mov.w	r0, #4294967295
    2bd0:	e7e5      	b.n	2b9e <pm_device_action_run+0x5a>
		return -EALREADY;
    2bd2:	f06f 0077 	mvn.w	r0, #119	; 0x77
    2bd6:	e7e2      	b.n	2b9e <pm_device_action_run+0x5a>
		return -ENOTSUP;
    2bd8:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2bdc:	e7df      	b.n	2b9e <pm_device_action_run+0x5a>
    2bde:	bf00      	nop
    2be0:	00008479 	.word	0x00008479
    2be4:	00008475 	.word	0x00008475

00002be8 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    2be8:	4901      	ldr	r1, [pc, #4]	; (2bf0 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    2bea:	2210      	movs	r2, #16
	str	r2, [r1]
    2bec:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    2bee:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    2bf0:	e000ed10 	.word	0xe000ed10

00002bf4 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    2bf4:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    2bf6:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    2bf8:	f380 8811 	msr	BASEPRI, r0
	isb
    2bfc:	f3bf 8f6f 	isb	sy
	 * (i.e. if the caller sets _kernel.idle).
	 */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	/* Enter low power state */
	_sleep_if_allowed wfi
    2c00:	f3bf 8f4f 	dsb	sy
    2c04:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    2c06:	b662      	cpsie	i
	isb
    2c08:	f3bf 8f6f 	isb	sy

	bx	lr
    2c0c:	4770      	bx	lr
    2c0e:	bf00      	nop

00002c10 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    2c10:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    2c12:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    2c14:	f381 8811 	msr	BASEPRI, r1

	_sleep_if_allowed wfe
    2c18:	f3bf 8f4f 	dsb	sy
    2c1c:	bf20      	wfe

	msr	BASEPRI, r0
    2c1e:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    2c22:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    2c24:	4770      	bx	lr
    2c26:	bf00      	nop

00002c28 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    2c28:	b570      	push	{r4, r5, r6, lr}
    2c2a:	4606      	mov	r6, r0
    2c2c:	b086      	sub	sp, #24

	if (esf != NULL) {
    2c2e:	460d      	mov	r5, r1
    2c30:	2900      	cmp	r1, #0
    2c32:	d038      	beq.n	2ca6 <z_arm_fatal_error+0x7e>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    2c34:	688b      	ldr	r3, [r1, #8]
    2c36:	9305      	str	r3, [sp, #20]
    2c38:	684b      	ldr	r3, [r1, #4]
    2c3a:	9304      	str	r3, [sp, #16]
    2c3c:	680b      	ldr	r3, [r1, #0]
    2c3e:	9303      	str	r3, [sp, #12]
    2c40:	2400      	movs	r4, #0
    2c42:	4b1c      	ldr	r3, [pc, #112]	; (2cb4 <z_arm_fatal_error+0x8c>)
    2c44:	491c      	ldr	r1, [pc, #112]	; (2cb8 <z_arm_fatal_error+0x90>)
    2c46:	9302      	str	r3, [sp, #8]
    2c48:	2201      	movs	r2, #1
    2c4a:	4623      	mov	r3, r4
    2c4c:	4620      	mov	r0, r4
    2c4e:	e9cd 4400 	strd	r4, r4, [sp]
    2c52:	f004 fb25 	bl	72a0 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    2c56:	696b      	ldr	r3, [r5, #20]
    2c58:	9305      	str	r3, [sp, #20]
    2c5a:	692b      	ldr	r3, [r5, #16]
    2c5c:	9304      	str	r3, [sp, #16]
    2c5e:	68eb      	ldr	r3, [r5, #12]
    2c60:	9303      	str	r3, [sp, #12]
    2c62:	4b16      	ldr	r3, [pc, #88]	; (2cbc <z_arm_fatal_error+0x94>)
    2c64:	4914      	ldr	r1, [pc, #80]	; (2cb8 <z_arm_fatal_error+0x90>)
    2c66:	9400      	str	r4, [sp, #0]
    2c68:	e9cd 4301 	strd	r4, r3, [sp, #4]
    2c6c:	2201      	movs	r2, #1
    2c6e:	4623      	mov	r3, r4
    2c70:	4620      	mov	r0, r4
    2c72:	f004 fb15 	bl	72a0 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    2c76:	69eb      	ldr	r3, [r5, #28]
    2c78:	9303      	str	r3, [sp, #12]
    2c7a:	4b11      	ldr	r3, [pc, #68]	; (2cc0 <z_arm_fatal_error+0x98>)
    2c7c:	490e      	ldr	r1, [pc, #56]	; (2cb8 <z_arm_fatal_error+0x90>)
    2c7e:	9400      	str	r4, [sp, #0]
    2c80:	e9cd 4301 	strd	r4, r3, [sp, #4]
    2c84:	2201      	movs	r2, #1
    2c86:	4623      	mov	r3, r4
    2c88:	4620      	mov	r0, r4
    2c8a:	f004 fb09 	bl	72a0 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    2c8e:	69ab      	ldr	r3, [r5, #24]
    2c90:	9303      	str	r3, [sp, #12]
    2c92:	4b0c      	ldr	r3, [pc, #48]	; (2cc4 <z_arm_fatal_error+0x9c>)
    2c94:	4908      	ldr	r1, [pc, #32]	; (2cb8 <z_arm_fatal_error+0x90>)
    2c96:	9400      	str	r4, [sp, #0]
    2c98:	e9cd 4301 	strd	r4, r3, [sp, #4]
    2c9c:	2201      	movs	r2, #1
    2c9e:	4623      	mov	r3, r4
    2ca0:	4620      	mov	r0, r4
    2ca2:	f004 fafd 	bl	72a0 <z_log_msg_runtime_create.constprop.0>
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    2ca6:	4629      	mov	r1, r5
    2ca8:	4630      	mov	r0, r6
}
    2caa:	b006      	add	sp, #24
    2cac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_fatal_error(reason, esf);
    2cb0:	f002 bec6 	b.w	5a40 <z_fatal_error>
    2cb4:	0000847d 	.word	0x0000847d
    2cb8:	00007ed4 	.word	0x00007ed4
    2cbc:	000084ac 	.word	0x000084ac
    2cc0:	000084db 	.word	0x000084db
    2cc4:	000084ea 	.word	0x000084ea

00002cc8 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    2cc8:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    2cca:	2800      	cmp	r0, #0
    2ccc:	db07      	blt.n	2cde <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2cce:	4a04      	ldr	r2, [pc, #16]	; (2ce0 <arch_irq_enable+0x18>)
    2cd0:	0941      	lsrs	r1, r0, #5
    2cd2:	2301      	movs	r3, #1
    2cd4:	f000 001f 	and.w	r0, r0, #31
    2cd8:	4083      	lsls	r3, r0
    2cda:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    2cde:	4770      	bx	lr
    2ce0:	e000e100 	.word	0xe000e100

00002ce4 <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
    2ce4:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    2ce6:	2800      	cmp	r0, #0
    2ce8:	db0c      	blt.n	2d04 <arch_irq_disable+0x20>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2cea:	0943      	lsrs	r3, r0, #5
    2cec:	4906      	ldr	r1, [pc, #24]	; (2d08 <arch_irq_disable+0x24>)
    2cee:	f000 001f 	and.w	r0, r0, #31
    2cf2:	3320      	adds	r3, #32
    2cf4:	2201      	movs	r2, #1
    2cf6:	4082      	lsls	r2, r0
    2cf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    2cfc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2d00:	f3bf 8f6f 	isb	sy
}
    2d04:	4770      	bx	lr
    2d06:	bf00      	nop
    2d08:	e000e100 	.word	0xe000e100

00002d0c <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    2d0c:	4b05      	ldr	r3, [pc, #20]	; (2d24 <arch_irq_is_enabled+0x18>)
    2d0e:	0942      	lsrs	r2, r0, #5
    2d10:	f000 001f 	and.w	r0, r0, #31
    2d14:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    2d18:	2301      	movs	r3, #1
    2d1a:	fa03 f000 	lsl.w	r0, r3, r0
}
    2d1e:	4010      	ands	r0, r2
    2d20:	4770      	bx	lr
    2d22:	bf00      	nop
    2d24:	e000e100 	.word	0xe000e100

00002d28 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    2d28:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    2d2a:	2800      	cmp	r0, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d2c:	bfa8      	it	ge
    2d2e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    2d32:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d36:	bfb8      	it	lt
    2d38:	4b06      	ldrlt	r3, [pc, #24]	; (2d54 <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d3a:	ea4f 1141 	mov.w	r1, r1, lsl #5
    2d3e:	bfac      	ite	ge
    2d40:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d44:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d48:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d4a:	bfb4      	ite	lt
    2d4c:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d4e:	f880 1300 	strbge.w	r1, [r0, #768]	; 0x300
}
    2d52:	4770      	bx	lr
    2d54:	e000ed14 	.word	0xe000ed14

00002d58 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    2d58:	bf30      	wfi
    b z_SysNmiOnReset
    2d5a:	f7ff bffd 	b.w	2d58 <z_SysNmiOnReset>
    2d5e:	bf00      	nop

00002d60 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2d60:	4a0b      	ldr	r2, [pc, #44]	; (2d90 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    2d62:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2d64:	4b0b      	ldr	r3, [pc, #44]	; (2d94 <z_arm_prep_c+0x34>)
    2d66:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    2d6a:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    2d6c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2d70:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    2d74:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    2d78:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    2d7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    2d80:	f002 ff00 	bl	5b84 <z_bss_zero>
	z_data_copy();
    2d84:	f003 fcb4 	bl	66f0 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2d88:	f000 fb7c 	bl	3484 <z_arm_interrupt_init>
	z_cstart();
    2d8c:	f002 ff3a 	bl	5c04 <z_cstart>
    2d90:	00000000 	.word	0x00000000
    2d94:	e000ed00 	.word	0xe000ed00

00002d98 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    2d98:	4a09      	ldr	r2, [pc, #36]	; (2dc0 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    2d9a:	490a      	ldr	r1, [pc, #40]	; (2dc4 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    2d9c:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    2d9e:	6809      	ldr	r1, [r1, #0]
    2da0:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2da2:	4909      	ldr	r1, [pc, #36]	; (2dc8 <arch_swap+0x30>)
	_current->arch.basepri = key;
    2da4:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2da6:	684b      	ldr	r3, [r1, #4]
    2da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2dac:	604b      	str	r3, [r1, #4]
    2dae:	2300      	movs	r3, #0
    2db0:	f383 8811 	msr	BASEPRI, r3
    2db4:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    2db8:	6893      	ldr	r3, [r2, #8]
}
    2dba:	6f98      	ldr	r0, [r3, #120]	; 0x78
    2dbc:	4770      	bx	lr
    2dbe:	bf00      	nop
    2dc0:	2000058c 	.word	0x2000058c
    2dc4:	0000821c 	.word	0x0000821c
    2dc8:	e000ed00 	.word	0xe000ed00

00002dcc <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    2dcc:	490f      	ldr	r1, [pc, #60]	; (2e0c <z_arm_pendsv+0x40>)
    ldr r2, [r1, #_kernel_offset_to_current]
    2dce:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    2dd0:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    2dd4:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    2dd6:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    2dda:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2dde:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    2de0:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    2de4:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    2de8:	4f09      	ldr	r7, [pc, #36]	; (2e10 <z_arm_pendsv+0x44>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    2dea:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    2dee:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
    2df0:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    2df2:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    2df4:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    2df6:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    2df8:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    2dfa:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    2dfe:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    2e02:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    2e06:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    2e0a:	4770      	bx	lr
    ldr r1, =_kernel
    2e0c:	2000058c 	.word	0x2000058c
    ldr v4, =_SCS_ICSR
    2e10:	e000ed04 	.word	0xe000ed04

00002e14 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    2e14:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    2e18:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    2e1a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    2e1e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    2e22:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    2e24:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    2e28:	2902      	cmp	r1, #2
    beq _oops
    2e2a:	d0ff      	beq.n	2e2c <_oops>

00002e2c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    2e2c:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    2e2e:	f004 fa47 	bl	72c0 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    2e32:	bd01      	pop	{r0, pc}

00002e34 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    2e34:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    2e38:	9b00      	ldr	r3, [sp, #0]
    2e3a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    2e3e:	490a      	ldr	r1, [pc, #40]	; (2e68 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    2e40:	9b01      	ldr	r3, [sp, #4]
    2e42:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    2e46:	9b02      	ldr	r3, [sp, #8]
    2e48:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    2e4c:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    2e50:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    2e54:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    2e58:	f842 1c08 	str.w	r1, [r2, #-8]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    2e5c:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    2e5e:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    2e60:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    2e62:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    2e64:	4770      	bx	lr
    2e66:	bf00      	nop
    2e68:	00006e73 	.word	0x00006e73

00002e6c <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    2e6c:	4b07      	ldr	r3, [pc, #28]	; (2e8c <arch_switch_to_main_thread+0x20>)
    2e6e:	6098      	str	r0, [r3, #8]

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    2e70:	4610      	mov	r0, r2
    2e72:	f381 8809 	msr	PSP, r1
    2e76:	2100      	movs	r1, #0
    2e78:	b663      	cpsie	if
    2e7a:	f381 8811 	msr	BASEPRI, r1
    2e7e:	f3bf 8f6f 	isb	sy
    2e82:	2200      	movs	r2, #0
    2e84:	2300      	movs	r3, #0
    2e86:	f003 fff4 	bl	6e72 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    2e8a:	bf00      	nop
    2e8c:	2000058c 	.word	0x2000058c

00002e90 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    2e90:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    2e92:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    2e94:	4a0b      	ldr	r2, [pc, #44]	; (2ec4 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    2e96:	6950      	ldr	r0, [r2, #20]
	cmp r0, #0
    2e98:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    2e9a:	bf1e      	ittt	ne
	movne	r1, #0
    2e9c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    2e9e:	6151      	strne	r1, [r2, #20]
		blne	z_pm_save_idle_exit
    2ea0:	f004 fde1 	blne	7a66 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    2ea4:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    2ea6:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    2eaa:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    2eae:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    2eb2:	4905      	ldr	r1, [pc, #20]	; (2ec8 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    2eb4:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    2eb6:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    2eb8:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    2eba:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    2ebe:	4903      	ldr	r1, [pc, #12]	; (2ecc <_isr_wrapper+0x3c>)
	bx r1
    2ec0:	4708      	bx	r1
    2ec2:	0000      	.short	0x0000
	ldr r2, =_kernel
    2ec4:	2000058c 	.word	0x2000058c
	ldr r1, =_sw_isr_table
    2ec8:	00007d14 	.word	0x00007d14
	ldr r1, =z_arm_int_exit
    2ecc:	00002ed1 	.word	0x00002ed1

00002ed0 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    2ed0:	4b04      	ldr	r3, [pc, #16]	; (2ee4 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    2ed2:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    2ed4:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
    2ed6:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    2ed8:	d003      	beq.n	2ee2 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    2eda:	4903      	ldr	r1, [pc, #12]	; (2ee8 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    2edc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    2ee0:	600a      	str	r2, [r1, #0]

00002ee2 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    2ee2:	4770      	bx	lr
	ldr r3, =_kernel
    2ee4:	2000058c 	.word	0x2000058c
	ldr r1, =_SCS_ICSR
    2ee8:	e000ed04 	.word	0xe000ed04

00002eec <mem_manage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
    2eec:	b5f0      	push	{r4, r5, r6, r7, lr}
    2eee:	b085      	sub	sp, #20
			      bool *recoverable)
{
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");
    2ef0:	2400      	movs	r4, #0
    2ef2:	4b41      	ldr	r3, [pc, #260]	; (2ff8 <mem_manage_fault.constprop.0+0x10c>)
    2ef4:	9302      	str	r3, [sp, #8]
    2ef6:	e9cd 4400 	strd	r4, r4, [sp]
    2efa:	4623      	mov	r3, r4
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
    2efc:	4607      	mov	r7, r0
    2efe:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** MPU FAULT *****");
    2f00:	2201      	movs	r2, #1
    2f02:	493e      	ldr	r1, [pc, #248]	; (2ffc <mem_manage_fault.constprop.0+0x110>)
    2f04:	4620      	mov	r0, r4
    2f06:	f004 f9ea 	bl	72de <z_log_msg_runtime_create.constprop.0>

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    2f0a:	4b3d      	ldr	r3, [pc, #244]	; (3000 <mem_manage_fault.constprop.0+0x114>)
    2f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2f0e:	06dd      	lsls	r5, r3, #27
    2f10:	d56f      	bpl.n	2ff2 <mem_manage_fault.constprop.0+0x106>
		reason = K_ERR_ARM_MEM_STACKING;
		PR_FAULT_INFO("  Stacking error (context area might be"
    2f12:	4b3c      	ldr	r3, [pc, #240]	; (3004 <mem_manage_fault.constprop.0+0x118>)
    2f14:	4939      	ldr	r1, [pc, #228]	; (2ffc <mem_manage_fault.constprop.0+0x110>)
    2f16:	9400      	str	r4, [sp, #0]
    2f18:	e9cd 4301 	strd	r4, r3, [sp, #4]
    2f1c:	4620      	mov	r0, r4
    2f1e:	4623      	mov	r3, r4
    2f20:	2201      	movs	r2, #1
    2f22:	f004 f9dc 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_MEM_STACKING;
    2f26:	2011      	movs	r0, #17
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    2f28:	4b35      	ldr	r3, [pc, #212]	; (3000 <mem_manage_fault.constprop.0+0x114>)
    2f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2f2c:	071c      	lsls	r4, r3, #28
    2f2e:	d50a      	bpl.n	2f46 <mem_manage_fault.constprop.0+0x5a>
		reason = K_ERR_ARM_MEM_UNSTACKING;
		PR_FAULT_INFO("  Unstacking error");
    2f30:	4b35      	ldr	r3, [pc, #212]	; (3008 <mem_manage_fault.constprop.0+0x11c>)
    2f32:	9302      	str	r3, [sp, #8]
    2f34:	2300      	movs	r3, #0
    2f36:	4618      	mov	r0, r3
    2f38:	e9cd 3300 	strd	r3, r3, [sp]
    2f3c:	492f      	ldr	r1, [pc, #188]	; (2ffc <mem_manage_fault.constprop.0+0x110>)
    2f3e:	2201      	movs	r2, #1
    2f40:	f004 f9cd 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_MEM_UNSTACKING;
    2f44:	2012      	movs	r0, #18
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    2f46:	4d2e      	ldr	r5, [pc, #184]	; (3000 <mem_manage_fault.constprop.0+0x114>)
    2f48:	6aab      	ldr	r3, [r5, #40]	; 0x28
    2f4a:	0799      	lsls	r1, r3, #30
    2f4c:	d51f      	bpl.n	2f8e <mem_manage_fault.constprop.0+0xa2>
		reason = K_ERR_ARM_MEM_DATA_ACCESS;
		PR_FAULT_INFO("  Data Access Violation");
    2f4e:	2400      	movs	r4, #0
    2f50:	4b2e      	ldr	r3, [pc, #184]	; (300c <mem_manage_fault.constprop.0+0x120>)
    2f52:	9302      	str	r3, [sp, #8]
    2f54:	2201      	movs	r2, #1
    2f56:	4623      	mov	r3, r4
    2f58:	e9cd 4400 	strd	r4, r4, [sp]
    2f5c:	4927      	ldr	r1, [pc, #156]	; (2ffc <mem_manage_fault.constprop.0+0x110>)
    2f5e:	4620      	mov	r0, r4
    2f60:	f004 f9bd 	bl	72de <z_log_msg_runtime_create.constprop.0>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    2f64:	6b6b      	ldr	r3, [r5, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    2f66:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    2f68:	0612      	lsls	r2, r2, #24
    2f6a:	d50f      	bpl.n	2f8c <mem_manage_fault.constprop.0+0xa0>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    2f6c:	9303      	str	r3, [sp, #12]
    2f6e:	4b28      	ldr	r3, [pc, #160]	; (3010 <mem_manage_fault.constprop.0+0x124>)
    2f70:	4922      	ldr	r1, [pc, #136]	; (2ffc <mem_manage_fault.constprop.0+0x110>)
    2f72:	9400      	str	r4, [sp, #0]
    2f74:	e9cd 4301 	strd	r4, r3, [sp, #4]
    2f78:	2201      	movs	r2, #1
    2f7a:	4623      	mov	r3, r4
    2f7c:	4620      	mov	r0, r4
    2f7e:	f004 f9ae 	bl	72de <z_log_msg_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
    2f82:	b11f      	cbz	r7, 2f8c <mem_manage_fault.constprop.0+0xa0>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    2f84:	6aab      	ldr	r3, [r5, #40]	; 0x28
    2f86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    2f8a:	62ab      	str	r3, [r5, #40]	; 0x28
		reason = K_ERR_ARM_MEM_DATA_ACCESS;
    2f8c:	2013      	movs	r0, #19
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    2f8e:	4b1c      	ldr	r3, [pc, #112]	; (3000 <mem_manage_fault.constprop.0+0x114>)
    2f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2f92:	07dd      	lsls	r5, r3, #31
    2f94:	d50a      	bpl.n	2fac <mem_manage_fault.constprop.0+0xc0>
		reason = K_ERR_ARM_MEM_INSTRUCTION_ACCESS;
		PR_FAULT_INFO("  Instruction Access Violation");
    2f96:	4b1f      	ldr	r3, [pc, #124]	; (3014 <mem_manage_fault.constprop.0+0x128>)
    2f98:	9302      	str	r3, [sp, #8]
    2f9a:	2300      	movs	r3, #0
    2f9c:	4618      	mov	r0, r3
    2f9e:	e9cd 3300 	strd	r3, r3, [sp]
    2fa2:	4916      	ldr	r1, [pc, #88]	; (2ffc <mem_manage_fault.constprop.0+0x110>)
    2fa4:	2201      	movs	r2, #1
    2fa6:	f004 f99a 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_MEM_INSTRUCTION_ACCESS;
    2faa:	2014      	movs	r0, #20
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    2fac:	4b14      	ldr	r3, [pc, #80]	; (3000 <mem_manage_fault.constprop.0+0x114>)
    2fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2fb0:	069c      	lsls	r4, r3, #26
    2fb2:	d50a      	bpl.n	2fca <mem_manage_fault.constprop.0+0xde>
		reason = K_ERR_ARM_MEM_FP_LAZY_STATE_PRESERVATION;
		PR_FAULT_INFO(
    2fb4:	4b18      	ldr	r3, [pc, #96]	; (3018 <mem_manage_fault.constprop.0+0x12c>)
    2fb6:	9302      	str	r3, [sp, #8]
    2fb8:	2300      	movs	r3, #0
    2fba:	4618      	mov	r0, r3
    2fbc:	e9cd 3300 	strd	r3, r3, [sp]
    2fc0:	490e      	ldr	r1, [pc, #56]	; (2ffc <mem_manage_fault.constprop.0+0x110>)
    2fc2:	2201      	movs	r2, #1
    2fc4:	f004 f98b 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_MEM_FP_LAZY_STATE_PRESERVATION;
    2fc8:	2015      	movs	r0, #21
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2fca:	4b0d      	ldr	r3, [pc, #52]	; (3000 <mem_manage_fault.constprop.0+0x114>)
    2fcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2fce:	06d1      	lsls	r1, r2, #27
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    2fd0:	bf58      	it	pl
    2fd2:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
	 * lazy stacking Memory Manage fault. At the time of writing, this
	 * can happen when printing.  If that's true, we should clear the
	 * pending flag in addition to the clearing the reason for the fault
	 */
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    2fd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2fd6:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    2fd8:	bf42      	ittt	mi
    2fda:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
    2fdc:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
    2fe0:	625a      	strmi	r2, [r3, #36]	; 0x24
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    2fe2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2fe4:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    2fe8:	629a      	str	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    2fea:	2300      	movs	r3, #0
    2fec:	7033      	strb	r3, [r6, #0]

	return reason;
}
    2fee:	b005      	add	sp, #20
    2ff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
    2ff2:	2010      	movs	r0, #16
    2ff4:	e798      	b.n	2f28 <mem_manage_fault.constprop.0+0x3c>
    2ff6:	bf00      	nop
    2ff8:	00008518 	.word	0x00008518
    2ffc:	00007ed4 	.word	0x00007ed4
    3000:	e000ed00 	.word	0xe000ed00
    3004:	0000852e 	.word	0x0000852e
    3008:	00008561 	.word	0x00008561
    300c:	00008574 	.word	0x00008574
    3010:	0000858c 	.word	0x0000858c
    3014:	000085a2 	.word	0x000085a2
    3018:	000085c1 	.word	0x000085c1

0000301c <bus_fault.constprop.0>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    301c:	b5f0      	push	{r4, r5, r6, r7, lr}
    301e:	b085      	sub	sp, #20
{
	uint32_t reason = K_ERR_ARM_BUS_GENERIC;

	PR_FAULT_INFO("***** BUS FAULT *****");
    3020:	2400      	movs	r4, #0
    3022:	4b43      	ldr	r3, [pc, #268]	; (3130 <bus_fault.constprop.0+0x114>)
    3024:	9302      	str	r3, [sp, #8]
    3026:	e9cd 4400 	strd	r4, r4, [sp]
    302a:	4623      	mov	r3, r4
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    302c:	4607      	mov	r7, r0
    302e:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** BUS FAULT *****");
    3030:	2201      	movs	r2, #1
    3032:	4940      	ldr	r1, [pc, #256]	; (3134 <bus_fault.constprop.0+0x118>)
    3034:	4620      	mov	r0, r4
    3036:	f004 f952 	bl	72de <z_log_msg_runtime_create.constprop.0>

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    303a:	4b3f      	ldr	r3, [pc, #252]	; (3138 <bus_fault.constprop.0+0x11c>)
    303c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    303e:	04db      	lsls	r3, r3, #19
    3040:	d565      	bpl.n	310e <bus_fault.constprop.0+0xf2>
		reason = K_ERR_ARM_BUS_STACKING;
		PR_FAULT_INFO("  Stacking error");
    3042:	4b3e      	ldr	r3, [pc, #248]	; (313c <bus_fault.constprop.0+0x120>)
    3044:	493b      	ldr	r1, [pc, #236]	; (3134 <bus_fault.constprop.0+0x118>)
    3046:	9400      	str	r4, [sp, #0]
    3048:	e9cd 4301 	strd	r4, r3, [sp, #4]
    304c:	4620      	mov	r0, r4
    304e:	4623      	mov	r3, r4
    3050:	2201      	movs	r2, #1
    3052:	f004 f944 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_BUS_STACKING;
    3056:	2017      	movs	r0, #23
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    3058:	4b37      	ldr	r3, [pc, #220]	; (3138 <bus_fault.constprop.0+0x11c>)
    305a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    305c:	051d      	lsls	r5, r3, #20
    305e:	d50a      	bpl.n	3076 <bus_fault.constprop.0+0x5a>
		reason = K_ERR_ARM_BUS_UNSTACKING;
		PR_FAULT_INFO("  Unstacking error");
    3060:	4b37      	ldr	r3, [pc, #220]	; (3140 <bus_fault.constprop.0+0x124>)
    3062:	9302      	str	r3, [sp, #8]
    3064:	2300      	movs	r3, #0
    3066:	4618      	mov	r0, r3
    3068:	e9cd 3300 	strd	r3, r3, [sp]
    306c:	4931      	ldr	r1, [pc, #196]	; (3134 <bus_fault.constprop.0+0x118>)
    306e:	2201      	movs	r2, #1
    3070:	f004 f935 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_BUS_UNSTACKING;
    3074:	2018      	movs	r0, #24
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    3076:	4d30      	ldr	r5, [pc, #192]	; (3138 <bus_fault.constprop.0+0x11c>)
    3078:	6aab      	ldr	r3, [r5, #40]	; 0x28
    307a:	059c      	lsls	r4, r3, #22
    307c:	d51f      	bpl.n	30be <bus_fault.constprop.0+0xa2>
		reason = K_ERR_ARM_BUS_PRECISE_DATA_BUS;
		PR_FAULT_INFO("  Precise data bus error");
    307e:	2400      	movs	r4, #0
    3080:	4b30      	ldr	r3, [pc, #192]	; (3144 <bus_fault.constprop.0+0x128>)
    3082:	9302      	str	r3, [sp, #8]
    3084:	2201      	movs	r2, #1
    3086:	4623      	mov	r3, r4
    3088:	4620      	mov	r0, r4
    308a:	e9cd 4400 	strd	r4, r4, [sp]
    308e:	4929      	ldr	r1, [pc, #164]	; (3134 <bus_fault.constprop.0+0x118>)
    3090:	f004 f925 	bl	72de <z_log_msg_runtime_create.constprop.0>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    3094:	6bab      	ldr	r3, [r5, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    3096:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    3098:	0410      	lsls	r0, r2, #16
    309a:	d50f      	bpl.n	30bc <bus_fault.constprop.0+0xa0>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    309c:	9303      	str	r3, [sp, #12]
    309e:	4b2a      	ldr	r3, [pc, #168]	; (3148 <bus_fault.constprop.0+0x12c>)
    30a0:	4924      	ldr	r1, [pc, #144]	; (3134 <bus_fault.constprop.0+0x118>)
    30a2:	9400      	str	r4, [sp, #0]
    30a4:	e9cd 4301 	strd	r4, r3, [sp, #4]
    30a8:	2201      	movs	r2, #1
    30aa:	4623      	mov	r3, r4
    30ac:	4620      	mov	r0, r4
    30ae:	f004 f916 	bl	72de <z_log_msg_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
    30b2:	b11f      	cbz	r7, 30bc <bus_fault.constprop.0+0xa0>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    30b4:	6aab      	ldr	r3, [r5, #40]	; 0x28
    30b6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    30ba:	62ab      	str	r3, [r5, #40]	; 0x28
		reason = K_ERR_ARM_BUS_PRECISE_DATA_BUS;
    30bc:	2019      	movs	r0, #25
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    30be:	4b1e      	ldr	r3, [pc, #120]	; (3138 <bus_fault.constprop.0+0x11c>)
    30c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    30c2:	0559      	lsls	r1, r3, #21
    30c4:	d50a      	bpl.n	30dc <bus_fault.constprop.0+0xc0>
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
		PR_FAULT_INFO("  Imprecise data bus error");
    30c6:	4b21      	ldr	r3, [pc, #132]	; (314c <bus_fault.constprop.0+0x130>)
    30c8:	9302      	str	r3, [sp, #8]
    30ca:	2300      	movs	r3, #0
    30cc:	4618      	mov	r0, r3
    30ce:	e9cd 3300 	strd	r3, r3, [sp]
    30d2:	4918      	ldr	r1, [pc, #96]	; (3134 <bus_fault.constprop.0+0x118>)
    30d4:	2201      	movs	r2, #1
    30d6:	f004 f902 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
    30da:	201a      	movs	r0, #26
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    30dc:	4a16      	ldr	r2, [pc, #88]	; (3138 <bus_fault.constprop.0+0x11c>)
    30de:	6a93      	ldr	r3, [r2, #40]	; 0x28
    30e0:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    30e4:	d015      	beq.n	3112 <bus_fault.constprop.0+0xf6>
		reason = K_ERR_ARM_BUS_INSTRUCTION_BUS;
		PR_FAULT_INFO("  Instruction bus error");
    30e6:	4b1a      	ldr	r3, [pc, #104]	; (3150 <bus_fault.constprop.0+0x134>)
    30e8:	9302      	str	r3, [sp, #8]
    30ea:	2300      	movs	r3, #0
    30ec:	4618      	mov	r0, r3
    30ee:	e9cd 3300 	strd	r3, r3, [sp]
    30f2:	4910      	ldr	r1, [pc, #64]	; (3134 <bus_fault.constprop.0+0x118>)
    30f4:	2201      	movs	r2, #1
    30f6:	f004 f8f2 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_BUS_INSTRUCTION_BUS;
    30fa:	201b      	movs	r0, #27
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    30fc:	4a0e      	ldr	r2, [pc, #56]	; (3138 <bus_fault.constprop.0+0x11c>)
    30fe:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3100:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    3104:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    3106:	2300      	movs	r3, #0
    3108:	7033      	strb	r3, [r6, #0]

	return reason;
}
    310a:	b005      	add	sp, #20
    310c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t reason = K_ERR_ARM_BUS_GENERIC;
    310e:	2016      	movs	r0, #22
    3110:	e7a2      	b.n	3058 <bus_fault.constprop.0+0x3c>
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    3112:	6a92      	ldr	r2, [r2, #40]	; 0x28
    3114:	0492      	lsls	r2, r2, #18
    3116:	d5f1      	bpl.n	30fc <bus_fault.constprop.0+0xe0>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    3118:	4a0e      	ldr	r2, [pc, #56]	; (3154 <bus_fault.constprop.0+0x138>)
    311a:	4906      	ldr	r1, [pc, #24]	; (3134 <bus_fault.constprop.0+0x118>)
    311c:	9300      	str	r3, [sp, #0]
    311e:	e9cd 3201 	strd	r3, r2, [sp, #4]
    3122:	4618      	mov	r0, r3
    3124:	2201      	movs	r2, #1
    3126:	f004 f8da 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_BUS_FP_LAZY_STATE_PRESERVATION;
    312a:	201c      	movs	r0, #28
    312c:	e7e6      	b.n	30fc <bus_fault.constprop.0+0xe0>
    312e:	bf00      	nop
    3130:	000085f0 	.word	0x000085f0
    3134:	00007ed4 	.word	0x00007ed4
    3138:	e000ed00 	.word	0xe000ed00
    313c:	00008606 	.word	0x00008606
    3140:	00008561 	.word	0x00008561
    3144:	00008617 	.word	0x00008617
    3148:	00008630 	.word	0x00008630
    314c:	00008645 	.word	0x00008645
    3150:	00008660 	.word	0x00008660
    3154:	000085c1 	.word	0x000085c1

00003158 <usage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
    3158:	b51f      	push	{r0, r1, r2, r3, r4, lr}
{
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;

	PR_FAULT_INFO("***** USAGE FAULT *****");
    315a:	2400      	movs	r4, #0
    315c:	4b37      	ldr	r3, [pc, #220]	; (323c <usage_fault.constprop.0+0xe4>)
    315e:	9302      	str	r3, [sp, #8]
    3160:	2201      	movs	r2, #1
    3162:	4623      	mov	r3, r4
    3164:	e9cd 4400 	strd	r4, r4, [sp]
    3168:	4935      	ldr	r1, [pc, #212]	; (3240 <usage_fault.constprop.0+0xe8>)
    316a:	4620      	mov	r0, r4
    316c:	f004 f8b7 	bl	72de <z_log_msg_runtime_create.constprop.0>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    3170:	4b34      	ldr	r3, [pc, #208]	; (3244 <usage_fault.constprop.0+0xec>)
    3172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3174:	019a      	lsls	r2, r3, #6
    3176:	d55e      	bpl.n	3236 <usage_fault.constprop.0+0xde>
		reason = K_ERR_ARM_USAGE_DIV_0;
		PR_FAULT_INFO("  Division by zero");
    3178:	4b33      	ldr	r3, [pc, #204]	; (3248 <usage_fault.constprop.0+0xf0>)
    317a:	4931      	ldr	r1, [pc, #196]	; (3240 <usage_fault.constprop.0+0xe8>)
    317c:	9400      	str	r4, [sp, #0]
    317e:	e9cd 4301 	strd	r4, r3, [sp, #4]
    3182:	4620      	mov	r0, r4
    3184:	4623      	mov	r3, r4
    3186:	2201      	movs	r2, #1
    3188:	f004 f8a9 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_USAGE_DIV_0;
    318c:	201e      	movs	r0, #30
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    318e:	4b2d      	ldr	r3, [pc, #180]	; (3244 <usage_fault.constprop.0+0xec>)
    3190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3192:	01db      	lsls	r3, r3, #7
    3194:	d50a      	bpl.n	31ac <usage_fault.constprop.0+0x54>
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
		PR_FAULT_INFO("  Unaligned memory access");
    3196:	4b2d      	ldr	r3, [pc, #180]	; (324c <usage_fault.constprop.0+0xf4>)
    3198:	9302      	str	r3, [sp, #8]
    319a:	2300      	movs	r3, #0
    319c:	4618      	mov	r0, r3
    319e:	e9cd 3300 	strd	r3, r3, [sp]
    31a2:	4927      	ldr	r1, [pc, #156]	; (3240 <usage_fault.constprop.0+0xe8>)
    31a4:	2201      	movs	r2, #1
    31a6:	f004 f89a 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
    31aa:	201f      	movs	r0, #31
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    31ac:	4b25      	ldr	r3, [pc, #148]	; (3244 <usage_fault.constprop.0+0xec>)
    31ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    31b0:	031c      	lsls	r4, r3, #12
    31b2:	d50a      	bpl.n	31ca <usage_fault.constprop.0+0x72>
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
		PR_FAULT_INFO("  No coprocessor instructions");
    31b4:	4b26      	ldr	r3, [pc, #152]	; (3250 <usage_fault.constprop.0+0xf8>)
    31b6:	9302      	str	r3, [sp, #8]
    31b8:	2300      	movs	r3, #0
    31ba:	4618      	mov	r0, r3
    31bc:	e9cd 3300 	strd	r3, r3, [sp]
    31c0:	491f      	ldr	r1, [pc, #124]	; (3240 <usage_fault.constprop.0+0xe8>)
    31c2:	2201      	movs	r2, #1
    31c4:	f004 f88b 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
    31c8:	2021      	movs	r0, #33	; 0x21
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    31ca:	4b1e      	ldr	r3, [pc, #120]	; (3244 <usage_fault.constprop.0+0xec>)
    31cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    31ce:	0359      	lsls	r1, r3, #13
    31d0:	d50a      	bpl.n	31e8 <usage_fault.constprop.0+0x90>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    31d2:	4b20      	ldr	r3, [pc, #128]	; (3254 <usage_fault.constprop.0+0xfc>)
    31d4:	9302      	str	r3, [sp, #8]
    31d6:	2300      	movs	r3, #0
    31d8:	4618      	mov	r0, r3
    31da:	e9cd 3300 	strd	r3, r3, [sp]
    31de:	4918      	ldr	r1, [pc, #96]	; (3240 <usage_fault.constprop.0+0xe8>)
    31e0:	2201      	movs	r2, #1
    31e2:	f004 f87c 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
    31e6:	2022      	movs	r0, #34	; 0x22
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    31e8:	4b16      	ldr	r3, [pc, #88]	; (3244 <usage_fault.constprop.0+0xec>)
    31ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    31ec:	039a      	lsls	r2, r3, #14
    31ee:	d50a      	bpl.n	3206 <usage_fault.constprop.0+0xae>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
		PR_FAULT_INFO("  Illegal use of the EPSR");
    31f0:	4b19      	ldr	r3, [pc, #100]	; (3258 <usage_fault.constprop.0+0x100>)
    31f2:	9302      	str	r3, [sp, #8]
    31f4:	2300      	movs	r3, #0
    31f6:	4618      	mov	r0, r3
    31f8:	e9cd 3300 	strd	r3, r3, [sp]
    31fc:	4910      	ldr	r1, [pc, #64]	; (3240 <usage_fault.constprop.0+0xe8>)
    31fe:	2201      	movs	r2, #1
    3200:	f004 f86d 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
    3204:	2023      	movs	r0, #35	; 0x23
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    3206:	4b0f      	ldr	r3, [pc, #60]	; (3244 <usage_fault.constprop.0+0xec>)
    3208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    320a:	03db      	lsls	r3, r3, #15
    320c:	d50a      	bpl.n	3224 <usage_fault.constprop.0+0xcc>
		reason = K_ERR_ARM_USAGE_UNDEFINED_INSTRUCTION;
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    320e:	4b13      	ldr	r3, [pc, #76]	; (325c <usage_fault.constprop.0+0x104>)
    3210:	9302      	str	r3, [sp, #8]
    3212:	2300      	movs	r3, #0
    3214:	4618      	mov	r0, r3
    3216:	e9cd 3300 	strd	r3, r3, [sp]
    321a:	4909      	ldr	r1, [pc, #36]	; (3240 <usage_fault.constprop.0+0xe8>)
    321c:	2201      	movs	r2, #1
    321e:	f004 f85e 	bl	72de <z_log_msg_runtime_create.constprop.0>
		reason = K_ERR_ARM_USAGE_UNDEFINED_INSTRUCTION;
    3222:	2024      	movs	r0, #36	; 0x24
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3224:	4a07      	ldr	r2, [pc, #28]	; (3244 <usage_fault.constprop.0+0xec>)
    3226:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3228:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    322c:	ea6f 4313 	mvn.w	r3, r3, lsr #16
    3230:	6293      	str	r3, [r2, #40]	; 0x28

	return reason;
}
    3232:	b004      	add	sp, #16
    3234:	bd10      	pop	{r4, pc}
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;
    3236:	201d      	movs	r0, #29
    3238:	e7a9      	b.n	318e <usage_fault.constprop.0+0x36>
    323a:	bf00      	nop
    323c:	00008678 	.word	0x00008678
    3240:	00007ed4 	.word	0x00007ed4
    3244:	e000ed00 	.word	0xe000ed00
    3248:	00008690 	.word	0x00008690
    324c:	000086a3 	.word	0x000086a3
    3250:	000086bd 	.word	0x000086bd
    3254:	000086db 	.word	0x000086db
    3258:	00008700 	.word	0x00008700
    325c:	0000871a 	.word	0x0000871a

00003260 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    3260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    3264:	4b72      	ldr	r3, [pc, #456]	; (3430 <z_arm_fault+0x1d0>)
    3266:	685f      	ldr	r7, [r3, #4]
{
    3268:	b090      	sub	sp, #64	; 0x40
    326a:	4606      	mov	r6, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    326c:	f3c7 0408 	ubfx	r4, r7, #0, #9
    3270:	2300      	movs	r3, #0
    3272:	f383 8811 	msr	BASEPRI, r3
    3276:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    327a:	f002 407f 	and.w	r0, r2, #4278190080	; 0xff000000
    327e:	f1b0 4f7f 	cmp.w	r0, #4278190080	; 0xff000000
    3282:	d10c      	bne.n	329e <z_arm_fault+0x3e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    3284:	f002 000c 	and.w	r0, r2, #12
    3288:	2808      	cmp	r0, #8
    328a:	d119      	bne.n	32c0 <z_arm_fault+0x60>
		PR_EXC("SPSEL in thread mode does not indicate PSP");
    328c:	4a69      	ldr	r2, [pc, #420]	; (3434 <z_arm_fault+0x1d4>)
    328e:	496a      	ldr	r1, [pc, #424]	; (3438 <z_arm_fault+0x1d8>)
    3290:	9300      	str	r3, [sp, #0]
    3292:	e9cd 3201 	strd	r3, r2, [sp, #4]
    3296:	4618      	mov	r0, r3
    3298:	2201      	movs	r2, #1
    329a:	f004 f820 	bl	72de <z_log_msg_runtime_create.constprop.0>
	*nested_exc = false;
    329e:	2500      	movs	r5, #0
		return NULL;
    32a0:	462e      	mov	r6, r5
	*recoverable = false;
    32a2:	f04f 0800 	mov.w	r8, #0
	switch (fault) {
    32a6:	1ee3      	subs	r3, r4, #3
	*recoverable = false;
    32a8:	f88d 801f 	strb.w	r8, [sp, #31]
	switch (fault) {
    32ac:	2b09      	cmp	r3, #9
    32ae:	f200 80a5 	bhi.w	33fc <z_arm_fault+0x19c>
    32b2:	e8df f003 	tbb	[pc, r3]
    32b6:	990b      	.short	0x990b
    32b8:	a3a3959d 	.word	0xa3a3959d
    32bc:	a1a3a3a3 	.word	0xa1a3a3a3
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    32c0:	0712      	lsls	r2, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    32c2:	bf46      	itte	mi
    32c4:	460e      	movmi	r6, r1
	*nested_exc = false;
    32c6:	461d      	movmi	r5, r3
			*nested_exc = true;
    32c8:	2501      	movpl	r5, #1
    32ca:	e7ea      	b.n	32a2 <z_arm_fault+0x42>
	PR_FAULT_INFO("***** HARD FAULT *****");
    32cc:	4b5b      	ldr	r3, [pc, #364]	; (343c <z_arm_fault+0x1dc>)
    32ce:	495a      	ldr	r1, [pc, #360]	; (3438 <z_arm_fault+0x1d8>)
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    32d0:	4f57      	ldr	r7, [pc, #348]	; (3430 <z_arm_fault+0x1d0>)
	PR_FAULT_INFO("***** HARD FAULT *****");
    32d2:	f8cd 8000 	str.w	r8, [sp]
    32d6:	e9cd 8301 	strd	r8, r3, [sp, #4]
    32da:	2300      	movs	r3, #0
    32dc:	2201      	movs	r2, #1
    32de:	4618      	mov	r0, r3
    32e0:	f003 fffd 	bl	72de <z_log_msg_runtime_create.constprop.0>
	*recoverable = false;
    32e4:	f88d 801f 	strb.w	r8, [sp, #31]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    32e8:	6afc      	ldr	r4, [r7, #44]	; 0x2c
    32ea:	f014 0402 	ands.w	r4, r4, #2
    32ee:	d005      	beq.n	32fc <z_arm_fault+0x9c>
		PR_EXC("  Bus fault on vector table read");
    32f0:	4b53      	ldr	r3, [pc, #332]	; (3440 <z_arm_fault+0x1e0>)
	PR_FAULT_INFO(
    32f2:	f8cd 8000 	str.w	r8, [sp]
    32f6:	e9cd 8301 	strd	r8, r3, [sp, #4]
    32fa:	e006      	b.n	330a <z_arm_fault+0xaa>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    32fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    32fe:	2b00      	cmp	r3, #0
    3300:	da0b      	bge.n	331a <z_arm_fault+0xba>
		PR_EXC("  Debug event");
    3302:	4b50      	ldr	r3, [pc, #320]	; (3444 <z_arm_fault+0x1e4>)
    3304:	9400      	str	r4, [sp, #0]
    3306:	e9cd 4301 	strd	r4, r3, [sp, #4]
	PR_FAULT_INFO(
    330a:	2300      	movs	r3, #0
    330c:	494a      	ldr	r1, [pc, #296]	; (3438 <z_arm_fault+0x1d8>)
    330e:	2201      	movs	r2, #1
    3310:	4618      	mov	r0, r3
    3312:	f003 ffe4 	bl	72de <z_log_msg_runtime_create.constprop.0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    3316:	2400      	movs	r4, #0
    3318:	e039      	b.n	338e <z_arm_fault+0x12e>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    331a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    331c:	005b      	lsls	r3, r3, #1
    331e:	d5fa      	bpl.n	3316 <z_arm_fault+0xb6>
		PR_EXC("  Fault escalation (see below)");
    3320:	4b49      	ldr	r3, [pc, #292]	; (3448 <z_arm_fault+0x1e8>)
    3322:	4945      	ldr	r1, [pc, #276]	; (3438 <z_arm_fault+0x1d8>)
    3324:	9400      	str	r4, [sp, #0]
    3326:	e9cd 4301 	strd	r4, r3, [sp, #4]
    332a:	2201      	movs	r2, #1
    332c:	4623      	mov	r3, r4
    332e:	4620      	mov	r0, r4
    3330:	f003 ffd5 	bl	72de <z_log_msg_runtime_create.constprop.0>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    3334:	697b      	ldr	r3, [r7, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    3336:	69b2      	ldr	r2, [r6, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    3338:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    333c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    333e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3342:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    3346:	697b      	ldr	r3, [r7, #20]
	uint16_t fault_insn = *(ret_addr - 1);
    3348:	f832 2c02 	ldrh.w	r2, [r2, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    334c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3350:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    3352:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3356:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    335a:	f64d 7302 	movw	r3, #57090	; 0xdf02
    335e:	429a      	cmp	r2, r3
    3360:	d008      	beq.n	3374 <z_arm_fault+0x114>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    3362:	6abb      	ldr	r3, [r7, #40]	; 0x28
    3364:	b2db      	uxtb	r3, r3
    3366:	b36b      	cbz	r3, 33c4 <z_arm_fault+0x164>
			reason = mem_manage_fault(esf, 1, recoverable);
    3368:	f10d 011f 	add.w	r1, sp, #31
    336c:	2001      	movs	r0, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    336e:	f7ff fdbd 	bl	2eec <mem_manage_fault.constprop.0>
    3372:	e037      	b.n	33e4 <z_arm_fault+0x184>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
    3374:	6833      	ldr	r3, [r6, #0]
    3376:	9303      	str	r3, [sp, #12]
    3378:	4b34      	ldr	r3, [pc, #208]	; (344c <z_arm_fault+0x1ec>)
    337a:	9400      	str	r4, [sp, #0]
    337c:	e9cd 4301 	strd	r4, r3, [sp, #4]
    3380:	4620      	mov	r0, r4
    3382:	4623      	mov	r3, r4
    3384:	492c      	ldr	r1, [pc, #176]	; (3438 <z_arm_fault+0x1d8>)
    3386:	2201      	movs	r2, #1
    3388:	f003 ffa9 	bl	72de <z_log_msg_runtime_create.constprop.0>
			reason = esf->basic.r0;
    338c:	6834      	ldr	r4, [r6, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    338e:	f89d 301f 	ldrb.w	r3, [sp, #31]
    3392:	b9a3      	cbnz	r3, 33be <z_arm_fault+0x15e>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    3394:	2220      	movs	r2, #32
    3396:	4631      	mov	r1, r6
    3398:	eb0d 0002 	add.w	r0, sp, r2
    339c:	f003 ffd9 	bl	7352 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    33a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    33a2:	2d00      	cmp	r5, #0
    33a4:	d03e      	beq.n	3424 <z_arm_fault+0x1c4>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    33a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
    33aa:	b922      	cbnz	r2, 33b6 <z_arm_fault+0x156>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    33ac:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    33b0:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    33b4:	930f      	str	r3, [sp, #60]	; 0x3c

	if (IS_ENABLED(CONFIG_SIMPLIFIED_EXCEPTION_CODES) && (reason >= K_ERR_ARCH_START)) {
		reason = K_ERR_CPU_EXCEPTION;
	}

	z_arm_fatal_error(reason, &esf_copy);
    33b6:	a908      	add	r1, sp, #32
    33b8:	4620      	mov	r0, r4
    33ba:	f7ff fc35 	bl	2c28 <z_arm_fatal_error>
}
    33be:	b010      	add	sp, #64	; 0x40
    33c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    33c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    33c6:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
    33ca:	d005      	beq.n	33d8 <z_arm_fault+0x178>
			reason = bus_fault(esf, 1, recoverable);
    33cc:	f10d 011f 	add.w	r1, sp, #31
    33d0:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    33d2:	f7ff fe23 	bl	301c <bus_fault.constprop.0>
    33d6:	e005      	b.n	33e4 <z_arm_fault+0x184>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    33d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    33da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    33de:	d39a      	bcc.n	3316 <z_arm_fault+0xb6>
			reason = usage_fault(esf);
    33e0:	f7ff feba 	bl	3158 <usage_fault.constprop.0>
    33e4:	4604      	mov	r4, r0
    33e6:	e7d2      	b.n	338e <z_arm_fault+0x12e>
		reason = mem_manage_fault(esf, 0, recoverable);
    33e8:	f10d 011f 	add.w	r1, sp, #31
    33ec:	2000      	movs	r0, #0
    33ee:	e7be      	b.n	336e <z_arm_fault+0x10e>
		reason = bus_fault(esf, 0, recoverable);
    33f0:	f10d 011f 	add.w	r1, sp, #31
    33f4:	2000      	movs	r0, #0
    33f6:	e7ec      	b.n	33d2 <z_arm_fault+0x172>
	PR_FAULT_INFO(
    33f8:	4b15      	ldr	r3, [pc, #84]	; (3450 <z_arm_fault+0x1f0>)
    33fa:	e77a      	b.n	32f2 <z_arm_fault+0x92>
	PR_FAULT_INFO("***** %s %d) *****",
    33fc:	4a15      	ldr	r2, [pc, #84]	; (3454 <z_arm_fault+0x1f4>)
    33fe:	4b16      	ldr	r3, [pc, #88]	; (3458 <z_arm_fault+0x1f8>)
    3400:	490d      	ldr	r1, [pc, #52]	; (3438 <z_arm_fault+0x1d8>)
    3402:	f417 7ff8 	tst.w	r7, #496	; 0x1f0
    3406:	bf18      	it	ne
    3408:	4613      	movne	r3, r2
    340a:	3c10      	subs	r4, #16
    340c:	e9cd 3403 	strd	r3, r4, [sp, #12]
    3410:	4b12      	ldr	r3, [pc, #72]	; (345c <z_arm_fault+0x1fc>)
    3412:	9302      	str	r3, [sp, #8]
    3414:	2300      	movs	r3, #0
    3416:	e9cd 3300 	strd	r3, r3, [sp]
    341a:	2201      	movs	r2, #1
    341c:	4618      	mov	r0, r3
    341e:	f003 ff5e 	bl	72de <z_log_msg_runtime_create.constprop.0>
}
    3422:	e778      	b.n	3316 <z_arm_fault+0xb6>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    3424:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    3428:	f023 0301 	bic.w	r3, r3, #1
    342c:	e7c2      	b.n	33b4 <z_arm_fault+0x154>
    342e:	bf00      	nop
    3430:	e000ed00 	.word	0xe000ed00
    3434:	00008773 	.word	0x00008773
    3438:	00007ed4 	.word	0x00007ed4
    343c:	0000879e 	.word	0x0000879e
    3440:	000087b5 	.word	0x000087b5
    3444:	000087d6 	.word	0x000087d6
    3448:	000087e4 	.word	0x000087e4
    344c:	00008803 	.word	0x00008803
    3450:	0000881f 	.word	0x0000881f
    3454:	0000875a 	.word	0x0000875a
    3458:	00008745 	.word	0x00008745
    345c:	00008843 	.word	0x00008843

00003460 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    3460:	4a02      	ldr	r2, [pc, #8]	; (346c <z_arm_fault_init+0xc>)
    3462:	6953      	ldr	r3, [r2, #20]
    3464:	f043 0310 	orr.w	r3, r3, #16
    3468:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    346a:	4770      	bx	lr
    346c:	e000ed00 	.word	0xe000ed00

00003470 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    3470:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    3474:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    3478:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    347a:	4672      	mov	r2, lr
	bl z_arm_fault
    347c:	f7ff fef0 	bl	3260 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    3480:	bd01      	pop	{r0, pc}
    3482:	bf00      	nop

00003484 <z_arm_interrupt_init>:
    3484:	4804      	ldr	r0, [pc, #16]	; (3498 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    3486:	2300      	movs	r3, #0
    3488:	2120      	movs	r1, #32
    348a:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    348c:	3301      	adds	r3, #1
    348e:	2b27      	cmp	r3, #39	; 0x27
    3490:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    3494:	d1f9      	bne.n	348a <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    3496:	4770      	bx	lr
    3498:	e000e100 	.word	0xe000e100

0000349c <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    349c:	2000      	movs	r0, #0
    msr CONTROL, r0
    349e:	f380 8814 	msr	CONTROL, r0
    isb
    34a2:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    34a6:	f7fe fda1 	bl	1fec <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    34aa:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    34ac:	490d      	ldr	r1, [pc, #52]	; (34e4 <__start+0x48>)
    str r0, [r1]
    34ae:	6008      	str	r0, [r1, #0]
    dsb
    34b0:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    34b4:	480c      	ldr	r0, [pc, #48]	; (34e8 <__start+0x4c>)
    msr msp, r0
    34b6:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    34ba:	f000 f82b 	bl	3514 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    34be:	2020      	movs	r0, #32
    msr BASEPRI, r0
    34c0:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    34c4:	4809      	ldr	r0, [pc, #36]	; (34ec <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    34c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    34ca:	1840      	adds	r0, r0, r1
    msr PSP, r0
    34cc:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    34d0:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    34d4:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    34d6:	4308      	orrs	r0, r1
    msr CONTROL, r0
    34d8:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    34dc:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    34e0:	f7ff fc3e 	bl	2d60 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    34e4:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    34e8:	20001920 	.word	0x20001920
    ldr r0, =z_interrupt_stacks
    34ec:	20000be0 	.word	0x20000be0

000034f0 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    34f0:	4907      	ldr	r1, [pc, #28]	; (3510 <z_arm_clear_arm_mpu_config+0x20>)
    34f2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    34f6:	2300      	movs	r3, #0
	int num_regions =
    34f8:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    34fc:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    34fe:	4293      	cmp	r3, r2
    3500:	db00      	blt.n	3504 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    3502:	4770      	bx	lr
  MPU->RNR = rnr;
    3504:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    3508:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    350c:	3301      	adds	r3, #1
    350e:	e7f6      	b.n	34fe <z_arm_clear_arm_mpu_config+0xe>
    3510:	e000ed00 	.word	0xe000ed00

00003514 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    3514:	b508      	push	{r3, lr}
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3516:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    3518:	2300      	movs	r3, #0
    351a:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    351e:	f7ff ffe7 	bl	34f0 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    3522:	4b14      	ldr	r3, [pc, #80]	; (3574 <z_arm_init_arch_hw_at_boot+0x60>)
    3524:	f04f 32ff 	mov.w	r2, #4294967295
    3528:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    352c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    3530:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    3534:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    3538:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    353c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    3540:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    3544:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    3548:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    354c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    3550:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    3554:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    3558:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    355c:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    3560:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    3564:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    3568:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    356a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    356e:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    3572:	bd08      	pop	{r3, pc}
    3574:	e000e100 	.word	0xe000e100

00003578 <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    3578:	4b08      	ldr	r3, [pc, #32]	; (359c <z_impl_k_thread_abort+0x24>)
    357a:	689b      	ldr	r3, [r3, #8]
    357c:	4283      	cmp	r3, r0
    357e:	d10b      	bne.n	3598 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3580:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    3584:	b143      	cbz	r3, 3598 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3586:	4b06      	ldr	r3, [pc, #24]	; (35a0 <z_impl_k_thread_abort+0x28>)
    3588:	685a      	ldr	r2, [r3, #4]
    358a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    358e:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    3590:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    3592:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    3596:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    3598:	f003 b84a 	b.w	6630 <z_thread_abort>
    359c:	2000058c 	.word	0x2000058c
    35a0:	e000ed00 	.word	0xe000ed00

000035a4 <z_arm_configure_static_mpu_regions>:
	 * into account the unused SRAM area, as well.
	 */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    35a4:	4b02      	ldr	r3, [pc, #8]	; (35b0 <z_arm_configure_static_mpu_regions+0xc>)
    35a6:	4a03      	ldr	r2, [pc, #12]	; (35b4 <z_arm_configure_static_mpu_regions+0x10>)
    35a8:	4803      	ldr	r0, [pc, #12]	; (35b8 <z_arm_configure_static_mpu_regions+0x14>)
    35aa:	2101      	movs	r1, #1
    35ac:	f000 b876 	b.w	369c <arm_core_mpu_configure_static_mpu_regions>
    35b0:	20010000 	.word	0x20010000
    35b4:	20000000 	.word	0x20000000
    35b8:	00008070 	.word	0x00008070

000035bc <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    35bc:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    35be:	4e28      	ldr	r6, [pc, #160]	; (3660 <mpu_configure_regions+0xa4>)
    35c0:	b085      	sub	sp, #20
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    35c2:	2500      	movs	r5, #0
    35c4:	428d      	cmp	r5, r1
    35c6:	da15      	bge.n	35f4 <mpu_configure_regions+0x38>
		if (regions[i].size == 0U) {
    35c8:	6844      	ldr	r4, [r0, #4]
    35ca:	2c00      	cmp	r4, #0
    35cc:	d045      	beq.n	365a <mpu_configure_regions+0x9e>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    35ce:	b1d3      	cbz	r3, 3606 <mpu_configure_regions+0x4a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    35d0:	f104 3cff 	add.w	ip, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    35d4:	ea14 0f0c 	tst.w	r4, ip
    35d8:	d00f      	beq.n	35fa <mpu_configure_regions+0x3e>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
    35da:	4b22      	ldr	r3, [pc, #136]	; (3664 <mpu_configure_regions+0xa8>)
    35dc:	9503      	str	r5, [sp, #12]
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    35de:	9302      	str	r3, [sp, #8]
    35e0:	2300      	movs	r3, #0
    35e2:	2201      	movs	r2, #1
    35e4:	e9cd 3300 	strd	r3, r3, [sp]
    35e8:	491f      	ldr	r1, [pc, #124]	; (3668 <mpu_configure_regions+0xac>)
    35ea:	4618      	mov	r0, r3
    35ec:	f003 fe87 	bl	72fe <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
    35f0:	f06f 0215 	mvn.w	r2, #21
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    35f4:	4610      	mov	r0, r2
    35f6:	b005      	add	sp, #20
    35f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		&&
    35fa:	2c1f      	cmp	r4, #31
    35fc:	d9ed      	bls.n	35da <mpu_configure_regions+0x1e>
		((part->start & (part->size - 1U)) == 0U);
    35fe:	6807      	ldr	r7, [r0, #0]
		&&
    3600:	ea1c 0f07 	tst.w	ip, r7
    3604:	d1e9      	bne.n	35da <mpu_configure_regions+0x1e>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    3606:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    3608:	6807      	ldr	r7, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    360a:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    360e:	fa5f fe82 	uxtb.w	lr, r2
	if (size <= 32U) {
    3612:	d910      	bls.n	3636 <mpu_configure_regions+0x7a>
	if (size > (1UL << 31)) {
    3614:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    3618:	d80f      	bhi.n	363a <mpu_configure_regions+0x7e>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    361a:	3c01      	subs	r4, #1
    361c:	fab4 f484 	clz	r4, r4
    3620:	f1c4 041f 	rsb	r4, r4, #31
    3624:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    3626:	f1be 0f07 	cmp.w	lr, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    362a:	ea4c 0c04 	orr.w	ip, ip, r4
    362e:	d906      	bls.n	363e <mpu_configure_regions+0x82>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    3630:	4b0e      	ldr	r3, [pc, #56]	; (366c <mpu_configure_regions+0xb0>)
    3632:	9203      	str	r2, [sp, #12]
    3634:	e7d3      	b.n	35de <mpu_configure_regions+0x22>
		return REGION_32B;
    3636:	2408      	movs	r4, #8
    3638:	e7f5      	b.n	3626 <mpu_configure_regions+0x6a>
		return REGION_4G;
    363a:	243e      	movs	r4, #62	; 0x3e
    363c:	e7f3      	b.n	3626 <mpu_configure_regions+0x6a>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    363e:	f027 041f 	bic.w	r4, r7, #31
				| MPU_RBAR_VALID_Msk | index;
    3642:	4314      	orrs	r4, r2
    3644:	f044 0410 	orr.w	r4, r4, #16
    3648:	f8c6 2098 	str.w	r2, [r6, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    364c:	f8c6 409c 	str.w	r4, [r6, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    3650:	f04c 0401 	orr.w	r4, ip, #1
    3654:	f8c6 40a0 	str.w	r4, [r6, #160]	; 0xa0
		reg_index++;
    3658:	3201      	adds	r2, #1
	for (i = 0; i < regions_num; i++) {
    365a:	3501      	adds	r5, #1
    365c:	300c      	adds	r0, #12
    365e:	e7b1      	b.n	35c4 <mpu_configure_regions+0x8>
    3660:	e000ed00 	.word	0xe000ed00
    3664:	0000885a 	.word	0x0000885a
    3668:	00007ecc 	.word	0x00007ecc
    366c:	0000887d 	.word	0x0000887d

00003670 <arm_core_mpu_enable>:
	 * background region for privileged software access if desired.
	 */
#if defined(CONFIG_MPU_DISABLE_BACKGROUND_MAP)
	MPU->CTRL = MPU_CTRL_ENABLE_Msk;
#else
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    3670:	4b04      	ldr	r3, [pc, #16]	; (3684 <arm_core_mpu_enable+0x14>)
    3672:	2205      	movs	r2, #5
    3674:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    3678:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    367c:	f3bf 8f6f 	isb	sy
#endif

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    3680:	4770      	bx	lr
    3682:	bf00      	nop
    3684:	e000ed00 	.word	0xe000ed00

00003688 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    3688:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    368c:	4b02      	ldr	r3, [pc, #8]	; (3698 <arm_core_mpu_disable+0x10>)
    368e:	2200      	movs	r2, #0
    3690:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    3694:	4770      	bx	lr
    3696:	bf00      	nop
    3698:	e000ed00 	.word	0xe000ed00

0000369c <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	*static_regions, const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    369c:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    369e:	4c03      	ldr	r4, [pc, #12]	; (36ac <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    36a0:	2301      	movs	r3, #1
    36a2:	7822      	ldrb	r2, [r4, #0]
    36a4:	f7ff ff8a 	bl	35bc <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    36a8:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    36aa:	bd10      	pop	{r4, pc}
    36ac:	200007c4 	.word	0x200007c4

000036b0 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    36b0:	4914      	ldr	r1, [pc, #80]	; (3704 <z_arm_mpu_init+0x54>)
    36b2:	6808      	ldr	r0, [r1, #0]
    36b4:	2808      	cmp	r0, #8
{
    36b6:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    36b8:	d821      	bhi.n	36fe <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    36ba:	f7ff ffe5 	bl	3688 <arm_core_mpu_disable>
    36be:	4c12      	ldr	r4, [pc, #72]	; (3708 <z_arm_mpu_init+0x58>)
    36c0:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    36c2:	2200      	movs	r2, #0
    36c4:	4290      	cmp	r0, r2
    36c6:	f101 010c 	add.w	r1, r1, #12
    36ca:	d105      	bne.n	36d8 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    36cc:	4b0f      	ldr	r3, [pc, #60]	; (370c <z_arm_mpu_init+0x5c>)
    36ce:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    36d0:	f7ff ffce 	bl	3670 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    36d4:	2000      	movs	r0, #0
}
    36d6:	bd10      	pop	{r4, pc}
    36d8:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    36dc:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    36e0:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    36e4:	4313      	orrs	r3, r2
    36e6:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    36ea:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    36ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
    36f2:	f043 0301 	orr.w	r3, r3, #1
    36f6:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    36fa:	3201      	adds	r2, #1
    36fc:	e7e2      	b.n	36c4 <z_arm_mpu_init+0x14>
		return -1;
    36fe:	f04f 30ff 	mov.w	r0, #4294967295
    3702:	e7e8      	b.n	36d6 <z_arm_mpu_init+0x26>
    3704:	0000807c 	.word	0x0000807c
    3708:	e000ed00 	.word	0xe000ed00
    370c:	200007c4 	.word	0x200007c4

00003710 <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
    3710:	4b01      	ldr	r3, [pc, #4]	; (3718 <__stdout_hook_install+0x8>)
    3712:	6018      	str	r0, [r3, #0]
}
    3714:	4770      	bx	lr
    3716:	bf00      	nop
    3718:	20000014 	.word	0x20000014

0000371c <nordicsemi_nrf52_init>:
	__asm__ volatile(
    371c:	f04f 0320 	mov.w	r3, #32
    3720:	f3ef 8211 	mrs	r2, BASEPRI
    3724:	f383 8812 	msr	BASEPRI_MAX, r3
    3728:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    372c:	4906      	ldr	r1, [pc, #24]	; (3748 <nordicsemi_nrf52_init+0x2c>)
    372e:	2301      	movs	r3, #1
    3730:	f8c1 3540 	str.w	r3, [r1, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    3734:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    3738:	f8c1 3578 	str.w	r3, [r1, #1400]	; 0x578
	__asm__ volatile(
    373c:	f382 8811 	msr	BASEPRI, r2
    3740:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    3744:	2000      	movs	r0, #0
    3746:	4770      	bx	lr
    3748:	4001e000 	.word	0x4001e000

0000374c <sys_arch_reboot>:
    *p_gpregret = val;
    374c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3750:	b2c0      	uxtb	r0, r0
    3752:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    3756:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    375a:	4905      	ldr	r1, [pc, #20]	; (3770 <sys_arch_reboot+0x24>)
    375c:	4b05      	ldr	r3, [pc, #20]	; (3774 <sys_arch_reboot+0x28>)
    375e:	68ca      	ldr	r2, [r1, #12]
    3760:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3764:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    3766:	60cb      	str	r3, [r1, #12]
    3768:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    376c:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    376e:	e7fd      	b.n	376c <sys_arch_reboot+0x20>
    3770:	e000ed00 	.word	0xe000ed00
    3774:	05fa0004 	.word	0x05fa0004

00003778 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    3778:	b120      	cbz	r0, 3784 <arch_busy_wait+0xc>
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    377a:	4b03      	ldr	r3, [pc, #12]	; (3788 <arch_busy_wait+0x10>)
    377c:	0180      	lsls	r0, r0, #6
    377e:	f043 0301 	orr.w	r3, r3, #1
    3782:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    3784:	4770      	bx	lr
    3786:	bf00      	nop
    3788:	00007f70 	.word	0x00007f70

0000378c <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    378c:	4b08      	ldr	r3, [pc, #32]	; (37b0 <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    378e:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    3790:	1ac3      	subs	r3, r0, r3
{
    3792:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    3794:	4907      	ldr	r1, [pc, #28]	; (37b4 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    3796:	109b      	asrs	r3, r3, #2
{
    3798:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    379a:	4359      	muls	r1, r3
    379c:	4806      	ldr	r0, [pc, #24]	; (37b8 <onoff_stop+0x2c>)
    379e:	2240      	movs	r2, #64	; 0x40
    37a0:	f003 fe1c 	bl	73dc <stop>
	notify(mgr, res);
    37a4:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    37a6:	4601      	mov	r1, r0
	notify(mgr, res);
    37a8:	4620      	mov	r0, r4
}
    37aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    37ae:	4718      	bx	r3
    37b0:	2000041c 	.word	0x2000041c
    37b4:	b6db6db7 	.word	0xb6db6db7
    37b8:	00007c88 	.word	0x00007c88

000037bc <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    37bc:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    37be:	4c0c      	ldr	r4, [pc, #48]	; (37f0 <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    37c0:	4a0c      	ldr	r2, [pc, #48]	; (37f4 <onoff_start+0x38>)
    37c2:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    37c4:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    37c6:	9300      	str	r3, [sp, #0]
{
    37c8:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    37ca:	460b      	mov	r3, r1
    37cc:	490a      	ldr	r1, [pc, #40]	; (37f8 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    37ce:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    37d0:	4361      	muls	r1, r4
{
    37d2:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    37d4:	4809      	ldr	r0, [pc, #36]	; (37fc <onoff_start+0x40>)
    37d6:	f003 fe2d 	bl	7434 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    37da:	1e01      	subs	r1, r0, #0
    37dc:	da05      	bge.n	37ea <onoff_start+0x2e>
		notify(mgr, err);
    37de:	4630      	mov	r0, r6
    37e0:	462b      	mov	r3, r5
	}
}
    37e2:	b002      	add	sp, #8
    37e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    37e8:	4718      	bx	r3
}
    37ea:	b002      	add	sp, #8
    37ec:	bd70      	pop	{r4, r5, r6, pc}
    37ee:	bf00      	nop
    37f0:	2000041c 	.word	0x2000041c
    37f4:	0000749f 	.word	0x0000749f
    37f8:	b6db6db7 	.word	0xb6db6db7
    37fc:	00007c88 	.word	0x00007c88

00003800 <generic_hfclk_stop>:
{
    3800:	b510      	push	{r4, lr}
	__asm__ volatile(
    3802:	f04f 0320 	mov.w	r3, #32
    3806:	f3ef 8411 	mrs	r4, BASEPRI
    380a:	f383 8812 	msr	BASEPRI_MAX, r3
    380e:	f3bf 8f6f 	isb	sy
	hfclk_users &= ~HF_USER_GENERIC;
    3812:	4a07      	ldr	r2, [pc, #28]	; (3830 <generic_hfclk_stop+0x30>)
    3814:	6813      	ldr	r3, [r2, #0]
    3816:	f023 0102 	bic.w	r1, r3, #2
	if (!(hfclk_users & HF_USER_BT)) {
    381a:	07db      	lsls	r3, r3, #31
	hfclk_users &= ~HF_USER_GENERIC;
    381c:	6011      	str	r1, [r2, #0]
	if (!(hfclk_users & HF_USER_BT)) {
    381e:	d402      	bmi.n	3826 <generic_hfclk_stop+0x26>
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    3820:	2001      	movs	r0, #1
    3822:	f004 f83e 	bl	78a2 <nrfx_clock_stop>
	__asm__ volatile(
    3826:	f384 8811 	msr	BASEPRI, r4
    382a:	f3bf 8f6f 	isb	sy
}
    382e:	bd10      	pop	{r4, pc}
    3830:	2000046c 	.word	0x2000046c

00003834 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3834:	2200      	movs	r2, #0
{
    3836:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3838:	2101      	movs	r1, #1
{
    383a:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    383c:	4610      	mov	r0, r2
    383e:	f7ff fa73 	bl	2d28 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    3842:	480f      	ldr	r0, [pc, #60]	; (3880 <clk_init+0x4c>)
    3844:	f001 faca 	bl	4ddc <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    3848:	4b0e      	ldr	r3, [pc, #56]	; (3884 <clk_init+0x50>)
    384a:	4298      	cmp	r0, r3
    384c:	d115      	bne.n	387a <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    384e:	f004 f81b 	bl	7888 <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    3852:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    3854:	490c      	ldr	r1, [pc, #48]	; (3888 <clk_init+0x54>)
    3856:	4630      	mov	r0, r6
    3858:	f003 fb65 	bl	6f26 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    385c:	2800      	cmp	r0, #0
    385e:	db0b      	blt.n	3878 <clk_init+0x44>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    3860:	2501      	movs	r5, #1
    3862:	6435      	str	r5, [r6, #64]	; 0x40
	struct nrf_clock_control_data *data = dev->data;
    3864:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    3866:	4908      	ldr	r1, [pc, #32]	; (3888 <clk_init+0x54>)
    3868:	f104 001c 	add.w	r0, r4, #28
    386c:	f003 fb5b 	bl	6f26 <onoff_manager_init>
		if (err < 0) {
    3870:	2800      	cmp	r0, #0
    3872:	db01      	blt.n	3878 <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    3874:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    3876:	2000      	movs	r0, #0
}
    3878:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    387a:	f06f 0004 	mvn.w	r0, #4
    387e:	e7fb      	b.n	3878 <clk_init+0x44>
    3880:	000038c1 	.word	0x000038c1
    3884:	0bad0000 	.word	0x0bad0000
    3888:	0000809c 	.word	0x0000809c

0000388c <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    388c:	b570      	push	{r4, r5, r6, lr}
    388e:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    3890:	230c      	movs	r3, #12
    3892:	4809      	ldr	r0, [pc, #36]	; (38b8 <clkstarted_handle.constprop.0+0x2c>)
    3894:	434b      	muls	r3, r1
    3896:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    3898:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    389c:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    389e:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    38a0:	4418      	add	r0, r3
	sub_data->cb = NULL;
    38a2:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    38a4:	f003 fd87 	bl	73b6 <set_on_state>
	if (callback) {
    38a8:	b12d      	cbz	r5, 38b6 <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    38aa:	4632      	mov	r2, r6
    38ac:	462b      	mov	r3, r5
    38ae:	4803      	ldr	r0, [pc, #12]	; (38bc <clkstarted_handle.constprop.0+0x30>)
}
    38b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    38b4:	4718      	bx	r3
}
    38b6:	bd70      	pop	{r4, r5, r6, pc}
    38b8:	2000041c 	.word	0x2000041c
    38bc:	00007c88 	.word	0x00007c88

000038c0 <clock_event_handler>:
	switch (event) {
    38c0:	b110      	cbz	r0, 38c8 <clock_event_handler+0x8>
    38c2:	2801      	cmp	r0, #1
    38c4:	d004      	beq.n	38d0 <clock_event_handler+0x10>
    38c6:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    38c8:	4b03      	ldr	r3, [pc, #12]	; (38d8 <clock_event_handler+0x18>)
    38ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    38cc:	075b      	lsls	r3, r3, #29
    38ce:	d101      	bne.n	38d4 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    38d0:	f7ff bfdc 	b.w	388c <clkstarted_handle.constprop.0>
}
    38d4:	4770      	bx	lr
    38d6:	bf00      	nop
    38d8:	2000041c 	.word	0x2000041c

000038dc <generic_hfclk_start>:
{
    38dc:	b508      	push	{r3, lr}
	__asm__ volatile(
    38de:	f04f 0320 	mov.w	r3, #32
    38e2:	f3ef 8111 	mrs	r1, BASEPRI
    38e6:	f383 8812 	msr	BASEPRI_MAX, r3
    38ea:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    38ee:	4a12      	ldr	r2, [pc, #72]	; (3938 <generic_hfclk_start+0x5c>)
    38f0:	6813      	ldr	r3, [r2, #0]
    38f2:	f043 0002 	orr.w	r0, r3, #2
    38f6:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    38f8:	07da      	lsls	r2, r3, #31
    38fa:	d408      	bmi.n	390e <generic_hfclk_start+0x32>
	__asm__ volatile(
    38fc:	f381 8811 	msr	BASEPRI, r1
    3900:	f3bf 8f6f 	isb	sy
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    3904:	2001      	movs	r0, #1
}
    3906:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    390a:	f001 ba77 	b.w	4dfc <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    390e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3912:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3916:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    391a:	07d3      	lsls	r3, r2, #31
    391c:	d5ee      	bpl.n	38fc <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
    391e:	4807      	ldr	r0, [pc, #28]	; (393c <generic_hfclk_start+0x60>)
    3920:	f003 fd49 	bl	73b6 <set_on_state>
    3924:	f381 8811 	msr	BASEPRI, r1
    3928:	f3bf 8f6f 	isb	sy
		clkstarted_handle(CLOCK_DEVICE,
    392c:	2000      	movs	r0, #0
}
    392e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    3932:	f7ff bfab 	b.w	388c <clkstarted_handle.constprop.0>
    3936:	bf00      	nop
    3938:	2000046c 	.word	0x2000046c
    393c:	2000045c 	.word	0x2000045c

00003940 <api_blocking_start>:
{
    3940:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    3942:	2200      	movs	r2, #0
    3944:	2301      	movs	r3, #1
    3946:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    394a:	4a09      	ldr	r2, [pc, #36]	; (3970 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    394c:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    3950:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    3952:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    3956:	f003 fd9b 	bl	7490 <api_start>
	if (err < 0) {
    395a:	2800      	cmp	r0, #0
    395c:	db05      	blt.n	396a <api_blocking_start+0x2a>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    395e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    3962:	2300      	movs	r3, #0
    3964:	4668      	mov	r0, sp
    3966:	f002 fb3b 	bl	5fe0 <z_impl_k_sem_take>
}
    396a:	b005      	add	sp, #20
    396c:	f85d fb04 	ldr.w	pc, [sp], #4
    3970:	000074b7 	.word	0x000074b7

00003974 <lfclk_start>:
{
    3974:	b510      	push	{r4, lr}
	if (!once) {
    3976:	4c07      	ldr	r4, [pc, #28]	; (3994 <lfclk_start+0x20>)
    3978:	7823      	ldrb	r3, [r4, #0]
    397a:	b92b      	cbnz	r3, 3988 <lfclk_start+0x14>
	z_impl_k_busy_wait(usec_to_wait);
    397c:	f44f 70a5 	mov.w	r0, #330	; 0x14a
    3980:	f004 f94c 	bl	7c1c <z_impl_k_busy_wait>
		once = true;
    3984:	2301      	movs	r3, #1
    3986:	7023      	strb	r3, [r4, #0]
}
    3988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    398c:	2000      	movs	r0, #0
    398e:	f001 ba35 	b.w	4dfc <nrfx_clock_start>
    3992:	bf00      	nop
    3994:	200007c5 	.word	0x200007c5

00003998 <z_nrf_clock_control_lf_on>:
{
    3998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    399c:	4938      	ldr	r1, [pc, #224]	; (3a80 <z_nrf_clock_control_lf_on+0xe8>)
    399e:	f3bf 8f5b 	dmb	ish
    39a2:	4607      	mov	r7, r0
    39a4:	2201      	movs	r2, #1
    39a6:	e851 3f00 	ldrex	r3, [r1]
    39aa:	e841 2000 	strex	r0, r2, [r1]
    39ae:	2800      	cmp	r0, #0
    39b0:	d1f9      	bne.n	39a6 <z_nrf_clock_control_lf_on+0xe>
    39b2:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    39b6:	b933      	cbnz	r3, 39c6 <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    39b8:	4932      	ldr	r1, [pc, #200]	; (3a84 <z_nrf_clock_control_lf_on+0xec>)
		err = onoff_request(mgr, &cli);
    39ba:	4833      	ldr	r0, [pc, #204]	; (3a88 <z_nrf_clock_control_lf_on+0xf0>)
    39bc:	604b      	str	r3, [r1, #4]
    39be:	60cb      	str	r3, [r1, #12]
    39c0:	608a      	str	r2, [r1, #8]
    39c2:	f003 fac3 	bl	6f4c <onoff_request>
	switch (start_mode) {
    39c6:	1e7b      	subs	r3, r7, #1
    39c8:	2b01      	cmp	r3, #1
    39ca:	d82b      	bhi.n	3a24 <z_nrf_clock_control_lf_on+0x8c>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    39cc:	2f01      	cmp	r7, #1
    39ce:	d107      	bne.n	39e0 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    39d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    39d4:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    39d8:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    39dc:	2b01      	cmp	r3, #1
    39de:	d021      	beq.n	3a24 <z_nrf_clock_control_lf_on+0x8c>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    39e0:	f004 f839 	bl	7a56 <k_is_in_isr>
    39e4:	4605      	mov	r5, r0
    39e6:	b9f8      	cbnz	r0, 3a28 <z_nrf_clock_control_lf_on+0x90>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    39e8:	4b28      	ldr	r3, [pc, #160]	; (3a8c <z_nrf_clock_control_lf_on+0xf4>)
    39ea:	781b      	ldrb	r3, [r3, #0]
    39ec:	b1e3      	cbz	r3, 3a28 <z_nrf_clock_control_lf_on+0x90>
    p_reg->INTENCLR = mask;
    39ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    39f2:	2202      	movs	r2, #2
    39f4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    39f8:	4606      	mov	r6, r0
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    39fa:	f8df 8094 	ldr.w	r8, [pc, #148]	; 3a90 <z_nrf_clock_control_lf_on+0xf8>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    39fe:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    3a02:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3a06:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
    3a0a:	03d2      	lsls	r2, r2, #15
    3a0c:	d516      	bpl.n	3a3c <z_nrf_clock_control_lf_on+0xa4>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    3a0e:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    3a12:	2b01      	cmp	r3, #1
    3a14:	d001      	beq.n	3a1a <z_nrf_clock_control_lf_on+0x82>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    3a16:	2f01      	cmp	r7, #1
    3a18:	d110      	bne.n	3a3c <z_nrf_clock_control_lf_on+0xa4>
	if (isr_mode) {
    3a1a:	b35d      	cbz	r5, 3a74 <z_nrf_clock_control_lf_on+0xdc>
    3a1c:	f386 8811 	msr	BASEPRI, r6
    3a20:	f3bf 8f6f 	isb	sy
}
    3a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
    3a28:	f04f 0320 	mov.w	r3, #32
    3a2c:	f3ef 8611 	mrs	r6, BASEPRI
    3a30:	f383 8812 	msr	BASEPRI_MAX, r3
    3a34:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3a38:	2501      	movs	r5, #1
    3a3a:	e7de      	b.n	39fa <z_nrf_clock_control_lf_on+0x62>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    3a3c:	b1ad      	cbz	r5, 3a6a <z_nrf_clock_control_lf_on+0xd2>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    3a3e:	4630      	mov	r0, r6
    3a40:	f7ff f8e6 	bl	2c10 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    3a44:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    3a48:	2b00      	cmp	r3, #0
    3a4a:	d1da      	bne.n	3a02 <z_nrf_clock_control_lf_on+0x6a>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3a4c:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    3a50:	2a00      	cmp	r2, #0
    3a52:	d0d6      	beq.n	3a02 <z_nrf_clock_control_lf_on+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3a54:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    3a58:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    3a5c:	2301      	movs	r3, #1
    3a5e:	f8c4 3518 	str.w	r3, [r4, #1304]	; 0x518
    3a62:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3a66:	60a3      	str	r3, [r4, #8]
}
    3a68:	e7cb      	b.n	3a02 <z_nrf_clock_control_lf_on+0x6a>
	return z_impl_k_sleep(timeout);
    3a6a:	2100      	movs	r1, #0
    3a6c:	2021      	movs	r0, #33	; 0x21
    3a6e:	f002 fdbf 	bl	65f0 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    3a72:	e7e7      	b.n	3a44 <z_nrf_clock_control_lf_on+0xac>
    p_reg->INTENSET = mask;
    3a74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3a78:	2202      	movs	r2, #2
    3a7a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    3a7e:	e7d1      	b.n	3a24 <z_nrf_clock_control_lf_on+0x8c>
    3a80:	20000418 	.word	0x20000418
    3a84:	20000408 	.word	0x20000408
    3a88:	20000438 	.word	0x20000438
    3a8c:	20000bd7 	.word	0x20000bd7
    3a90:	e000e100 	.word	0xe000e100

00003a94 <rtt_console_init>:

	return character;
}

static int rtt_console_init(void)
{
    3a94:	b510      	push	{r4, lr}

#ifdef CONFIG_PRINTK
	__printk_hook_install(rtt_console_out);
    3a96:	4c04      	ldr	r4, [pc, #16]	; (3aa8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x10>)
    3a98:	4620      	mov	r0, r4
    3a9a:	f7fd fb27 	bl	10ec <__printk_hook_install>
#endif
	__stdout_hook_install(rtt_console_out);
    3a9e:	4620      	mov	r0, r4
    3aa0:	f7ff fe36 	bl	3710 <__stdout_hook_install>

	return 0;
}
    3aa4:	2000      	movs	r0, #0
    3aa6:	bd10      	pop	{r4, pc}
    3aa8:	00003aad 	.word	0x00003aad

00003aac <rtt_console_out>:
{
    3aac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3aae:	4e13      	ldr	r6, [pc, #76]	; (3afc <rtt_console_out+0x50>)
	char c = (char)character;
    3ab0:	f88d 0007 	strb.w	r0, [sp, #7]
{
    3ab4:	4604      	mov	r4, r0
	char c = (char)character;
    3ab6:	2503      	movs	r5, #3
		SEGGER_RTT_LOCK();
    3ab8:	f001 ffa4 	bl	5a04 <zephyr_rtt_mutex_lock>
		cnt = SEGGER_RTT_WriteNoLock(0, &c, 1);
    3abc:	2201      	movs	r2, #1
    3abe:	f10d 0107 	add.w	r1, sp, #7
    3ac2:	2000      	movs	r0, #0
    3ac4:	f001 ff68 	bl	5998 <SEGGER_RTT_WriteNoLock>
    3ac8:	4607      	mov	r7, r0
		SEGGER_RTT_UNLOCK();
    3aca:	f001 ffa5 	bl	5a18 <zephyr_rtt_mutex_unlock>
		if (cnt) {
    3ace:	b127      	cbz	r7, 3ada <rtt_console_out+0x2e>
			host_present = true;
    3ad0:	2301      	movs	r3, #1
    3ad2:	7033      	strb	r3, [r6, #0]
}
    3ad4:	4620      	mov	r0, r4
    3ad6:	b003      	add	sp, #12
    3ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (host_present) {
    3ada:	7833      	ldrb	r3, [r6, #0]
    3adc:	2b00      	cmp	r3, #0
    3ade:	d0f9      	beq.n	3ad4 <rtt_console_out+0x28>
			if (max_cnt) {
    3ae0:	3d01      	subs	r5, #1
    3ae2:	d008      	beq.n	3af6 <rtt_console_out+0x4a>
	if (!IS_ENABLED(CONFIG_MULTITHREADING) || k_is_in_isr()) {
    3ae4:	f003 ffb7 	bl	7a56 <k_is_in_isr>
    3ae8:	2800      	cmp	r0, #0
    3aea:	d1e5      	bne.n	3ab8 <rtt_console_out+0xc>
    3aec:	2100      	movs	r1, #0
    3aee:	2042      	movs	r0, #66	; 0x42
    3af0:	f002 fd7e 	bl	65f0 <z_impl_k_sleep>
		SEGGER_RTT_LOCK();
    3af4:	e7e0      	b.n	3ab8 <rtt_console_out+0xc>
				host_present = false;
    3af6:	7035      	strb	r5, [r6, #0]
    3af8:	e7ec      	b.n	3ad4 <rtt_console_out+0x28>
    3afa:	bf00      	nop
    3afc:	200007c6 	.word	0x200007c6

00003b00 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(void)
{
    3b00:	b508      	push	{r3, lr}
    3b02:	4807      	ldr	r0, [pc, #28]	; (3b20 <uart_console_init+0x20>)
    3b04:	f003 ff88 	bl	7a18 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    3b08:	b138      	cbz	r0, 3b1a <uart_console_init+0x1a>
	__stdout_hook_install(console_out);
    3b0a:	4806      	ldr	r0, [pc, #24]	; (3b24 <uart_console_init+0x24>)
    3b0c:	f7ff fe00 	bl	3710 <__stdout_hook_install>
	__printk_hook_install(console_out);
    3b10:	4804      	ldr	r0, [pc, #16]	; (3b24 <uart_console_init+0x24>)
    3b12:	f7fd faeb 	bl	10ec <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    3b16:	2000      	movs	r0, #0
}
    3b18:	bd08      	pop	{r3, pc}
		return -ENODEV;
    3b1a:	f06f 0012 	mvn.w	r0, #18
    3b1e:	e7fb      	b.n	3b18 <uart_console_init+0x18>
    3b20:	00007cc0 	.word	0x00007cc0
    3b24:	00003b29 	.word	0x00003b29

00003b28 <console_out>:
	if ('\n' == c) {
    3b28:	280a      	cmp	r0, #10
{
    3b2a:	b538      	push	{r3, r4, r5, lr}
    3b2c:	4d07      	ldr	r5, [pc, #28]	; (3b4c <console_out+0x24>)
    3b2e:	4604      	mov	r4, r0
	if ('\n' == c) {
    3b30:	d104      	bne.n	3b3c <console_out+0x14>
    3b32:	68ab      	ldr	r3, [r5, #8]
    3b34:	210d      	movs	r1, #13
    3b36:	685b      	ldr	r3, [r3, #4]
    3b38:	4628      	mov	r0, r5
    3b3a:	4798      	blx	r3
    3b3c:	68ab      	ldr	r3, [r5, #8]
    3b3e:	4803      	ldr	r0, [pc, #12]	; (3b4c <console_out+0x24>)
    3b40:	685b      	ldr	r3, [r3, #4]
    3b42:	b2e1      	uxtb	r1, r4
    3b44:	4798      	blx	r3
}
    3b46:	4620      	mov	r0, r4
    3b48:	bd38      	pop	{r3, r4, r5, pc}
    3b4a:	bf00      	nop
    3b4c:	00007cc0 	.word	0x00007cc0

00003b50 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    3b50:	b530      	push	{r4, r5, lr}
	return port->config;
    3b52:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    3b54:	7b05      	ldrb	r5, [r0, #12]
    3b56:	f001 041f 	and.w	r4, r1, #31
	nrfx_err_t err;
	uint8_t ch;

	if (mode == GPIO_INT_MODE_DISABLED) {
    3b5a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
{
    3b5e:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    3b60:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    3b64:	d105      	bne.n	3b72 <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    3b66:	4620      	mov	r0, r4
    3b68:	f001 fc0c 	bl	5384 <nrfx_gpiote_trigger_disable>

		return 0;
    3b6c:	2000      	movs	r0, #0
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
}
    3b6e:	b005      	add	sp, #20
    3b70:	bd30      	pop	{r4, r5, pc}
	nrfx_gpiote_trigger_config_t trigger_config = {
    3b72:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
    3b74:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    3b78:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    3b7c:	d114      	bne.n	3ba8 <gpio_nrfx_pin_interrupt_configure+0x58>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    3b7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
    3b82:	bf0c      	ite	eq
    3b84:	2304      	moveq	r3, #4
    3b86:	2305      	movne	r3, #5
    3b88:	f88d 3008 	strb.w	r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3b8c:	2300      	movs	r3, #0
    3b8e:	4619      	mov	r1, r3
    3b90:	aa02      	add	r2, sp, #8
    3b92:	4620      	mov	r0, r4
    3b94:	f001 fa2c 	bl	4ff0 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3b98:	4b1d      	ldr	r3, [pc, #116]	; (3c10 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    3b9a:	4298      	cmp	r0, r3
    3b9c:	d135      	bne.n	3c0a <gpio_nrfx_pin_interrupt_configure+0xba>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    3b9e:	2101      	movs	r1, #1
    3ba0:	4620      	mov	r0, r4
    3ba2:	f001 fbab 	bl	52fc <nrfx_gpiote_trigger_enable>
	return 0;
    3ba6:	e7e1      	b.n	3b6c <gpio_nrfx_pin_interrupt_configure+0x1c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    3ba8:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    3bac:	d022      	beq.n	3bf4 <gpio_nrfx_pin_interrupt_configure+0xa4>
    3bae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    3bb2:	bf14      	ite	ne
    3bb4:	2301      	movne	r3, #1
    3bb6:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
    3bb8:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    3bbc:	6883      	ldr	r3, [r0, #8]
    3bbe:	40cb      	lsrs	r3, r1
    3bc0:	07d9      	lsls	r1, r3, #31
    3bc2:	d4e3      	bmi.n	3b8c <gpio_nrfx_pin_interrupt_configure+0x3c>
    3bc4:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    3bc8:	d1e0      	bne.n	3b8c <gpio_nrfx_pin_interrupt_configure+0x3c>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    3bca:	f004 031f 	and.w	r3, r4, #31
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    3bce:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3bd2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    3bd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    3bda:	07db      	lsls	r3, r3, #31
    3bdc:	d4d6      	bmi.n	3b8c <gpio_nrfx_pin_interrupt_configure+0x3c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    3bde:	f10d 0507 	add.w	r5, sp, #7
    3be2:	4629      	mov	r1, r5
    3be4:	4620      	mov	r0, r4
    3be6:	f001 fb35 	bl	5254 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    3bea:	4b0a      	ldr	r3, [pc, #40]	; (3c14 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    3bec:	4298      	cmp	r0, r3
    3bee:	d003      	beq.n	3bf8 <gpio_nrfx_pin_interrupt_configure+0xa8>
		trigger_config.p_in_channel = &ch;
    3bf0:	9503      	str	r5, [sp, #12]
    3bf2:	e7cb      	b.n	3b8c <gpio_nrfx_pin_interrupt_configure+0x3c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    3bf4:	2303      	movs	r3, #3
    3bf6:	e7df      	b.n	3bb8 <gpio_nrfx_pin_interrupt_configure+0x68>
			err = nrfx_gpiote_channel_alloc(&ch);
    3bf8:	4628      	mov	r0, r5
    3bfa:	f001 fb79 	bl	52f0 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    3bfe:	4b04      	ldr	r3, [pc, #16]	; (3c10 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    3c00:	4298      	cmp	r0, r3
    3c02:	d0f5      	beq.n	3bf0 <gpio_nrfx_pin_interrupt_configure+0xa0>
				return -ENOMEM;
    3c04:	f06f 000b 	mvn.w	r0, #11
    3c08:	e7b1      	b.n	3b6e <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EINVAL;
    3c0a:	f06f 0015 	mvn.w	r0, #21
    3c0e:	e7ae      	b.n	3b6e <gpio_nrfx_pin_interrupt_configure+0x1e>
    3c10:	0bad0000 	.word	0x0bad0000
    3c14:	0bad0004 	.word	0x0bad0004

00003c18 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    3c18:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    3c1a:	f001 fb59 	bl	52d0 <nrfx_gpiote_is_init>
    3c1e:	4604      	mov	r4, r0
    3c20:	b968      	cbnz	r0, 3c3e <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    3c22:	f001 fb2d 	bl	5280 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    3c26:	4b08      	ldr	r3, [pc, #32]	; (3c48 <gpio_nrfx_init+0x30>)
    3c28:	4298      	cmp	r0, r3
    3c2a:	d10a      	bne.n	3c42 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    3c2c:	4807      	ldr	r0, [pc, #28]	; (3c4c <gpio_nrfx_init+0x34>)
    3c2e:	4621      	mov	r1, r4
    3c30:	f001 fb0a 	bl	5248 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    3c34:	4622      	mov	r2, r4
    3c36:	2105      	movs	r1, #5
    3c38:	2006      	movs	r0, #6
    3c3a:	f7ff f875 	bl	2d28 <z_arm_irq_priority_set>
		return 0;
    3c3e:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    3c40:	bd10      	pop	{r4, pc}
		return -EIO;
    3c42:	f06f 0004 	mvn.w	r0, #4
    3c46:	e7fb      	b.n	3c40 <gpio_nrfx_init+0x28>
    3c48:	0bad0000 	.word	0x0bad0000
    3c4c:	00003c51 	.word	0x00003c51

00003c50 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3c50:	0943      	lsrs	r3, r0, #5
{
    3c52:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3c54:	d107      	bne.n	3c66 <nrfx_gpio_handler+0x16>
	return list->head;
    3c56:	4b0b      	ldr	r3, [pc, #44]	; (3c84 <nrfx_gpio_handler+0x34>)
    3c58:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3c5a:	b121      	cbz	r1, 3c66 <nrfx_gpio_handler+0x16>
	gpio_fire_callbacks(list, port, BIT(pin));
    3c5c:	2501      	movs	r5, #1
	return node->next;
    3c5e:	680c      	ldr	r4, [r1, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    3c60:	4e09      	ldr	r6, [pc, #36]	; (3c88 <nrfx_gpio_handler+0x38>)
    3c62:	4085      	lsls	r5, r0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3c64:	b901      	cbnz	r1, 3c68 <nrfx_gpio_handler+0x18>
}
    3c66:	bd70      	pop	{r4, r5, r6, pc}
		if (cb->pin_mask & pins) {
    3c68:	688a      	ldr	r2, [r1, #8]
    3c6a:	402a      	ands	r2, r5
    3c6c:	d002      	beq.n	3c74 <nrfx_gpio_handler+0x24>
			cb->handler(port, cb, cb->pin_mask & pins);
    3c6e:	684b      	ldr	r3, [r1, #4]
    3c70:	4630      	mov	r0, r6
    3c72:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3c74:	b11c      	cbz	r4, 3c7e <nrfx_gpio_handler+0x2e>
    3c76:	6823      	ldr	r3, [r4, #0]
    3c78:	4621      	mov	r1, r4
    3c7a:	461c      	mov	r4, r3
    3c7c:	e7f2      	b.n	3c64 <nrfx_gpio_handler+0x14>
    3c7e:	4623      	mov	r3, r4
    3c80:	e7fa      	b.n	3c78 <nrfx_gpio_handler+0x28>
    3c82:	bf00      	nop
    3c84:	20000470 	.word	0x20000470
    3c88:	00007ca4 	.word	0x00007ca4

00003c8c <gpio_nrfx_pin_configure>:
{
    3c8c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	return port->config;
    3c90:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    3c92:	7b3b      	ldrb	r3, [r7, #12]
    3c94:	f001 051f 	and.w	r5, r1, #31
    3c98:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
{
    3c9c:	460e      	mov	r6, r1
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    3c9e:	4628      	mov	r0, r5
    3ca0:	f10d 0103 	add.w	r1, sp, #3
{
    3ca4:	4614      	mov	r4, r2
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    3ca6:	f001 fad5 	bl	5254 <nrfx_gpiote_channel_get>
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    3caa:	f414 3f40 	tst.w	r4, #196608	; 0x30000
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    3cae:	4680      	mov	r8, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    3cb0:	d10b      	bne.n	3cca <gpio_nrfx_pin_configure+0x3e>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
    3cb2:	4628      	mov	r0, r5
    3cb4:	f001 fb8e 	bl	53d4 <nrfx_gpiote_pin_uninit>
		if (free_ch) {
    3cb8:	4b3d      	ldr	r3, [pc, #244]	; (3db0 <gpio_nrfx_pin_configure+0x124>)
    3cba:	4598      	cmp	r8, r3
    3cbc:	d103      	bne.n	3cc6 <gpio_nrfx_pin_configure+0x3a>
			err = nrfx_gpiote_channel_free(ch);
    3cbe:	f89d 0003 	ldrb.w	r0, [sp, #3]
    3cc2:	f001 fb0f 	bl	52e4 <nrfx_gpiote_channel_free>
		return 0;
    3cc6:	2000      	movs	r0, #0
    3cc8:	e00c      	b.n	3ce4 <gpio_nrfx_pin_configure+0x58>
	nrfx_gpiote_trigger_config_t trigger_config = {
    3cca:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3ccc:	4619      	mov	r1, r3
    3cce:	aa02      	add	r2, sp, #8
    3cd0:	4628      	mov	r0, r5
	nrfx_gpiote_trigger_config_t trigger_config = {
    3cd2:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3cd6:	f001 f98b 	bl	4ff0 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3cda:	4b35      	ldr	r3, [pc, #212]	; (3db0 <gpio_nrfx_pin_configure+0x124>)
    3cdc:	4298      	cmp	r0, r3
    3cde:	d004      	beq.n	3cea <gpio_nrfx_pin_configure+0x5e>
		return NRF_GPIO_PIN_PULLUP;
    3ce0:	f06f 0015 	mvn.w	r0, #21
}
    3ce4:	b004      	add	sp, #16
    3ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (free_ch) {
    3cea:	4580      	cmp	r8, r0
    3cec:	d103      	bne.n	3cf6 <gpio_nrfx_pin_configure+0x6a>
		err = nrfx_gpiote_channel_free(ch);
    3cee:	f89d 0003 	ldrb.w	r0, [sp, #3]
    3cf2:	f001 faf7 	bl	52e4 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    3cf6:	03a3      	lsls	r3, r4, #14
    3cf8:	d54b      	bpl.n	3d92 <gpio_nrfx_pin_configure+0x106>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    3cfa:	f240 3306 	movw	r3, #774	; 0x306
    3cfe:	4023      	ands	r3, r4
    3d00:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
    3d04:	d019      	beq.n	3d3a <gpio_nrfx_pin_configure+0xae>
    3d06:	d80c      	bhi.n	3d22 <gpio_nrfx_pin_configure+0x96>
    3d08:	2b06      	cmp	r3, #6
    3d0a:	d017      	beq.n	3d3c <gpio_nrfx_pin_configure+0xb0>
    3d0c:	d804      	bhi.n	3d18 <gpio_nrfx_pin_configure+0x8c>
    3d0e:	b1ab      	cbz	r3, 3d3c <gpio_nrfx_pin_configure+0xb0>
    3d10:	2b02      	cmp	r3, #2
    3d12:	d1e5      	bne.n	3ce0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0S1;
    3d14:	2304      	movs	r3, #4
    3d16:	e011      	b.n	3d3c <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    3d18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    3d1c:	d1e0      	bne.n	3ce0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_H0S1;
    3d1e:	2301      	movs	r3, #1
    3d20:	e00c      	b.n	3d3c <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    3d22:	f240 2202 	movw	r2, #514	; 0x202
    3d26:	4293      	cmp	r3, r2
    3d28:	d027      	beq.n	3d7a <gpio_nrfx_pin_configure+0xee>
    3d2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    3d2e:	d026      	beq.n	3d7e <gpio_nrfx_pin_configure+0xf2>
    3d30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    3d34:	d1d4      	bne.n	3ce0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_S0H1;
    3d36:	2302      	movs	r3, #2
    3d38:	e000      	b.n	3d3c <gpio_nrfx_pin_configure+0xb0>
		*drive = NRF_GPIO_PIN_H0D1;
    3d3a:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
    3d3c:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    3d40:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    3d44:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    3d48:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    3d4a:	f88d 3005 	strb.w	r3, [sp, #5]
	} else if (flags & GPIO_PULL_DOWN) {
    3d4e:	bf54      	ite	pl
    3d50:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    3d54:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    3d56:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    3d58:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    3d5c:	d511      	bpl.n	3d82 <gpio_nrfx_pin_configure+0xf6>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    3d5e:	687a      	ldr	r2, [r7, #4]
    3d60:	2301      	movs	r3, #1
    3d62:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    3d64:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    3d68:	2200      	movs	r2, #0
    3d6a:	a901      	add	r1, sp, #4
    3d6c:	4628      	mov	r0, r5
    3d6e:	f001 f9ed 	bl	514c <nrfx_gpiote_output_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3d72:	4b0f      	ldr	r3, [pc, #60]	; (3db0 <gpio_nrfx_pin_configure+0x124>)
    3d74:	4298      	cmp	r0, r3
    3d76:	d0a6      	beq.n	3cc6 <gpio_nrfx_pin_configure+0x3a>
    3d78:	e7b2      	b.n	3ce0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0H1;
    3d7a:	2305      	movs	r3, #5
    3d7c:	e7de      	b.n	3d3c <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    3d7e:	2303      	movs	r3, #3
    3d80:	e7dc      	b.n	3d3c <gpio_nrfx_pin_configure+0xb0>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    3d82:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    3d84:	bf41      	itttt	mi
    3d86:	2301      	movmi	r3, #1
    3d88:	687a      	ldrmi	r2, [r7, #4]
    3d8a:	40b3      	lslmi	r3, r6
    p_reg->OUTCLR = clr_mask;
    3d8c:	f8c2 350c 	strmi.w	r3, [r2, #1292]	; 0x50c
}
    3d90:	e7ea      	b.n	3d68 <gpio_nrfx_pin_configure+0xdc>
	if (flags & GPIO_PULL_UP) {
    3d92:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3d94:	f04f 0300 	mov.w	r3, #0
	} else if (flags & GPIO_PULL_DOWN) {
    3d98:	bf54      	ite	pl
    3d9a:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    3d9e:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3da0:	461a      	mov	r2, r3
    3da2:	a901      	add	r1, sp, #4
    3da4:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    3da6:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3daa:	f001 f921 	bl	4ff0 <nrfx_gpiote_input_configure>
    3dae:	e7e0      	b.n	3d72 <gpio_nrfx_pin_configure+0xe6>
    3db0:	0bad0000 	.word	0x0bad0000

00003db4 <uart_nrfx_poll_in>:
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE bool nrf_uart_event_check(NRF_UART_Type const * p_reg, nrf_uart_event_t event)
{
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3db4:	4b07      	ldr	r3, [pc, #28]	; (3dd4 <uart_nrfx_poll_in+0x20>)
    3db6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 * @return 0 if a character arrived, -1 if the input buffer if empty.
 */

static int uart_nrfx_poll_in(const struct device *dev, unsigned char *c)
{
	if (!nrf_uart_event_check(uart0_addr, NRF_UART_EVENT_RXDRDY)) {
    3dba:	b142      	cbz	r2, 3dce <uart_nrfx_poll_in+0x1a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3dbc:	2000      	movs	r0, #0
    3dbe:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
    3dc2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    nrf_uart_hwfc_pins_set(p_reg, NRF_UART_PSEL_DISCONNECTED, NRF_UART_PSEL_DISCONNECTED);
}

NRF_STATIC_INLINE uint8_t nrf_uart_rxd_get(NRF_UART_Type const * p_reg)
{
    return p_reg->RXD;
    3dc6:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
    3dca:	700b      	strb	r3, [r1, #0]
	nrf_uart_event_clear(uart0_addr, NRF_UART_EVENT_RXDRDY);

	/* got a character */
	*c = nrf_uart_rxd_get(uart0_addr);

	return 0;
    3dcc:	4770      	bx	lr
		return -1;
    3dce:	f04f 30ff 	mov.w	r0, #4294967295
}
    3dd2:	4770      	bx	lr
    3dd4:	40002000 	.word	0x40002000

00003dd8 <uart_nrfx_err_check>:
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    3dd8:	4b02      	ldr	r3, [pc, #8]	; (3de4 <uart_nrfx_err_check+0xc>)
    3dda:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    3dde:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
/** Console I/O function */
static int uart_nrfx_err_check(const struct device *dev)
{
	/* register bitfields maps to the defines in uart.h */
	return nrf_uart_errorsrc_get_and_clear(uart0_addr);
}
    3de2:	4770      	bx	lr
    3de4:	40002000 	.word	0x40002000

00003de8 <uart_nrfx_configure>:

static int uart_nrfx_configure(const struct device *dev,
			       const struct uart_config *cfg)
{
    3de8:	b510      	push	{r4, lr}
		break;
	default:
		return -ENOTSUP;
	}
#else
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
    3dea:	794b      	ldrb	r3, [r1, #5]
    3dec:	2b01      	cmp	r3, #1
    3dee:	d11c      	bne.n	3e2a <uart_nrfx_configure+0x42>
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    3df0:	798b      	ldrb	r3, [r1, #6]
    3df2:	2b03      	cmp	r3, #3
    3df4:	d119      	bne.n	3e2a <uart_nrfx_configure+0x42>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    3df6:	79cb      	ldrb	r3, [r1, #7]
    3df8:	b9bb      	cbnz	r3, 3e2a <uart_nrfx_configure+0x42>
	}

#if defined(UART_CONFIG_PARITYTYPE_Msk)
	uart_cfg.paritytype = NRF_UART_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    3dfa:	790a      	ldrb	r2, [r1, #4]
    3dfc:	b112      	cbz	r2, 3e04 <uart_nrfx_configure+0x1c>
    3dfe:	2a02      	cmp	r2, #2
    3e00:	d113      	bne.n	3e2a <uart_nrfx_configure+0x42>
    3e02:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    3e04:	680b      	ldr	r3, [r1, #0]
	switch (baudrate) {
    3e06:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
    3e0a:	d05e      	beq.n	3eca <uart_nrfx_configure+0xe2>
    3e0c:	d82b      	bhi.n	3e66 <uart_nrfx_configure+0x7e>
    3e0e:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    3e12:	d05c      	beq.n	3ece <uart_nrfx_configure+0xe6>
    3e14:	d814      	bhi.n	3e40 <uart_nrfx_configure+0x58>
    3e16:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    3e1a:	d05a      	beq.n	3ed2 <uart_nrfx_configure+0xea>
    3e1c:	d808      	bhi.n	3e30 <uart_nrfx_configure+0x48>
    3e1e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    3e22:	d059      	beq.n	3ed8 <uart_nrfx_configure+0xf0>
    3e24:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    3e28:	d059      	beq.n	3ede <uart_nrfx_configure+0xf6>
    3e2a:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3e2e:	e04b      	b.n	3ec8 <uart_nrfx_configure+0xe0>
    3e30:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    3e34:	d056      	beq.n	3ee4 <uart_nrfx_configure+0xfc>
    3e36:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    3e3a:	d1f6      	bne.n	3e2a <uart_nrfx_configure+0x42>
		nrf_baudrate = NRF_UART_BAUDRATE_4800;
    3e3c:	4b33      	ldr	r3, [pc, #204]	; (3f0c <uart_nrfx_configure+0x124>)
    3e3e:	e039      	b.n	3eb4 <uart_nrfx_configure+0xcc>
	switch (baudrate) {
    3e40:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    3e44:	d051      	beq.n	3eea <uart_nrfx_configure+0x102>
    3e46:	d807      	bhi.n	3e58 <uart_nrfx_configure+0x70>
    3e48:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    3e4c:	d04f      	beq.n	3eee <uart_nrfx_configure+0x106>
    3e4e:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    3e52:	d1ea      	bne.n	3e2a <uart_nrfx_configure+0x42>
		nrf_baudrate = NRF_UART_BAUDRATE_19200;
    3e54:	4b2e      	ldr	r3, [pc, #184]	; (3f10 <uart_nrfx_configure+0x128>)
    3e56:	e02d      	b.n	3eb4 <uart_nrfx_configure+0xcc>
	switch (baudrate) {
    3e58:	f647 2412 	movw	r4, #31250	; 0x7a12
    3e5c:	42a3      	cmp	r3, r4
    3e5e:	d1e4      	bne.n	3e2a <uart_nrfx_configure+0x42>
		nrf_baudrate = NRF_UART_BAUDRATE_31250;
    3e60:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    3e64:	e026      	b.n	3eb4 <uart_nrfx_configure+0xcc>
	switch (baudrate) {
    3e66:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    3e6a:	d043      	beq.n	3ef4 <uart_nrfx_configure+0x10c>
    3e6c:	d811      	bhi.n	3e92 <uart_nrfx_configure+0xaa>
    3e6e:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    3e72:	d041      	beq.n	3ef8 <uart_nrfx_configure+0x110>
    3e74:	d808      	bhi.n	3e88 <uart_nrfx_configure+0xa0>
    3e76:	f64d 24c0 	movw	r4, #56000	; 0xdac0
    3e7a:	42a3      	cmp	r3, r4
    3e7c:	d03e      	beq.n	3efc <uart_nrfx_configure+0x114>
    3e7e:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    3e82:	d1d2      	bne.n	3e2a <uart_nrfx_configure+0x42>
		nrf_baudrate = NRF_UART_BAUDRATE_57600;
    3e84:	4b23      	ldr	r3, [pc, #140]	; (3f14 <uart_nrfx_configure+0x12c>)
    3e86:	e015      	b.n	3eb4 <uart_nrfx_configure+0xcc>
	switch (baudrate) {
    3e88:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    3e8c:	d1cd      	bne.n	3e2a <uart_nrfx_configure+0x42>
		nrf_baudrate = NRF_UART_BAUDRATE_115200;
    3e8e:	4b22      	ldr	r3, [pc, #136]	; (3f18 <uart_nrfx_configure+0x130>)
    3e90:	e010      	b.n	3eb4 <uart_nrfx_configure+0xcc>
	switch (baudrate) {
    3e92:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    3e96:	d034      	beq.n	3f02 <uart_nrfx_configure+0x11a>
    3e98:	d807      	bhi.n	3eaa <uart_nrfx_configure+0xc2>
    3e9a:	4c20      	ldr	r4, [pc, #128]	; (3f1c <uart_nrfx_configure+0x134>)
    3e9c:	42a3      	cmp	r3, r4
    3e9e:	d032      	beq.n	3f06 <uart_nrfx_configure+0x11e>
    3ea0:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    3ea4:	d1c1      	bne.n	3e2a <uart_nrfx_configure+0x42>
		nrf_baudrate = NRF_UART_BAUDRATE_460800;
    3ea6:	4b1e      	ldr	r3, [pc, #120]	; (3f20 <uart_nrfx_configure+0x138>)
    3ea8:	e004      	b.n	3eb4 <uart_nrfx_configure+0xcc>
	switch (baudrate) {
    3eaa:	4c1e      	ldr	r4, [pc, #120]	; (3f24 <uart_nrfx_configure+0x13c>)
    3eac:	42a3      	cmp	r3, r4
    3eae:	d1bc      	bne.n	3e2a <uart_nrfx_configure+0x42>
		nrf_baudrate = NRF_UART_BAUDRATE_1000000;
    3eb0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uart_nrfx_data *data = dev->data;
    3eb4:	6904      	ldr	r4, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uart_baudrate_set(NRF_UART_Type * p_reg, nrf_uart_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    3eb6:	481c      	ldr	r0, [pc, #112]	; (3f28 <uart_nrfx_configure+0x140>)
    3eb8:	f8c0 3524 	str.w	r3, [r0, #1316]	; 0x524
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    3ebc:	f8c0 256c 	str.w	r2, [r0, #1388]	; 0x56c
		return -ENOTSUP;
	}

	nrf_uart_configure(uart0_addr, &uart_cfg);

	data->uart_config = *cfg;
    3ec0:	c903      	ldmia	r1, {r0, r1}
    3ec2:	e884 0003 	stmia.w	r4, {r0, r1}

	return 0;
    3ec6:	2000      	movs	r0, #0
}
    3ec8:	bd10      	pop	{r4, pc}
		nrf_baudrate = NRF_UART_BAUDRATE_38400;
    3eca:	4b18      	ldr	r3, [pc, #96]	; (3f2c <uart_nrfx_configure+0x144>)
    3ecc:	e7f2      	b.n	3eb4 <uart_nrfx_configure+0xcc>
		nrf_baudrate = NRF_UART_BAUDRATE_9600;
    3ece:	4b18      	ldr	r3, [pc, #96]	; (3f30 <uart_nrfx_configure+0x148>)
    3ed0:	e7f0      	b.n	3eb4 <uart_nrfx_configure+0xcc>
		nrf_baudrate = NRF_UART_BAUDRATE_1200;
    3ed2:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    3ed6:	e7ed      	b.n	3eb4 <uart_nrfx_configure+0xcc>
		nrf_baudrate = 0x00014000;
    3ed8:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    3edc:	e7ea      	b.n	3eb4 <uart_nrfx_configure+0xcc>
	switch (baudrate) {
    3ede:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    3ee2:	e7e7      	b.n	3eb4 <uart_nrfx_configure+0xcc>
		nrf_baudrate = NRF_UART_BAUDRATE_2400;
    3ee4:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    3ee8:	e7e4      	b.n	3eb4 <uart_nrfx_configure+0xcc>
		nrf_baudrate = NRF_UART_BAUDRATE_28800;
    3eea:	4b12      	ldr	r3, [pc, #72]	; (3f34 <uart_nrfx_configure+0x14c>)
    3eec:	e7e2      	b.n	3eb4 <uart_nrfx_configure+0xcc>
		nrf_baudrate = NRF_UART_BAUDRATE_14400;
    3eee:	f44f 136c 	mov.w	r3, #3866624	; 0x3b0000
    3ef2:	e7df      	b.n	3eb4 <uart_nrfx_configure+0xcc>
		nrf_baudrate = NRF_UART_BAUDRATE_230400;
    3ef4:	4b10      	ldr	r3, [pc, #64]	; (3f38 <uart_nrfx_configure+0x150>)
    3ef6:	e7dd      	b.n	3eb4 <uart_nrfx_configure+0xcc>
		nrf_baudrate = NRF_UART_BAUDRATE_76800;
    3ef8:	4b10      	ldr	r3, [pc, #64]	; (3f3c <uart_nrfx_configure+0x154>)
    3efa:	e7db      	b.n	3eb4 <uart_nrfx_configure+0xcc>
		nrf_baudrate = NRF_UART_BAUDRATE_56000;
    3efc:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    3f00:	e7d8      	b.n	3eb4 <uart_nrfx_configure+0xcc>
		nrf_baudrate = NRF_UART_BAUDRATE_921600;
    3f02:	4b0f      	ldr	r3, [pc, #60]	; (3f40 <uart_nrfx_configure+0x158>)
    3f04:	e7d6      	b.n	3eb4 <uart_nrfx_configure+0xcc>
		nrf_baudrate = NRF_UART_BAUDRATE_250000;
    3f06:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    3f0a:	e7d3      	b.n	3eb4 <uart_nrfx_configure+0xcc>
    3f0c:	0013b000 	.word	0x0013b000
    3f10:	004ea000 	.word	0x004ea000
    3f14:	00ebf000 	.word	0x00ebf000
    3f18:	01d7e000 	.word	0x01d7e000
    3f1c:	0003d090 	.word	0x0003d090
    3f20:	075f7000 	.word	0x075f7000
    3f24:	000f4240 	.word	0x000f4240
    3f28:	40002000 	.word	0x40002000
    3f2c:	009d5000 	.word	0x009d5000
    3f30:	00275000 	.word	0x00275000
    3f34:	0075f000 	.word	0x0075f000
    3f38:	03afb000 	.word	0x03afb000
    3f3c:	013a9000 	.word	0x013a9000
    3f40:	0ebed000 	.word	0x0ebed000

00003f44 <uart_nrfx_poll_out>:
{
    3f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3f46:	460e      	mov	r6, r1
	if (!k_is_in_isr()) {
    3f48:	f003 fd85 	bl	7a56 <k_is_in_isr>
    3f4c:	4d1a      	ldr	r5, [pc, #104]	; (3fb8 <uart_nrfx_poll_out+0x74>)
    3f4e:	bb78      	cbnz	r0, 3fb0 <uart_nrfx_poll_out+0x6c>
    3f50:	2464      	movs	r4, #100	; 0x64
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3f52:	2701      	movs	r7, #1
    3f54:	f3bf 8f5b 	dmb	ish
    3f58:	e855 3f00 	ldrex	r3, [r5]
    3f5c:	2b00      	cmp	r3, #0
    3f5e:	d103      	bne.n	3f68 <uart_nrfx_poll_out+0x24>
    3f60:	e845 7200 	strex	r2, r7, [r5]
    3f64:	2a00      	cmp	r2, #0
    3f66:	d1f7      	bne.n	3f58 <uart_nrfx_poll_out+0x14>
    3f68:	f3bf 8f5b 	dmb	ish
				  (atomic_val_t) 1) == false) {
    3f6c:	d007      	beq.n	3f7e <uart_nrfx_poll_out+0x3a>
    3f6e:	2021      	movs	r0, #33	; 0x21
    3f70:	2100      	movs	r1, #0
			if (--safety_cnt == 0) {
    3f72:	3c01      	subs	r4, #1
    3f74:	f002 fb3c 	bl	65f0 <z_impl_k_sleep>
    3f78:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
    3f7c:	d1ea      	bne.n	3f54 <uart_nrfx_poll_out+0x10>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3f7e:	4c0f      	ldr	r4, [pc, #60]	; (3fbc <uart_nrfx_poll_out+0x78>)
    3f80:	2300      	movs	r3, #0
    3f82:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c
    3f86:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3f8a:	2301      	movs	r3, #1
    3f8c:	60a3      	str	r3, [r4, #8]
    p_reg->TXD = txd;
    3f8e:	f8c4 651c 	str.w	r6, [r4, #1308]	; 0x51c
    3f92:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3f96:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
	NRFX_WAIT_FOR(event_txdrdy_check(), 1000, 1, res);
    3f9a:	b923      	cbnz	r3, 3fa6 <uart_nrfx_poll_out+0x62>
    3f9c:	2001      	movs	r0, #1
    3f9e:	f003 fc71 	bl	7884 <nrfx_busy_wait>
    3fa2:	3e01      	subs	r6, #1
    3fa4:	d1f7      	bne.n	3f96 <uart_nrfx_poll_out+0x52>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3fa6:	2301      	movs	r3, #1
    3fa8:	60e3      	str	r3, [r4, #12]
	*lock = 0;
    3faa:	2300      	movs	r3, #0
    3fac:	602b      	str	r3, [r5, #0]
}
    3fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		*lock = 1;
    3fb0:	2301      	movs	r3, #1
    3fb2:	602b      	str	r3, [r5, #0]
    3fb4:	e7e3      	b.n	3f7e <uart_nrfx_poll_out+0x3a>
    3fb6:	bf00      	nop
    3fb8:	2000047c 	.word	0x2000047c
    3fbc:	40002000 	.word	0x40002000

00003fc0 <uart_nrfx_pm_action>:
};

#ifdef CONFIG_PM_DEVICE
static int uart_nrfx_pm_action(const struct device *dev,
			       enum pm_device_action action)
{
    3fc0:	b510      	push	{r4, lr}
	const struct uart_nrfx_config *config = dev->config;
	int ret;

	switch (action) {
    3fc2:	460c      	mov	r4, r1
	const struct uart_nrfx_config *config = dev->config;
    3fc4:	6843      	ldr	r3, [r0, #4]
	switch (action) {
    3fc6:	b171      	cbz	r1, 3fe6 <uart_nrfx_pm_action+0x26>
    3fc8:	2901      	cmp	r1, #1
    3fca:	d116      	bne.n	3ffa <uart_nrfx_pm_action+0x3a>
	case PM_DEVICE_ACTION_RESUME:
		if (IS_ENABLED(CONFIG_UART_0_GPIO_MANAGEMENT)) {
			ret = pinctrl_apply_state(config->pcfg,
    3fcc:	6818      	ldr	r0, [r3, #0]
    3fce:	2100      	movs	r1, #0
    3fd0:	f003 fb6b 	bl	76aa <pinctrl_apply_state>
						  PINCTRL_STATE_DEFAULT);
			if (ret < 0) {
    3fd4:	2800      	cmp	r0, #0
    3fd6:	db05      	blt.n	3fe4 <uart_nrfx_pm_action+0x24>
    p_reg->ENABLE = UART_ENABLE_ENABLE_Enabled;
    3fd8:	4b09      	ldr	r3, [pc, #36]	; (4000 <CONFIG_COVERAGE_GCOV_HEAP_SIZE>)
    3fda:	2204      	movs	r2, #4
    3fdc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
		break;
	default:
		return -ENOTSUP;
	}

	return 0;
    3fe0:	2000      	movs	r0, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3fe2:	601c      	str	r4, [r3, #0]
}
    3fe4:	bd10      	pop	{r4, pc}
    p_reg->ENABLE = UART_ENABLE_ENABLE_Disabled;
    3fe6:	4a06      	ldr	r2, [pc, #24]	; (4000 <CONFIG_COVERAGE_GCOV_HEAP_SIZE>)
    3fe8:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
			ret = pinctrl_apply_state(config->pcfg,
    3fec:	6818      	ldr	r0, [r3, #0]
    3fee:	2101      	movs	r1, #1
    3ff0:	f003 fb5b 	bl	76aa <pinctrl_apply_state>
			if (ret < 0) {
    3ff4:	ea00 70e0 	and.w	r0, r0, r0, asr #31
    3ff8:	e7f4      	b.n	3fe4 <uart_nrfx_pm_action+0x24>
	switch (action) {
    3ffa:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3ffe:	e7f1      	b.n	3fe4 <uart_nrfx_pm_action+0x24>
    4000:	40002000 	.word	0x40002000

00004004 <uart_nrfx_init>:
{
    4004:	b570      	push	{r4, r5, r6, lr}
    4006:	4c0d      	ldr	r4, [pc, #52]	; (403c <uart_nrfx_init+0x38>)
	const struct uart_nrfx_config *config = dev->config;
    4008:	6843      	ldr	r3, [r0, #4]
	struct uart_nrfx_data *data = dev->data;
    400a:	6906      	ldr	r6, [r0, #16]
    400c:	2100      	movs	r1, #0
    400e:	f8c4 1500 	str.w	r1, [r4, #1280]	; 0x500
{
    4012:	4605      	mov	r5, r0
	err = pinctrl_apply_state(config->pcfg, PINCTRL_STATE_DEFAULT);
    4014:	6818      	ldr	r0, [r3, #0]
    4016:	f003 fb48 	bl	76aa <pinctrl_apply_state>
	if (err < 0) {
    401a:	2800      	cmp	r0, #0
    401c:	db0d      	blt.n	403a <uart_nrfx_init+0x36>
	err = uart_nrfx_configure(dev, &data->uart_config);
    401e:	4631      	mov	r1, r6
    4020:	4628      	mov	r0, r5
    4022:	f7ff fee1 	bl	3de8 <uart_nrfx_configure>
	if (err) {
    4026:	b940      	cbnz	r0, 403a <uart_nrfx_init+0x36>
    p_reg->ENABLE = UART_ENABLE_ENABLE_Enabled;
    4028:	2304      	movs	r3, #4
    402a:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    402e:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
    4032:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4036:	2301      	movs	r3, #1
    4038:	6023      	str	r3, [r4, #0]
}
    403a:	bd70      	pop	{r4, r5, r6, pc}
    403c:	40002000 	.word	0x40002000

00004040 <spi_nrfx_init>:
	return ret;
}
#endif /* CONFIG_PM_DEVICE */

static int spi_nrfx_init(const struct device *dev)
{
    4040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct spi_nrfx_config *dev_config = dev->config;
    4044:	6844      	ldr	r4, [r0, #4]
	struct spi_nrfx_data *dev_data = dev->data;
    4046:	6905      	ldr	r5, [r0, #16]
	int err;

	err = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
    4048:	6a20      	ldr	r0, [r4, #32]
{
    404a:	b086      	sub	sp, #24
	err = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
    404c:	2100      	movs	r1, #0
    404e:	f003 fb68 	bl	7722 <pinctrl_apply_state>
	if (err < 0) {
    4052:	2800      	cmp	r0, #0
    4054:	db22      	blt.n	409c <spi_nrfx_init+0x5c>
		return err;
	}

	dev_config->irq_connect();
    4056:	69e3      	ldr	r3, [r4, #28]
    4058:	4798      	blx	r3
static inline int spi_context_cs_configure_all(struct spi_context *ctx)
{
	int ret;
	const struct gpio_dt_spec *cs_gpio;

	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
    405a:	68ac      	ldr	r4, [r5, #8]

	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
    405c:	2601      	movs	r6, #1
    405e:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
    4062:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    4066:	429c      	cmp	r4, r3
    4068:	d304      	bcc.n	4074 <spi_nrfx_init+0x34>
	err = spi_context_cs_configure_all(&dev_data->ctx);
	if (err < 0) {
		return err;
	}

	spi_context_unlock_unconditionally(&dev_data->ctx);
    406a:	4628      	mov	r0, r5
    406c:	f003 fbb8 	bl	77e0 <spi_context_unlock_unconditionally>
		if (ret < 0) {
			return ret;
		}
	}

	return 0;
    4070:	2000      	movs	r0, #0

	return 0;
    4072:	e013      	b.n	409c <spi_nrfx_init+0x5c>
		if (!device_is_ready(cs_gpio->port)) {
    4074:	6820      	ldr	r0, [r4, #0]
    4076:	f003 fccf 	bl	7a18 <z_device_is_ready>
    407a:	4603      	mov	r3, r0
    407c:	b988      	cbnz	r0, 40a2 <spi_nrfx_init+0x62>
			LOG_ERR("CS GPIO port %s pin %d is not ready",
    407e:	7922      	ldrb	r2, [r4, #4]
    4080:	9204      	str	r2, [sp, #16]
    4082:	6822      	ldr	r2, [r4, #0]
    4084:	4918      	ldr	r1, [pc, #96]	; (40e8 <spi_nrfx_init+0xa8>)
    4086:	6812      	ldr	r2, [r2, #0]
    4088:	9203      	str	r2, [sp, #12]
    408a:	4a18      	ldr	r2, [pc, #96]	; (40ec <spi_nrfx_init+0xac>)
    408c:	9000      	str	r0, [sp, #0]
    408e:	e9cd 0201 	strd	r0, r2, [sp, #4]
    4092:	2201      	movs	r2, #1
    4094:	f003 fb35 	bl	7702 <z_log_msg_runtime_create.constprop.0>
			return -ENODEV;
    4098:	f06f 0012 	mvn.w	r0, #18
}
    409c:	b006      	add	sp, #24
    409e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 * @return a value from gpio_pin_configure()
 */
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
					gpio_flags_t extra_flags)
{
	return gpio_pin_configure(spec->port,
    40a2:	6820      	ldr	r0, [r4, #0]
				  spec->pin,
    40a4:	7921      	ldrb	r1, [r4, #4]
				  spec->dt_flags | extra_flags);
    40a6:	88e3      	ldrh	r3, [r4, #6]
	struct gpio_driver_data *data =
    40a8:	f8d0 c010 	ldr.w	ip, [r0, #16]
	const struct gpio_driver_api *api =
    40ac:	f8d0 8008 	ldr.w	r8, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
    40b0:	f8dc 7000 	ldr.w	r7, [ip]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    40b4:	07da      	lsls	r2, r3, #31
	return gpio_pin_configure(spec->port,
    40b6:	bf54      	ite	pl
    40b8:	f443 13b0 	orrpl.w	r3, r3, #1441792	; 0x160000
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    40bc:	f483 13d0 	eormi.w	r3, r3, #1703936	; 0x1a0000
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    40c0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
		data->invert |= (gpio_port_pins_t)BIT(pin);
    40c4:	fa06 fe01 	lsl.w	lr, r6, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    40c8:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    40ca:	bf4c      	ite	mi
    40cc:	ea47 070e 	orrmi.w	r7, r7, lr
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    40d0:	ea27 070e 	bicpl.w	r7, r7, lr
    40d4:	f8cc 7000 	str.w	r7, [ip]
	return api->pin_configure(port, pin, flags);
    40d8:	f8d8 3000 	ldr.w	r3, [r8]
    40dc:	4798      	blx	r3
		if (ret < 0) {
    40de:	2800      	cmp	r0, #0
    40e0:	dbdc      	blt.n	409c <spi_nrfx_init+0x5c>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
    40e2:	3408      	adds	r4, #8
    40e4:	e7bb      	b.n	405e <spi_nrfx_init+0x1e>
    40e6:	bf00      	nop
    40e8:	00007ef4 	.word	0x00007ef4
    40ec:	000088fb 	.word	0x000088fb

000040f0 <transfer_next_chunk>:
{
    40f0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    40f2:	4605      	mov	r5, r0
	const struct spi_nrfx_config *dev_config = dev->config;
    40f4:	6840      	ldr	r0, [r0, #4]
	struct spi_nrfx_data *dev_data = dev->data;
    40f6:	692a      	ldr	r2, [r5, #16]
 * directions have a continuous buffer, i.e. the maximum SPI transfer that
 * can be done with DMA that handles only non-scattered buffers.
 */
static inline size_t spi_context_max_continuous_chunk(struct spi_context *ctx)
{
	if (!ctx->tx_len) {
    40f8:	6c93      	ldr	r3, [r2, #72]	; 0x48
		return ctx->rx_len;
    40fa:	6d11      	ldr	r1, [r2, #80]	; 0x50
	if (!ctx->tx_len) {
    40fc:	b9e3      	cbnz	r3, 4138 <transfer_next_chunk+0x48>
	if (chunk_len > 0) {
    40fe:	b1a9      	cbz	r1, 412c <transfer_next_chunk+0x3c>
		xfer.p_tx_buffer = ctx->tx_buf;
    4100:	6c54      	ldr	r4, [r2, #68]	; 0x44
		dev_data->chunk_len = chunk_len;
    4102:	6591      	str	r1, [r2, #88]	; 0x58
		xfer.tx_length   = spi_context_tx_buf_on(ctx) ? chunk_len : 0;
    4104:	461e      	mov	r6, r3
		xfer.p_tx_buffer = ctx->tx_buf;
    4106:	460b      	mov	r3, r1
		xfer.p_rx_buffer = ctx->rx_buf;
    4108:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    410a:	9202      	str	r2, [sp, #8]
		xfer.tx_length   = spi_context_tx_buf_on(ctx) ? chunk_len : 0;
    410c:	e9cd 4600 	strd	r4, r6, [sp]
	return !!(ctx->rx_buf && ctx->rx_len);
    4110:	b1ea      	cbz	r2, 414e <transfer_next_chunk+0x5e>
    4112:	2900      	cmp	r1, #0
    4114:	bf18      	it	ne
    4116:	4619      	movne	r1, r3
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
    4118:	9103      	str	r1, [sp, #12]
		result = nrfx_spi_xfer(&dev_config->spi, &xfer, 0);
    411a:	2200      	movs	r2, #0
    411c:	4669      	mov	r1, sp
    411e:	f001 fb25 	bl	576c <nrfx_spi_xfer>
		if (result == NRFX_SUCCESS) {
    4122:	4b0d      	ldr	r3, [pc, #52]	; (4158 <transfer_next_chunk+0x68>)
    4124:	4298      	cmp	r0, r3
    4126:	d014      	beq.n	4152 <transfer_next_chunk+0x62>
		error = -EIO;
    4128:	f06f 0104 	mvn.w	r1, #4
	finish_transaction(dev, error);
    412c:	6928      	ldr	r0, [r5, #16]
}
    412e:	b004      	add	sp, #16
    4130:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	finish_transaction(dev, error);
    4134:	f003 bb76 	b.w	7824 <finish_transaction.isra.0>
	} else if (!ctx->rx_len) {
    4138:	6c54      	ldr	r4, [r2, #68]	; 0x44
    413a:	b111      	cbz	r1, 4142 <transfer_next_chunk+0x52>
		return ctx->tx_len;
	}

	return MIN(ctx->tx_len, ctx->rx_len);
    413c:	428b      	cmp	r3, r1
    413e:	bf28      	it	cs
    4140:	460b      	movcs	r3, r1
		return ctx->tx_len;
    4142:	2c00      	cmp	r4, #0
		dev_data->chunk_len = chunk_len;
    4144:	6593      	str	r3, [r2, #88]	; 0x58
    4146:	bf14      	ite	ne
    4148:	461e      	movne	r6, r3
    414a:	2600      	moveq	r6, #0
    414c:	e7dc      	b.n	4108 <transfer_next_chunk+0x18>
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
    414e:	4611      	mov	r1, r2
    4150:	e7e2      	b.n	4118 <transfer_next_chunk+0x28>
}
    4152:	b004      	add	sp, #16
    4154:	bd70      	pop	{r4, r5, r6, pc}
    4156:	bf00      	nop
    4158:	0bad0000 	.word	0x0bad0000

0000415c <event_handler>:
{
    415c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	if (p_event->type == NRFX_SPI_EVENT_DONE) {
    415e:	7803      	ldrb	r3, [r0, #0]
{
    4160:	460c      	mov	r4, r1
	if (p_event->type == NRFX_SPI_EVENT_DONE) {
    4162:	2b00      	cmp	r3, #0
    4164:	d15e      	bne.n	4224 <event_handler+0xc8>
		if (dev_data->chunk_len == 0) {
    4166:	6d89      	ldr	r1, [r1, #88]	; 0x58
    4168:	b941      	cbnz	r1, 417c <event_handler+0x20>
			finish_transaction(dev_data->dev, -ETIMEDOUT);
    416a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    416c:	6918      	ldr	r0, [r3, #16]
    416e:	f06f 0173 	mvn.w	r1, #115	; 0x73
}
    4172:	b004      	add	sp, #16
    4174:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			finish_transaction(dev_data->dev, -ETIMEDOUT);
    4178:	f003 bb54 	b.w	7824 <finish_transaction.isra.0>
	if (!ctx->tx_len) {
    417c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    417e:	b152      	cbz	r2, 4196 <event_handler+0x3a>
	if (len > ctx->tx_len) {
    4180:	4291      	cmp	r1, r2
    4182:	d91d      	bls.n	41c0 <event_handler+0x64>
		LOG_ERR("Update exceeds current buffer");
    4184:	4a28      	ldr	r2, [pc, #160]	; (4228 <event_handler+0xcc>)
    4186:	4929      	ldr	r1, [pc, #164]	; (422c <event_handler+0xd0>)
    4188:	9300      	str	r3, [sp, #0]
    418a:	e9cd 3201 	strd	r3, r2, [sp, #4]
    418e:	4618      	mov	r0, r3
    4190:	2201      	movs	r2, #1
    4192:	f003 fab6 	bl	7702 <z_log_msg_runtime_create.constprop.0>
	if (!ctx->rx_len) {
    4196:	6d23      	ldr	r3, [r4, #80]	; 0x50
		spi_context_update_rx(&dev_data->ctx, 1, dev_data->chunk_len);
    4198:	6da2      	ldr	r2, [r4, #88]	; 0x58
    419a:	b15b      	cbz	r3, 41b4 <event_handler+0x58>
	if (len > ctx->rx_len) {
    419c:	429a      	cmp	r2, r3
    419e:	d928      	bls.n	41f2 <event_handler+0x96>
		LOG_ERR("Update exceeds current buffer");
    41a0:	4b21      	ldr	r3, [pc, #132]	; (4228 <event_handler+0xcc>)
    41a2:	9302      	str	r3, [sp, #8]
    41a4:	2300      	movs	r3, #0
    41a6:	e9cd 3300 	strd	r3, r3, [sp]
    41aa:	4920      	ldr	r1, [pc, #128]	; (422c <event_handler+0xd0>)
    41ac:	2201      	movs	r2, #1
    41ae:	4618      	mov	r0, r3
    41b0:	f003 faa7 	bl	7702 <z_log_msg_runtime_create.constprop.0>
		transfer_next_chunk(dev_data->dev);
    41b4:	6d60      	ldr	r0, [r4, #84]	; 0x54
}
    41b6:	b004      	add	sp, #16
    41b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		transfer_next_chunk(dev_data->dev);
    41bc:	f7ff bf98 	b.w	40f0 <transfer_next_chunk>
	ctx->tx_len -= len;
    41c0:	1a52      	subs	r2, r2, r1
    41c2:	64a2      	str	r2, [r4, #72]	; 0x48
	if (!ctx->tx_len) {
    41c4:	b97a      	cbnz	r2, 41e6 <event_handler+0x8a>
		++ctx->current_tx;
    41c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
    41c8:	3308      	adds	r3, #8
    41ca:	6363      	str	r3, [r4, #52]	; 0x34
		--ctx->tx_count;
    41cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    41ce:	3b01      	subs	r3, #1
    41d0:	63a3      	str	r3, [r4, #56]	; 0x38
			spi_context_get_next_buf(&ctx->current_tx,
    41d2:	f104 0248 	add.w	r2, r4, #72	; 0x48
    41d6:	f104 0138 	add.w	r1, r4, #56	; 0x38
    41da:	f104 0034 	add.w	r0, r4, #52	; 0x34
    41de:	f003 fa7d 	bl	76dc <spi_context_get_next_buf.constprop.0>
		ctx->tx_buf = (const uint8_t *)
    41e2:	6460      	str	r0, [r4, #68]	; 0x44
    41e4:	e7d7      	b.n	4196 <event_handler+0x3a>
	} else if (ctx->tx_buf) {
    41e6:	6c63      	ldr	r3, [r4, #68]	; 0x44
    41e8:	2b00      	cmp	r3, #0
    41ea:	d0d4      	beq.n	4196 <event_handler+0x3a>
		ctx->tx_buf += dfs * len;
    41ec:	440b      	add	r3, r1
    41ee:	6463      	str	r3, [r4, #68]	; 0x44
    41f0:	e7d1      	b.n	4196 <event_handler+0x3a>
	ctx->rx_len -= len;
    41f2:	1a9b      	subs	r3, r3, r2
    41f4:	6523      	str	r3, [r4, #80]	; 0x50
	if (!ctx->rx_len) {
    41f6:	b97b      	cbnz	r3, 4218 <event_handler+0xbc>
		++ctx->current_rx;
    41f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    41fa:	3308      	adds	r3, #8
    41fc:	63e3      	str	r3, [r4, #60]	; 0x3c
		--ctx->rx_count;
    41fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4200:	3b01      	subs	r3, #1
    4202:	6423      	str	r3, [r4, #64]	; 0x40
			spi_context_get_next_buf(&ctx->current_rx,
    4204:	f104 0250 	add.w	r2, r4, #80	; 0x50
    4208:	f104 0140 	add.w	r1, r4, #64	; 0x40
    420c:	f104 003c 	add.w	r0, r4, #60	; 0x3c
    4210:	f003 fa64 	bl	76dc <spi_context_get_next_buf.constprop.0>
		ctx->rx_buf = (uint8_t *)
    4214:	64e0      	str	r0, [r4, #76]	; 0x4c
    4216:	e7cd      	b.n	41b4 <event_handler+0x58>
	} else if (ctx->rx_buf) {
    4218:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    421a:	2b00      	cmp	r3, #0
    421c:	d0ca      	beq.n	41b4 <event_handler+0x58>
		ctx->rx_buf += dfs * len;
    421e:	4413      	add	r3, r2
    4220:	64e3      	str	r3, [r4, #76]	; 0x4c
    4222:	e7c7      	b.n	41b4 <event_handler+0x58>
}
    4224:	b004      	add	sp, #16
    4226:	bd10      	pop	{r4, pc}
    4228:	0000891f 	.word	0x0000891f
    422c:	00007ef4 	.word	0x00007ef4

00004230 <spi_nrfx_transceive>:
{
    4230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4234:	b08f      	sub	sp, #60	; 0x3c
    4236:	4699      	mov	r9, r3
	const struct spi_nrfx_config *dev_config = dev->config;
    4238:	6843      	ldr	r3, [r0, #4]
    423a:	9307      	str	r3, [sp, #28]
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
    423c:	888b      	ldrh	r3, [r1, #4]
	struct spi_nrfx_data *dev_data = dev->data;
    423e:	6904      	ldr	r4, [r0, #16]
{
    4240:	4688      	mov	r8, r1
    4242:	0499      	lsls	r1, r3, #18
    4244:	4607      	mov	r7, r0
    4246:	4692      	mov	sl, r2
    4248:	d435      	bmi.n	42b6 <spi_nrfx_transceive+0x86>
	return z_impl_k_sem_take(sem, timeout);
    424a:	f04f 32ff 	mov.w	r2, #4294967295
    424e:	f04f 33ff 	mov.w	r3, #4294967295
    4252:	f104 0010 	add.w	r0, r4, #16
    4256:	f001 fec3 	bl	5fe0 <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
    425a:	f8c4 8004 	str.w	r8, [r4, #4]
	struct spi_nrfx_data *dev_data = dev->data;
    425e:	f8d7 b010 	ldr.w	fp, [r7, #16]
	const struct spi_nrfx_config *dev_config = dev->config;
    4262:	687b      	ldr	r3, [r7, #4]
    4264:	9305      	str	r3, [sp, #20]
	if (dev_data->initialized && spi_context_configured(ctx, spi_cfg)) {
    4266:	f89b 305d 	ldrb.w	r3, [fp, #93]	; 0x5d
    426a:	9306      	str	r3, [sp, #24]
    426c:	b123      	cbz	r3, 4278 <spi_nrfx_transceive+0x48>
    426e:	f8db 3000 	ldr.w	r3, [fp]
    4272:	4598      	cmp	r8, r3
    4274:	f000 80be 	beq.w	43f4 <spi_nrfx_transceive+0x1c4>
	if (spi_cfg->operation & SPI_HALF_DUPLEX) {
    4278:	f8b8 6004 	ldrh.w	r6, [r8, #4]
    427c:	f416 6300 	ands.w	r3, r6, #2048	; 0x800
    4280:	d020      	beq.n	42c4 <spi_nrfx_transceive+0x94>
		LOG_ERR("Half-duplex not supported");
    4282:	4baa      	ldr	r3, [pc, #680]	; (452c <spi_nrfx_transceive+0x2fc>)
    4284:	9302      	str	r3, [sp, #8]
    4286:	2300      	movs	r3, #0
    4288:	e9cd 3300 	strd	r3, r3, [sp]
    428c:	49a8      	ldr	r1, [pc, #672]	; (4530 <spi_nrfx_transceive+0x300>)
    428e:	2201      	movs	r2, #1
    4290:	4618      	mov	r0, r3
    4292:	f003 fa36 	bl	7702 <z_log_msg_runtime_create.constprop.0>
		return -ENOTSUP;
    4296:	f06f 0585 	mvn.w	r5, #133	; 0x85
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
    429a:	6823      	ldr	r3, [r4, #0]
    429c:	889b      	ldrh	r3, [r3, #4]
    429e:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
    42a2:	d104      	bne.n	42ae <spi_nrfx_transceive+0x7e>
		ctx->owner = NULL;
    42a4:	6063      	str	r3, [r4, #4]
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    42a6:	f104 0010 	add.w	r0, r4, #16
    42aa:	f001 fe79 	bl	5fa0 <z_impl_k_sem_give>
}
    42ae:	4628      	mov	r0, r5
    42b0:	b00f      	add	sp, #60	; 0x3c
    42b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
    42b6:	69a3      	ldr	r3, [r4, #24]
    42b8:	2b00      	cmp	r3, #0
    42ba:	d1c6      	bne.n	424a <spi_nrfx_transceive+0x1a>
		(k_sem_count_get(&ctx->lock) == 0) &&
    42bc:	6863      	ldr	r3, [r4, #4]
    42be:	4598      	cmp	r8, r3
    42c0:	d1c3      	bne.n	424a <spi_nrfx_transceive+0x1a>
    42c2:	e7cc      	b.n	425e <spi_nrfx_transceive+0x2e>
	if (SPI_OP_MODE_GET(spi_cfg->operation) != SPI_OP_MODE_MASTER) {
    42c4:	f016 0201 	ands.w	r2, r6, #1
    42c8:	d00d      	beq.n	42e6 <spi_nrfx_transceive+0xb6>
		LOG_ERR("Slave mode is not supported on %s", dev->name);
    42ca:	683a      	ldr	r2, [r7, #0]
    42cc:	9203      	str	r2, [sp, #12]
    42ce:	4a99      	ldr	r2, [pc, #612]	; (4534 <spi_nrfx_transceive+0x304>)
    42d0:	4997      	ldr	r1, [pc, #604]	; (4530 <spi_nrfx_transceive+0x300>)
    42d2:	9300      	str	r3, [sp, #0]
    42d4:	e9cd 3201 	strd	r3, r2, [sp, #4]
    42d8:	4618      	mov	r0, r3
    42da:	2201      	movs	r2, #1
    42dc:	f003 fa11 	bl	7702 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
    42e0:	f06f 0515 	mvn.w	r5, #21
    42e4:	e7d9      	b.n	429a <spi_nrfx_transceive+0x6a>
	if (spi_cfg->operation & SPI_MODE_LOOP) {
    42e6:	f016 0308 	ands.w	r3, r6, #8
    42ea:	d00a      	beq.n	4302 <spi_nrfx_transceive+0xd2>
		LOG_ERR("Loopback mode is not supported");
    42ec:	4b92      	ldr	r3, [pc, #584]	; (4538 <spi_nrfx_transceive+0x308>)
    42ee:	9200      	str	r2, [sp, #0]
    42f0:	e9cd 2301 	strd	r2, r3, [sp, #4]
    42f4:	4613      	mov	r3, r2
		LOG_ERR("Word sizes other than 8 bits are not supported");
    42f6:	498e      	ldr	r1, [pc, #568]	; (4530 <spi_nrfx_transceive+0x300>)
    42f8:	2201      	movs	r2, #1
    42fa:	4618      	mov	r0, r3
    42fc:	f003 fa01 	bl	7702 <z_log_msg_runtime_create.constprop.0>
	if (error == 0) {
    4300:	e7ee      	b.n	42e0 <spi_nrfx_transceive+0xb0>
	if (SPI_WORD_SIZE_GET(spi_cfg->operation) != 8) {
    4302:	f3c6 1245 	ubfx	r2, r6, #5, #6
    4306:	2a08      	cmp	r2, #8
    4308:	d004      	beq.n	4314 <spi_nrfx_transceive+0xe4>
		LOG_ERR("Word sizes other than 8 bits are not supported");
    430a:	4a8c      	ldr	r2, [pc, #560]	; (453c <spi_nrfx_transceive+0x30c>)
    430c:	9300      	str	r3, [sp, #0]
    430e:	e9cd 3201 	strd	r3, r2, [sp, #4]
    4312:	e7f0      	b.n	42f6 <spi_nrfx_transceive+0xc6>
	if (spi_cfg->frequency < 125000) {
    4314:	f8d8 5000 	ldr.w	r5, [r8]
    4318:	4a89      	ldr	r2, [pc, #548]	; (4540 <spi_nrfx_transceive+0x310>)
    431a:	4295      	cmp	r5, r2
    431c:	d801      	bhi.n	4322 <spi_nrfx_transceive+0xf2>
		LOG_ERR("Frequencies lower than 125 kHz are not supported");
    431e:	4a89      	ldr	r2, [pc, #548]	; (4544 <spi_nrfx_transceive+0x314>)
    4320:	e7f4      	b.n	430c <spi_nrfx_transceive+0xdc>
	config = dev_config->def_config;
    4322:	9b05      	ldr	r3, [sp, #20]
    4324:	f103 0e08 	add.w	lr, r3, #8
    4328:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    432c:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
    4330:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4334:	f8de 3000 	ldr.w	r3, [lr]
    4338:	f8cc 3000 	str.w	r3, [ip]
	if (frequency < 250000) {
    433c:	4b82      	ldr	r3, [pc, #520]	; (4548 <spi_nrfx_transceive+0x318>)
    433e:	429d      	cmp	r5, r3
    4340:	d940      	bls.n	43c4 <spi_nrfx_transceive+0x194>
	} else if (frequency < 500000) {
    4342:	4b82      	ldr	r3, [pc, #520]	; (454c <spi_nrfx_transceive+0x31c>)
    4344:	429d      	cmp	r5, r3
    4346:	d940      	bls.n	43ca <spi_nrfx_transceive+0x19a>
	} else if (frequency < 1000000) {
    4348:	4b81      	ldr	r3, [pc, #516]	; (4550 <spi_nrfx_transceive+0x320>)
    434a:	429d      	cmp	r5, r3
    434c:	d940      	bls.n	43d0 <spi_nrfx_transceive+0x1a0>
	} else if (frequency < 2000000) {
    434e:	4b81      	ldr	r3, [pc, #516]	; (4554 <spi_nrfx_transceive+0x324>)
    4350:	429d      	cmp	r5, r3
    4352:	d940      	bls.n	43d6 <spi_nrfx_transceive+0x1a6>
	} else if (frequency < 4000000) {
    4354:	4b80      	ldr	r3, [pc, #512]	; (4558 <spi_nrfx_transceive+0x328>)
    4356:	429d      	cmp	r5, r3
    4358:	d940      	bls.n	43dc <spi_nrfx_transceive+0x1ac>
		return NRF_SPI_FREQ_4M;
    435a:	4b80      	ldr	r3, [pc, #512]	; (455c <spi_nrfx_transceive+0x32c>)
    435c:	429d      	cmp	r5, r3
    435e:	bf2c      	ite	cs
    4360:	f04f 4500 	movcs.w	r5, #2147483648	; 0x80000000
    4364:	f04f 4580 	movcc.w	r5, #1073741824	; 0x40000000
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
    4368:	07b2      	lsls	r2, r6, #30
	config.frequency = get_nrf_spi_frequency(spi_cfg->frequency);
    436a:	950b      	str	r5, [sp, #44]	; 0x2c
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
    436c:	f006 0304 	and.w	r3, r6, #4
    4370:	d537      	bpl.n	43e2 <spi_nrfx_transceive+0x1b2>
			return NRF_SPI_MODE_2;
    4372:	2b00      	cmp	r3, #0
    4374:	bf14      	ite	ne
    4376:	2303      	movne	r3, #3
    4378:	2302      	moveq	r3, #2
	config.mode      = get_nrf_spi_mode(spi_cfg->operation);
    437a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	if (dev_data->initialized) {
    437e:	9b06      	ldr	r3, [sp, #24]
	if (operation & SPI_TRANSFER_LSB) {
    4380:	f3c6 1600 	ubfx	r6, r6, #4, #1
	config.bit_order = get_nrf_spi_bit_order(spi_cfg->operation);
    4384:	f88d 6031 	strb.w	r6, [sp, #49]	; 0x31
	if (dev_data->initialized) {
    4388:	b12b      	cbz	r3, 4396 <spi_nrfx_transceive+0x166>
		nrfx_spi_uninit(&dev_config->spi);
    438a:	9805      	ldr	r0, [sp, #20]
    438c:	f001 f99c 	bl	56c8 <nrfx_spi_uninit>
		dev_data->initialized = false;
    4390:	2300      	movs	r3, #0
    4392:	f88b 305d 	strb.w	r3, [fp, #93]	; 0x5d
	result = nrfx_spi_init(&dev_config->spi, &config,
    4396:	465b      	mov	r3, fp
    4398:	4a71      	ldr	r2, [pc, #452]	; (4560 <spi_nrfx_transceive+0x330>)
    439a:	9805      	ldr	r0, [sp, #20]
    439c:	a909      	add	r1, sp, #36	; 0x24
    439e:	f001 f8e5 	bl	556c <nrfx_spi_init>
	if (result != NRFX_SUCCESS) {
    43a2:	4b70      	ldr	r3, [pc, #448]	; (4564 <spi_nrfx_transceive+0x334>)
    43a4:	4298      	cmp	r0, r3
    43a6:	d020      	beq.n	43ea <spi_nrfx_transceive+0x1ba>
		LOG_ERR("Failed to initialize nrfx driver: %08x", result);
    43a8:	4b6f      	ldr	r3, [pc, #444]	; (4568 <spi_nrfx_transceive+0x338>)
    43aa:	9302      	str	r3, [sp, #8]
    43ac:	2300      	movs	r3, #0
    43ae:	9003      	str	r0, [sp, #12]
    43b0:	e9cd 3300 	strd	r3, r3, [sp]
    43b4:	495e      	ldr	r1, [pc, #376]	; (4530 <spi_nrfx_transceive+0x300>)
    43b6:	2201      	movs	r2, #1
    43b8:	4618      	mov	r0, r3
    43ba:	f003 f9a2 	bl	7702 <z_log_msg_runtime_create.constprop.0>
		return -EIO;
    43be:	f06f 0504 	mvn.w	r5, #4
    43c2:	e76a      	b.n	429a <spi_nrfx_transceive+0x6a>
		return NRF_SPI_FREQ_125K;
    43c4:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
    43c8:	e7ce      	b.n	4368 <spi_nrfx_transceive+0x138>
		return NRF_SPI_FREQ_250K;
    43ca:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
    43ce:	e7cb      	b.n	4368 <spi_nrfx_transceive+0x138>
		return NRF_SPI_FREQ_500K;
    43d0:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
    43d4:	e7c8      	b.n	4368 <spi_nrfx_transceive+0x138>
		return NRF_SPI_FREQ_1M;
    43d6:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    43da:	e7c5      	b.n	4368 <spi_nrfx_transceive+0x138>
		return NRF_SPI_FREQ_2M;
    43dc:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
    43e0:	e7c2      	b.n	4368 <spi_nrfx_transceive+0x138>
		if (SPI_MODE_GET(operation) & SPI_MODE_CPHA) {
    43e2:	3b00      	subs	r3, #0
    43e4:	bf18      	it	ne
    43e6:	2301      	movne	r3, #1
    43e8:	e7c7      	b.n	437a <spi_nrfx_transceive+0x14a>
	dev_data->initialized = true;
    43ea:	2301      	movs	r3, #1
    43ec:	f88b 305d 	strb.w	r3, [fp, #93]	; 0x5d
	ctx->config = spi_cfg;
    43f0:	f8cb 8000 	str.w	r8, [fp]
		dev_data->busy = true;
    43f4:	2301      	movs	r3, #1
    43f6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
    43fa:	f1ba 0f00 	cmp.w	sl, #0
    43fe:	d170      	bne.n	44e2 <spi_nrfx_transceive+0x2b2>
    4400:	f8c4 a034 	str.w	sl, [r4, #52]	; 0x34
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
    4404:	2300      	movs	r3, #0
    4406:	63a3      	str	r3, [r4, #56]	; 0x38
		spi_context_get_next_buf(&ctx->current_tx, &ctx->tx_count,
    4408:	f104 0248 	add.w	r2, r4, #72	; 0x48
    440c:	f104 0138 	add.w	r1, r4, #56	; 0x38
    4410:	f104 0034 	add.w	r0, r4, #52	; 0x34
    4414:	f003 f962 	bl	76dc <spi_context_get_next_buf.constprop.0>
	ctx->tx_buf = (const uint8_t *)
    4418:	6460      	str	r0, [r4, #68]	; 0x44
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
    441a:	f1b9 0f00 	cmp.w	r9, #0
    441e:	d168      	bne.n	44f2 <spi_nrfx_transceive+0x2c2>
    4420:	f8c4 903c 	str.w	r9, [r4, #60]	; 0x3c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
    4424:	2300      	movs	r3, #0
    4426:	6423      	str	r3, [r4, #64]	; 0x40
		spi_context_get_next_buf(&ctx->current_rx, &ctx->rx_count,
    4428:	f104 0250 	add.w	r2, r4, #80	; 0x50
    442c:	f104 0140 	add.w	r1, r4, #64	; 0x40
    4430:	f104 003c 	add.w	r0, r4, #60	; 0x3c
    4434:	f003 f952 	bl	76dc <spi_context_get_next_buf.constprop.0>
	ctx->sync_status = 0;
    4438:	2500      	movs	r5, #0
	_spi_context_cs_control(ctx, on, false);
    443a:	462a      	mov	r2, r5
	ctx->rx_buf = (uint8_t *)
    443c:	64e0      	str	r0, [r4, #76]	; 0x4c
	_spi_context_cs_control(ctx, on, false);
    443e:	2101      	movs	r1, #1
    4440:	4620      	mov	r0, r4
	ctx->sync_status = 0;
    4442:	6325      	str	r5, [r4, #48]	; 0x30
	_spi_context_cs_control(ctx, on, false);
    4444:	f003 f9aa 	bl	779c <_spi_context_cs_control>
		transfer_next_chunk(dev);
    4448:	4638      	mov	r0, r7
    444a:	f7ff fe51 	bl	40f0 <transfer_next_chunk>
static inline size_t spi_context_total_tx_len(struct spi_context *ctx)
{
	size_t n;
	size_t total_len = 0;

	for (n = 0; n < ctx->tx_count; ++n) {
    444e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
	size_t total_len = 0;
    4450:	462a      	mov	r2, r5
	for (n = 0; n < ctx->tx_count; ++n) {
    4452:	462b      	mov	r3, r5
    4454:	4283      	cmp	r3, r0
    4456:	d154      	bne.n	4502 <spi_nrfx_transceive+0x2d2>
}

static inline size_t spi_context_total_rx_len(struct spi_context *ctx)
{
	size_t n;
	size_t total_len = 0;
    4458:	2300      	movs	r3, #0

	for (n = 0; n < ctx->rx_count; ++n) {
    445a:	6c25      	ldr	r5, [r4, #64]	; 0x40
    445c:	4619      	mov	r1, r3
    445e:	42a9      	cmp	r1, r5
    4460:	d156      	bne.n	4510 <spi_nrfx_transceive+0x2e0>
			timeout_ms = MAX(tx_len, rx_len) * 8 * 1000 /
    4462:	4293      	cmp	r3, r2
				     ctx->config->frequency;
    4464:	4626      	mov	r6, r4
			timeout_ms = MAX(tx_len, rx_len) * 8 * 1000 /
    4466:	bf38      	it	cc
    4468:	4613      	movcc	r3, r2
    446a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
    446e:	fb02 f503 	mul.w	r5, r2, r3
				     ctx->config->frequency;
    4472:	f856 3b20 	ldr.w	r3, [r6], #32
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    4476:	f04f 0800 	mov.w	r8, #0
			timeout_ms = MAX(tx_len, rx_len) * 8 * 1000 /
    447a:	681b      	ldr	r3, [r3, #0]
    447c:	fbb5 f5f3 	udiv	r5, r5, r3
    4480:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
			timeout_ms += CONFIG_SPI_COMPLETION_TIMEOUT_TOLERANCE;
    4484:	35c8      	adds	r5, #200	; 0xc8
    4486:	4641      	mov	r1, r8
    4488:	f240 30e7 	movw	r0, #999	; 0x3e7
    448c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4490:	2300      	movs	r3, #0
    4492:	fbe5 010c 	umlal	r0, r1, r5, ip
    4496:	f7fb fe21 	bl	dc <__aeabi_uldivmod>
    449a:	4602      	mov	r2, r0
    449c:	460b      	mov	r3, r1
	return z_impl_k_sem_take(sem, timeout);
    449e:	4630      	mov	r0, r6
    44a0:	f001 fd9e 	bl	5fe0 <z_impl_k_sem_take>
		if (k_sem_take(&ctx->sync, timeout)) {
    44a4:	2800      	cmp	r0, #0
    44a6:	d03a      	beq.n	451e <spi_nrfx_transceive+0x2ee>
			LOG_ERR("Timeout waiting for transfer complete");
    44a8:	4b30      	ldr	r3, [pc, #192]	; (456c <spi_nrfx_transceive+0x33c>)
    44aa:	4921      	ldr	r1, [pc, #132]	; (4530 <spi_nrfx_transceive+0x300>)
    44ac:	f8cd 8000 	str.w	r8, [sp]
    44b0:	e9cd 8301 	strd	r8, r3, [sp, #4]
    44b4:	2201      	movs	r2, #1
    44b6:	4643      	mov	r3, r8
    44b8:	4640      	mov	r0, r8
    44ba:	f003 f922 	bl	7702 <z_log_msg_runtime_create.constprop.0>
			dev_data->chunk_len = 0;
    44be:	2500      	movs	r5, #0
			nrfx_spi_uninit(&dev_config->spi);
    44c0:	9807      	ldr	r0, [sp, #28]
			dev_data->chunk_len = 0;
    44c2:	65a5      	str	r5, [r4, #88]	; 0x58
			nrfx_spi_uninit(&dev_config->spi);
    44c4:	f001 f900 	bl	56c8 <nrfx_spi_uninit>
			dev_data->initialized = false;
    44c8:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			finish_transaction(dev, -ETIMEDOUT);
    44cc:	6938      	ldr	r0, [r7, #16]
    44ce:	f06f 0173 	mvn.w	r1, #115	; 0x73
    44d2:	f003 f9a7 	bl	7824 <finish_transaction.isra.0>
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_RESET);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_reset(sem);
    44d6:	4630      	mov	r0, r6
    44d8:	f001 fdaa 	bl	6030 <z_impl_k_sem_reset>
		error = spi_context_wait_for_completion(&dev_data->ctx);
    44dc:	f06f 0573 	mvn.w	r5, #115	; 0x73
}
    44e0:	e6db      	b.n	429a <spi_nrfx_transceive+0x6a>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
    44e2:	f8da 3000 	ldr.w	r3, [sl]
    44e6:	6363      	str	r3, [r4, #52]	; 0x34
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
    44e8:	2b00      	cmp	r3, #0
    44ea:	d08b      	beq.n	4404 <spi_nrfx_transceive+0x1d4>
    44ec:	f8da 3004 	ldr.w	r3, [sl, #4]
    44f0:	e789      	b.n	4406 <spi_nrfx_transceive+0x1d6>
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
    44f2:	f8d9 3000 	ldr.w	r3, [r9]
    44f6:	63e3      	str	r3, [r4, #60]	; 0x3c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
    44f8:	2b00      	cmp	r3, #0
    44fa:	d093      	beq.n	4424 <spi_nrfx_transceive+0x1f4>
    44fc:	f8d9 3004 	ldr.w	r3, [r9, #4]
    4500:	e791      	b.n	4426 <spi_nrfx_transceive+0x1f6>
		total_len += ctx->current_tx[n].len;
    4502:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4504:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
	for (n = 0; n < ctx->tx_count; ++n) {
    4508:	3301      	adds	r3, #1
		total_len += ctx->current_tx[n].len;
    450a:	6849      	ldr	r1, [r1, #4]
    450c:	440a      	add	r2, r1
	for (n = 0; n < ctx->tx_count; ++n) {
    450e:	e7a1      	b.n	4454 <spi_nrfx_transceive+0x224>
		total_len += ctx->current_rx[n].len;
    4510:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    4512:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
	for (n = 0; n < ctx->rx_count; ++n) {
    4516:	3101      	adds	r1, #1
		total_len += ctx->current_rx[n].len;
    4518:	6840      	ldr	r0, [r0, #4]
    451a:	4403      	add	r3, r0
	for (n = 0; n < ctx->rx_count; ++n) {
    451c:	e79f      	b.n	445e <spi_nrfx_transceive+0x22e>
		status = ctx->sync_status;
    451e:	6b25      	ldr	r5, [r4, #48]	; 0x30
		if (error == -ETIMEDOUT) {
    4520:	f115 0f74 	cmn.w	r5, #116	; 0x74
    4524:	f47f aeb9 	bne.w	429a <spi_nrfx_transceive+0x6a>
    4528:	e7c9      	b.n	44be <spi_nrfx_transceive+0x28e>
    452a:	bf00      	nop
    452c:	0000893d 	.word	0x0000893d
    4530:	00007ef4 	.word	0x00007ef4
    4534:	00008957 	.word	0x00008957
    4538:	00008979 	.word	0x00008979
    453c:	00008998 	.word	0x00008998
    4540:	0001e847 	.word	0x0001e847
    4544:	000089c7 	.word	0x000089c7
    4548:	0003d08f 	.word	0x0003d08f
    454c:	0007a11f 	.word	0x0007a11f
    4550:	000f423f 	.word	0x000f423f
    4554:	001e847f 	.word	0x001e847f
    4558:	003d08ff 	.word	0x003d08ff
    455c:	007a1200 	.word	0x007a1200
    4560:	0000415d 	.word	0x0000415d
    4564:	0bad0000 	.word	0x0bad0000
    4568:	000089f8 	.word	0x000089f8
    456c:	00008a1f 	.word	0x00008a1f

00004570 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    4570:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    4572:	2301      	movs	r3, #1
    4574:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4576:	4a0e      	ldr	r2, [pc, #56]	; (45b0 <compare_int_lock+0x40>)
    4578:	f3bf 8f5b 	dmb	ish
    457c:	43dc      	mvns	r4, r3
    457e:	e852 1f00 	ldrex	r1, [r2]
    4582:	ea01 0504 	and.w	r5, r1, r4
    4586:	e842 5600 	strex	r6, r5, [r2]
    458a:	2e00      	cmp	r6, #0
    458c:	d1f7      	bne.n	457e <compare_int_lock+0xe>
    458e:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4592:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    4596:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    4598:	4806      	ldr	r0, [pc, #24]	; (45b4 <compare_int_lock+0x44>)
    459a:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    459e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    45a2:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    45a6:	420b      	tst	r3, r1
}
    45a8:	bf14      	ite	ne
    45aa:	2001      	movne	r0, #1
    45ac:	2000      	moveq	r0, #0
    45ae:	bd70      	pop	{r4, r5, r6, pc}
    45b0:	20000484 	.word	0x20000484
    45b4:	40011000 	.word	0x40011000

000045b8 <sys_clock_timeout_handler>:
}

static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
    45b8:	b470      	push	{r4, r5, r6}
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint32_t dticks = (uint32_t)(expire_time - last_count) / CYC_PER_TICK;
    45ba:	490e      	ldr	r1, [pc, #56]	; (45f4 <sys_clock_timeout_handler+0x3c>)
    45bc:	e9d1 3400 	ldrd	r3, r4, [r1]
    45c0:	1ad0      	subs	r0, r2, r3

	last_count += dticks * CYC_PER_TICK;
    45c2:	18c3      	adds	r3, r0, r3
    45c4:	f144 0400 	adc.w	r4, r4, #0
	return absolute_time & COUNTER_MAX;
    45c8:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	last_count += dticks * CYC_PER_TICK;
    45cc:	e9c1 3400 	strd	r3, r4, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    45d0:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    45d4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    45d8:	d209      	bcs.n	45ee <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    45da:	4b07      	ldr	r3, [pc, #28]	; (45f8 <sys_clock_timeout_handler+0x40>)
    45dc:	681b      	ldr	r3, [r3, #0]
    45de:	0a1a      	lsrs	r2, r3, #8
    45e0:	061b      	lsls	r3, r3, #24
    45e2:	199c      	adds	r4, r3, r6
    45e4:	4b05      	ldr	r3, [pc, #20]	; (45fc <sys_clock_timeout_handler+0x44>)
    45e6:	f142 0500 	adc.w	r5, r2, #0
    45ea:	e9c3 4500 	strd	r4, r5, [r3]
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(dticks);
}
    45ee:	bc70      	pop	{r4, r5, r6}
	sys_clock_announce(dticks);
    45f0:	f002 b954 	b.w	689c <sys_clock_announce>
    45f4:	200001c0 	.word	0x200001c0
    45f8:	20000488 	.word	0x20000488
    45fc:	200001c8 	.word	0x200001c8

00004600 <compare_int_unlock>:
	if (key) {
    4600:	b311      	cbz	r1, 4648 <compare_int_unlock+0x48>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    4602:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    4606:	2301      	movs	r3, #1
    4608:	4a10      	ldr	r2, [pc, #64]	; (464c <compare_int_unlock+0x4c>)
    460a:	4083      	lsls	r3, r0
    460c:	e852 cf00 	ldrex	ip, [r2]
    4610:	ea4c 0c03 	orr.w	ip, ip, r3
    4614:	e842 c100 	strex	r1, ip, [r2]
    4618:	2900      	cmp	r1, #0
    461a:	d1f7      	bne.n	460c <compare_int_unlock+0xc>
    461c:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    4620:	4a0b      	ldr	r2, [pc, #44]	; (4650 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4622:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    4626:	4083      	lsls	r3, r0
    4628:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    462c:	4b09      	ldr	r3, [pc, #36]	; (4654 <compare_int_unlock+0x54>)
    462e:	f3bf 8f5b 	dmb	ish
    4632:	681b      	ldr	r3, [r3, #0]
    4634:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    4638:	40c3      	lsrs	r3, r0
    463a:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    463c:	bf42      	ittt	mi
    463e:	4b06      	ldrmi	r3, [pc, #24]	; (4658 <compare_int_unlock+0x58>)
    4640:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    4644:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    4648:	4770      	bx	lr
    464a:	bf00      	nop
    464c:	20000484 	.word	0x20000484
    4650:	40011000 	.word	0x40011000
    4654:	20000480 	.word	0x20000480
    4658:	e000e100 	.word	0xe000e100

0000465c <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    465c:	4b0d      	ldr	r3, [pc, #52]	; (4694 <z_nrf_rtc_timer_read+0x38>)
    465e:	6818      	ldr	r0, [r3, #0]
    4660:	0a01      	lsrs	r1, r0, #8
    4662:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    4664:	f3bf 8f5f 	dmb	sy
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    4668:	4b0b      	ldr	r3, [pc, #44]	; (4698 <z_nrf_rtc_timer_read+0x3c>)
    466a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    466e:	1818      	adds	r0, r3, r0
    4670:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    4674:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    4678:	d20a      	bcs.n	4690 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    467a:	4b08      	ldr	r3, [pc, #32]	; (469c <z_nrf_rtc_timer_read+0x40>)
    467c:	e9d3 2300 	ldrd	r2, r3, [r3]
    4680:	4290      	cmp	r0, r2
    4682:	eb71 0303 	sbcs.w	r3, r1, r3
    4686:	d203      	bcs.n	4690 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    4688:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    468c:	f141 0100 	adc.w	r1, r1, #0
}
    4690:	4770      	bx	lr
    4692:	bf00      	nop
    4694:	20000488 	.word	0x20000488
    4698:	40011000 	.word	0x40011000
    469c:	200001c8 	.word	0x200001c8

000046a0 <compare_set>:
{
    46a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    46a4:	4616      	mov	r6, r2
    46a6:	461f      	mov	r7, r3
    46a8:	4604      	mov	r4, r0
	key = compare_int_lock(chan);
    46aa:	f7ff ff61 	bl	4570 <compare_int_lock>
    46ae:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    46b0:	f7ff ffd4 	bl	465c <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    46b4:	42b0      	cmp	r0, r6
    46b6:	eb71 0307 	sbcs.w	r3, r1, r7
    46ba:	d251      	bcs.n	4760 <compare_set+0xc0>
		if (target_time - curr_time > COUNTER_HALF_SPAN) {
    46bc:	4b3a      	ldr	r3, [pc, #232]	; (47a8 <compare_set+0x108>)
    46be:	1a30      	subs	r0, r6, r0
    46c0:	eb67 0101 	sbc.w	r1, r7, r1
    46c4:	4298      	cmp	r0, r3
    46c6:	f171 0100 	sbcs.w	r1, r1, #0
    46ca:	d26a      	bcs.n	47a2 <compare_set+0x102>
		if (target_time != cc_data[chan].target_time) {
    46cc:	4b37      	ldr	r3, [pc, #220]	; (47ac <compare_set+0x10c>)
    46ce:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    46d2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    46d6:	429f      	cmp	r7, r3
    46d8:	bf08      	it	eq
    46da:	4296      	cmpeq	r6, r2
    46dc:	d04e      	beq.n	477c <compare_set+0xdc>
    p_reg->EVTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    46de:	4934      	ldr	r1, [pc, #208]	; (47b0 <compare_set+0x110>)
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    46e0:	f44f 3980 	mov.w	r9, #65536	; 0x10000
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    46e4:	f104 0550 	add.w	r5, r4, #80	; 0x50
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    46e8:	fa09 f904 	lsl.w	r9, r9, r4
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    46ec:	00ad      	lsls	r5, r5, #2
    46ee:	f8c1 9348 	str.w	r9, [r1, #840]	; 0x348
	event_clear(chan);
    46f2:	4620      	mov	r0, r4
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    46f4:	b2ad      	uxth	r5, r5
    46f6:	f003 f8a6 	bl	7846 <event_clear>
	return absolute_time & COUNTER_MAX;
    46fa:	f026 4b7f 	bic.w	fp, r6, #4278190080	; 0xff000000
    46fe:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
    p_reg->CC[ch] = cc_val;
    4702:	f504 73a8 	add.w	r3, r4, #336	; 0x150
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    4706:	4a2b      	ldr	r2, [pc, #172]	; (47b4 <compare_set+0x114>)
    4708:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    470a:	f505 3588 	add.w	r5, r5, #69632	; 0x11000
	uint32_t cc_val = req_cc;
    470e:	46dc      	mov	ip, fp
	uint32_t cc_inc = MIN_CYCLES_FROM_NOW;
    4710:	f04f 0a03 	mov.w	sl, #3
    p_reg->CC[ch] = cc_val;
    4714:	9b01      	ldr	r3, [sp, #4]
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    4716:	f02c 407f 	bic.w	r0, ip, #4278190080	; 0xff000000
    471a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    p_reg->EVTENSET = mask;
    471e:	f8c1 9344 	str.w	r9, [r1, #836]	; 0x344
     return p_reg->COUNTER;
    4722:	f8d1 8504 	ldr.w	r8, [r1, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    4726:	f06f 0002 	mvn.w	r0, #2
    472a:	eba0 0008 	sub.w	r0, r0, r8
    472e:	4460      	add	r0, ip
    4730:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    4734:	4290      	cmp	r0, r2
    4736:	d921      	bls.n	477c <compare_set+0xdc>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4738:	6828      	ldr	r0, [r5, #0]
			if (event_check(chan)) {
    473a:	b160      	cbz	r0, 4756 <compare_set+0xb6>
     return p_reg->COUNTER;
    473c:	f8d1 8504 	ldr.w	r8, [r1, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    4740:	eba8 000b 	sub.w	r0, r8, fp
    4744:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
				if (counter_sub(now, req_cc) > COUNTER_HALF_SPAN) {
    4748:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    474c:	d916      	bls.n	477c <compare_set+0xdc>
					event_clear(chan);
    474e:	4620      	mov	r0, r4
    4750:	f003 f879 	bl	7846 <event_clear>
    4754:	4a17      	ldr	r2, [pc, #92]	; (47b4 <compare_set+0x114>)
			cc_val = now + cc_inc;
    4756:	eb0a 0c08 	add.w	ip, sl, r8
			cc_inc++;
    475a:	f10a 0a01 	add.w	sl, sl, #1
	for (;;) {
    475e:	e7d9      	b.n	4714 <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    4760:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    4762:	4a15      	ldr	r2, [pc, #84]	; (47b8 <compare_set+0x118>)
    4764:	f3bf 8f5b 	dmb	ish
    4768:	40a3      	lsls	r3, r4
    476a:	e852 0f00 	ldrex	r0, [r2]
    476e:	4318      	orrs	r0, r3
    4770:	e842 0100 	strex	r1, r0, [r2]
    4774:	2900      	cmp	r1, #0
    4776:	d1f8      	bne.n	476a <compare_set+0xca>
    4778:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    477c:	490b      	ldr	r1, [pc, #44]	; (47ac <compare_set+0x10c>)
	cc_data[chan].callback = handler;
    477e:	980c      	ldr	r0, [sp, #48]	; 0x30
	cc_data[chan].target_time = target_time;
    4780:	0123      	lsls	r3, r4, #4
    4782:	eb01 1204 	add.w	r2, r1, r4, lsl #4
    4786:	e9c2 6702 	strd	r6, r7, [r2, #8]
	cc_data[chan].callback = handler;
    478a:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    478c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    478e:	6053      	str	r3, [r2, #4]
	return ret;
    4790:	2500      	movs	r5, #0
	compare_int_unlock(chan, key);
    4792:	4620      	mov	r0, r4
    4794:	9900      	ldr	r1, [sp, #0]
    4796:	f7ff ff33 	bl	4600 <compare_int_unlock>
}
    479a:	4628      	mov	r0, r5
    479c:	b003      	add	sp, #12
    479e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return -EINVAL;
    47a2:	f06f 0515 	mvn.w	r5, #21
    47a6:	e7f4      	b.n	4792 <compare_set+0xf2>
    47a8:	00800001 	.word	0x00800001
    47ac:	200001b0 	.word	0x200001b0
    47b0:	40011000 	.word	0x40011000
    47b4:	007ffffd 	.word	0x007ffffd
    47b8:	20000480 	.word	0x20000480

000047bc <sys_clock_driver_init>:
	int_event_disable_rtc();
	NVIC_ClearPendingIRQ(RTC_IRQn);
}

static int sys_clock_driver_init(void)
{
    47bc:	b573      	push	{r0, r1, r4, r5, r6, lr}
    p_reg->INTENCLR = mask;
    47be:	4c1b      	ldr	r4, [pc, #108]	; (482c <sys_clock_driver_init+0x70>)
    47c0:	4b1b      	ldr	r3, [pc, #108]	; (4830 <sys_clock_driver_init+0x74>)
    47c2:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    p_reg->EVTENCLR = mask;
    47c6:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	int_event_disable_rtc();

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    47ca:	4b1a      	ldr	r3, [pc, #104]	; (4834 <sys_clock_driver_init+0x78>)
    p_reg->PRESCALER = val;
    47cc:	2500      	movs	r5, #0
    47ce:	f04f 30ff 	mov.w	r0, #4294967295
    47d2:	f04f 31ff 	mov.w	r1, #4294967295
    47d6:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
    47da:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    47de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    47e2:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    47e6:	4b14      	ldr	r3, [pc, #80]	; (4838 <sys_clock_driver_init+0x7c>)
    47e8:	2602      	movs	r6, #2
    47ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    47ee:	2101      	movs	r1, #1
    47f0:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
    47f4:	2011      	movs	r0, #17
    47f6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    47fa:	462a      	mov	r2, r5
    47fc:	f7fe fa94 	bl	2d28 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    4800:	2011      	movs	r0, #17
    4802:	f7fe fa61 	bl	2cc8 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    4806:	4a0d      	ldr	r2, [pc, #52]	; (483c <sys_clock_driver_init+0x80>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    4808:	2301      	movs	r3, #1
    480a:	60a3      	str	r3, [r4, #8]
    480c:	6023      	str	r3, [r4, #0]
    480e:	6013      	str	r3, [r2, #0]
	}

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		MAX_CYCLES : CYC_PER_TICK;

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    4810:	4b0b      	ldr	r3, [pc, #44]	; (4840 <sys_clock_driver_init+0x84>)
    4812:	4a0c      	ldr	r2, [pc, #48]	; (4844 <sys_clock_driver_init+0x88>)
    4814:	9300      	str	r3, [sp, #0]
    4816:	9501      	str	r5, [sp, #4]
    4818:	2300      	movs	r3, #0
    481a:	4628      	mov	r0, r5
    481c:	f7ff ff40 	bl	46a0 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    4820:	4630      	mov	r0, r6
    4822:	f7ff f8b9 	bl	3998 <z_nrf_clock_control_lf_on>

	return 0;
}
    4826:	4628      	mov	r0, r5
    4828:	b002      	add	sp, #8
    482a:	bd70      	pop	{r4, r5, r6, pc}
    482c:	40011000 	.word	0x40011000
    4830:	000f0003 	.word	0x000f0003
    4834:	200001b0 	.word	0x200001b0
    4838:	e000e100 	.word	0xe000e100
    483c:	20000484 	.word	0x20000484
    4840:	000045b9 	.word	0x000045b9
    4844:	007fffff 	.word	0x007fffff

00004848 <rtc_nrf_isr>:
{
    4848:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    484c:	4c2f      	ldr	r4, [pc, #188]	; (490c <rtc_nrf_isr+0xc4>)
    484e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    4852:	0799      	lsls	r1, r3, #30
    4854:	d50b      	bpl.n	486e <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4856:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    485a:	b143      	cbz	r3, 486e <rtc_nrf_isr+0x26>
		overflow_cnt++;
    485c:	4a2c      	ldr	r2, [pc, #176]	; (4910 <rtc_nrf_isr+0xc8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    485e:	2300      	movs	r3, #0
    4860:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    4864:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    4868:	6813      	ldr	r3, [r2, #0]
    486a:	3301      	adds	r3, #1
    486c:	6013      	str	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    486e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    4872:	03da      	lsls	r2, r3, #15
    4874:	d52a      	bpl.n	48cc <rtc_nrf_isr+0x84>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4876:	f3bf 8f5b 	dmb	ish
    487a:	4b26      	ldr	r3, [pc, #152]	; (4914 <rtc_nrf_isr+0xcc>)
    487c:	e853 2f00 	ldrex	r2, [r3]
    4880:	f022 0101 	bic.w	r1, r2, #1
    4884:	e843 1000 	strex	r0, r1, [r3]
    4888:	2800      	cmp	r0, #0
    488a:	d1f7      	bne.n	487c <rtc_nrf_isr+0x34>
    488c:	f3bf 8f5b 	dmb	ish
		if ((atomic_and(&force_isr_mask, ~BIT(chan)) & BIT(chan)) ||
    4890:	07d3      	lsls	r3, r2, #31
    4892:	d402      	bmi.n	489a <rtc_nrf_isr+0x52>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4894:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    4898:	b1c3      	cbz	r3, 48cc <rtc_nrf_isr+0x84>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    489a:	2500      	movs	r5, #0
    489c:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    48a0:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		curr_time = z_nrf_rtc_timer_read();
    48a4:	f7ff feda 	bl	465c <z_nrf_rtc_timer_read>
    48a8:	f04f 0320 	mov.w	r3, #32
    48ac:	f3ef 8211 	mrs	r2, BASEPRI
    48b0:	f383 8812 	msr	BASEPRI_MAX, r3
    48b4:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    48b8:	4b17      	ldr	r3, [pc, #92]	; (4918 <rtc_nrf_isr+0xd0>)
    48ba:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    48be:	42b0      	cmp	r0, r6
    48c0:	41b9      	sbcs	r1, r7
    48c2:	d206      	bcs.n	48d2 <rtc_nrf_isr+0x8a>
	__asm__ volatile(
    48c4:	f382 8811 	msr	BASEPRI, r2
    48c8:	f3bf 8f6f 	isb	sy
}
    48cc:	b003      	add	sp, #12
    48ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    48d2:	f04f 38ff 	mov.w	r8, #4294967295
    48d6:	f04f 39ff 	mov.w	r9, #4294967295
    48da:	e9c3 8902 	strd	r8, r9, [r3, #8]
			user_context = cc_data[chan].user_context;
    48de:	e9d3 1000 	ldrd	r1, r0, [r3]
			cc_data[chan].callback = NULL;
    48e2:	601d      	str	r5, [r3, #0]
    p_reg->EVTENCLR = mask;
    48e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    48e8:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    48ec:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    48f0:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    48f4:	f382 8811 	msr	BASEPRI, r2
    48f8:	f3bf 8f6f 	isb	sy
		if (handler) {
    48fc:	2900      	cmp	r1, #0
    48fe:	d0e5      	beq.n	48cc <rtc_nrf_isr+0x84>
			handler(chan, expire_time, user_context);
    4900:	9000      	str	r0, [sp, #0]
    4902:	4632      	mov	r2, r6
    4904:	463b      	mov	r3, r7
    4906:	4628      	mov	r0, r5
    4908:	4788      	blx	r1
    490a:	e7df      	b.n	48cc <rtc_nrf_isr+0x84>
    490c:	40011000 	.word	0x40011000
    4910:	20000488 	.word	0x20000488
    4914:	20000480 	.word	0x20000480
    4918:	200001b0 	.word	0x200001b0

0000491c <sys_clock_set_timeout>:
	if (ticks == K_TICKS_FOREVER) {
    491c:	1c43      	adds	r3, r0, #1
{
    491e:	b513      	push	{r0, r1, r4, lr}
	if (ticks == K_TICKS_FOREVER) {
    4920:	d022      	beq.n	4968 <sys_clock_set_timeout+0x4c>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    4922:	2801      	cmp	r0, #1
    4924:	dd22      	ble.n	496c <sys_clock_set_timeout+0x50>
    4926:	4a12      	ldr	r2, [pc, #72]	; (4970 <sys_clock_set_timeout+0x54>)
    4928:	4b12      	ldr	r3, [pc, #72]	; (4974 <sys_clock_set_timeout+0x58>)
    492a:	4290      	cmp	r0, r2
    492c:	bfd4      	ite	le
    492e:	4604      	movle	r4, r0
    4930:	461c      	movgt	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    4932:	f7ff fe93 	bl	465c <z_nrf_rtc_timer_read>
    4936:	4b10      	ldr	r3, [pc, #64]	; (4978 <sys_clock_set_timeout+0x5c>)
	if (cyc > MAX_CYCLES) {
    4938:	490e      	ldr	r1, [pc, #56]	; (4974 <sys_clock_set_timeout+0x58>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    493a:	e9d3 2300 	ldrd	r2, r3, [r3]
    493e:	1a80      	subs	r0, r0, r2
		cyc = 0;
    4940:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    4944:	bf28      	it	cs
    4946:	2400      	movcs	r4, #0
	cyc += unannounced;
    4948:	4404      	add	r4, r0
	if (cyc > MAX_CYCLES) {
    494a:	428c      	cmp	r4, r1
    494c:	bf28      	it	cs
    494e:	460c      	movcs	r4, r1
	uint64_t target_time = cyc + last_count;
    4950:	18a2      	adds	r2, r4, r2
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    4952:	490a      	ldr	r1, [pc, #40]	; (497c <sys_clock_set_timeout+0x60>)
    4954:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    4956:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    495a:	9001      	str	r0, [sp, #4]
    495c:	f143 0300 	adc.w	r3, r3, #0
    4960:	f7ff fe9e 	bl	46a0 <compare_set>
}
    4964:	b002      	add	sp, #8
    4966:	bd10      	pop	{r4, pc}
		cyc = MAX_TICKS * CYC_PER_TICK;
    4968:	4c02      	ldr	r4, [pc, #8]	; (4974 <sys_clock_set_timeout+0x58>)
    496a:	e7e2      	b.n	4932 <sys_clock_set_timeout+0x16>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    496c:	2401      	movs	r4, #1
    496e:	e7e0      	b.n	4932 <sys_clock_set_timeout+0x16>
    4970:	007ffffe 	.word	0x007ffffe
    4974:	007fffff 	.word	0x007fffff
    4978:	200001c0 	.word	0x200001c0
    497c:	000045b9 	.word	0x000045b9

00004980 <sys_clock_elapsed>:
{
    4980:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    4982:	f7ff fe6b 	bl	465c <z_nrf_rtc_timer_read>
    4986:	4b02      	ldr	r3, [pc, #8]	; (4990 <sys_clock_elapsed+0x10>)
    4988:	681b      	ldr	r3, [r3, #0]
}
    498a:	1ac0      	subs	r0, r0, r3
    498c:	bd08      	pop	{r3, pc}
    498e:	bf00      	nop
    4990:	200001c0 	.word	0x200001c0

00004994 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
    4994:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    4996:	ab0b      	add	r3, sp, #44	; 0x2c
    4998:	9305      	str	r3, [sp, #20]
    499a:	9303      	str	r3, [sp, #12]
    499c:	4b05      	ldr	r3, [pc, #20]	; (49b4 <z_log_msg_runtime_create.constprop.0+0x20>)
    499e:	9302      	str	r3, [sp, #8]
    49a0:	2300      	movs	r3, #0
    49a2:	e9cd 3300 	strd	r3, r3, [sp]
    49a6:	2201      	movs	r2, #1
    49a8:	4618      	mov	r0, r3
    49aa:	f7fd fc27 	bl	21fc <z_impl_z_log_msg_runtime_vcreate>
}
    49ae:	b007      	add	sp, #28
    49b0:	f85d fb04 	ldr.w	pc, [sp], #4
    49b4:	00008a6c 	.word	0x00008a6c

000049b8 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    49b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		(void) arch_syscall_invoke0(K_SYSCALL_LOG_PANIC);
		return;
	}
#endif
	compiler_barrier();
	z_impl_log_panic();
    49ba:	f7fd fbab 	bl	2114 <z_impl_log_panic>
	ARG_UNUSED(reason);

	LOG_PANIC();

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    49be:	2400      	movs	r4, #0
    49c0:	4b06      	ldr	r3, [pc, #24]	; (49dc <k_sys_fatal_error_handler+0x24>)
    49c2:	9302      	str	r3, [sp, #8]
    49c4:	4620      	mov	r0, r4
    49c6:	e9cd 4400 	strd	r4, r4, [sp]
    49ca:	4905      	ldr	r1, [pc, #20]	; (49e0 <k_sys_fatal_error_handler+0x28>)
    49cc:	4623      	mov	r3, r4
    49ce:	2201      	movs	r2, #1
    49d0:	f7ff ffe0 	bl	4994 <z_log_msg_runtime_create.constprop.0>
		sys_arch_reboot(0);
    49d4:	4620      	mov	r0, r4
    49d6:	f7fe feb9 	bl	374c <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    49da:	bf00      	nop
    49dc:	00008a6c 	.word	0x00008a6c
    49e0:	00007eac 	.word	0x00007eac

000049e4 <nrf52_errata_16>:
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    49e4:	f04f 4370 	mov.w	r3, #4026531840	; 0xf0000000
    49e8:	f893 2fe0 	ldrb.w	r2, [r3, #4064]	; 0xfe0
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    49ec:	2a06      	cmp	r2, #6
    49ee:	d109      	bne.n	4a04 <nrf52_errata_16+0x20>
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    49f0:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	; 0xfe8
    49f4:	f3c3 1303 	ubfx	r3, r3, #4, #4
    49f8:	3b03      	subs	r3, #3
    49fa:	2b04      	cmp	r3, #4
    49fc:	d802      	bhi.n	4a04 <nrf52_errata_16+0x20>
    49fe:	4a02      	ldr	r2, [pc, #8]	; (4a08 <nrf52_errata_16+0x24>)
    4a00:	5cd0      	ldrb	r0, [r2, r3]
    4a02:	4770      	bx	lr
                switch(var2)
                {
                    case 0x03ul:
                        return true;
                    case 0x04ul:
                        return false;
    4a04:	2000      	movs	r0, #0
                }
            }
        #endif
        return false;
    #endif
}
    4a06:	4770      	bx	lr
    4a08:	00008a98 	.word	0x00008a98

00004a0c <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    4a0c:	4a02      	ldr	r2, [pc, #8]	; (4a18 <nvmc_wait+0xc>)
    4a0e:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    4a12:	2b00      	cmp	r3, #0
    4a14:	d0fb      	beq.n	4a0e <nvmc_wait+0x2>
}
    4a16:	4770      	bx	lr
    4a18:	4001e000 	.word	0x4001e000

00004a1c <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_DEFAULT;
}

void SystemInit(void)
{
    4a1c:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_12_ENABLE_WORKAROUND
        /* Workaround for Errata 12 "COMP: Reference ladder not correctly calibrated" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_12()){
    4a1e:	f002 ff22 	bl	7866 <nrf52_errata_108>
    4a22:	b140      	cbz	r0, 4a36 <SystemInit+0x1a>
            *(volatile uint32_t *)0x40013540 = (*(uint32_t *)0x10000324 & 0x00001F00) >> 8;
    4a24:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4a28:	4a8e      	ldr	r2, [pc, #568]	; (4c64 <SystemInit+0x248>)
    4a2a:	f8d3 3324 	ldr.w	r3, [r3, #804]	; 0x324
    4a2e:	f3c3 2304 	ubfx	r3, r3, #8, #5
    4a32:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
    #endif

    #if NRF52_ERRATA_16_ENABLE_WORKAROUND
        /* Workaround for Errata 16 "System: RAM may be corrupt on wakeup from CPU IDLE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_16()){
    4a36:	f7ff ffd5 	bl	49e4 <nrf52_errata_16>
    4a3a:	b110      	cbz	r0, 4a42 <SystemInit+0x26>
            *(volatile uint32_t *)0x4007C074 = 3131961357ul;
    4a3c:	4b8a      	ldr	r3, [pc, #552]	; (4c68 <SystemInit+0x24c>)
    4a3e:	4a8b      	ldr	r2, [pc, #556]	; (4c6c <SystemInit+0x250>)
    4a40:	675a      	str	r2, [r3, #116]	; 0x74
    #endif

    #if NRF52_ERRATA_31_ENABLE_WORKAROUND
        /* Workaround for Errata 31 "CLOCK: Calibration values are not correctly loaded from FICR at reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_31()){
    4a42:	f002 ff10 	bl	7866 <nrf52_errata_108>
    4a46:	b148      	cbz	r0, 4a5c <SystemInit+0x40>
            *(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
    4a48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4a4c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4a50:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
    4a54:	f3c3 3342 	ubfx	r3, r3, #13, #3
    4a58:	f8c2 353c 	str.w	r3, [r2, #1340]	; 0x53c
    #endif

    #if NRF52_ERRATA_32_ENABLE_WORKAROUND
        /* Workaround for Errata 32 "DIF: Debug session automatically enables TracePort pins" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_32()){
    4a5c:	f7ff ffc2 	bl	49e4 <nrf52_errata_16>
    4a60:	b130      	cbz	r0, 4a70 <SystemInit+0x54>
            CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
    4a62:	4a83      	ldr	r2, [pc, #524]	; (4c70 <SystemInit+0x254>)
    4a64:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    4a68:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    4a6c:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    4a70:	f002 fef9 	bl	7866 <nrf52_errata_108>
    4a74:	b140      	cbz	r0, 4a88 <SystemInit+0x6c>
            NRF_CLOCK->EVENTS_DONE = 0;
    4a76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4a7a:	2200      	movs	r2, #0
    4a7c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    4a80:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    4a84:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_37_ENABLE_WORKAROUND
        /* Workaround for Errata 37 "RADIO: Encryption engine is slow by default" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_37()){
    4a88:	f7ff ffac 	bl	49e4 <nrf52_errata_16>
    4a8c:	b120      	cbz	r0, 4a98 <SystemInit+0x7c>
            *(volatile uint32_t *)0x400005A0 = 0x3;
    4a8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4a92:	2203      	movs	r2, #3
    4a94:	f8c3 25a0 	str.w	r2, [r3, #1440]	; 0x5a0
    #endif

    #if NRF52_ERRATA_57_ENABLE_WORKAROUND
        /* Workaround for Errata 57 "NFCT: NFC Modulation amplitude" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_57()){
    4a98:	f7ff ffa4 	bl	49e4 <nrf52_errata_16>
    4a9c:	b160      	cbz	r0, 4ab8 <SystemInit+0x9c>
            *(volatile uint32_t *)0x40005610 = 0x00000005;
    4a9e:	4b75      	ldr	r3, [pc, #468]	; (4c74 <SystemInit+0x258>)
    4aa0:	2205      	movs	r2, #5
    4aa2:	f8c3 2610 	str.w	r2, [r3, #1552]	; 0x610
            *(volatile uint32_t *)0x40005688 = 0x00000001;
    4aa6:	2201      	movs	r2, #1
    4aa8:	f8c3 2688 	str.w	r2, [r3, #1672]	; 0x688
            *(volatile uint32_t *)0x40005618 = 0x00000000;
    4aac:	2200      	movs	r2, #0
    4aae:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
            *(volatile uint32_t *)0x40005614 = 0x0000003F;
    4ab2:	223f      	movs	r2, #63	; 0x3f
    4ab4:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1;
            uint32_t var2;

            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    4ab8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4abc:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    4ac0:	1c51      	adds	r1, r2, #1
            {
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    4ac2:	bf09      	itett	eq
    4ac4:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
            }
            else
            {
                var1 = *(uint32_t *)0x10000130ul;
                var2 = *(uint32_t *)0x10000134ul;
    4ac8:	f8d3 3134 	ldrne.w	r3, [r3, #308]	; 0x134
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    4acc:	f893 2fe0 	ldrbeq.w	r2, [r3, #4064]	; 0xfe0
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    4ad0:	f8d3 3fe8 	ldreq.w	r3, [r3, #4072]	; 0xfe8
    4ad4:	bf08      	it	eq
    4ad6:	f3c3 1303 	ubfxeq	r3, r3, #4, #4
            uint32_t var1 = *(uint32_t *)0x10000130ul;
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    4ada:	2a06      	cmp	r2, #6
    4adc:	d14d      	bne.n	4b7a <SystemInit+0x15e>
            {
                switch(var2)
    4ade:	3b03      	subs	r3, #3
    4ae0:	2b04      	cmp	r3, #4
    4ae2:	d803      	bhi.n	4aec <SystemInit+0xd0>
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    4ae4:	4a64      	ldr	r2, [pc, #400]	; (4c78 <SystemInit+0x25c>)
    4ae6:	5cd3      	ldrb	r3, [r2, r3]
    4ae8:	2b00      	cmp	r3, #0
    4aea:	d046      	beq.n	4b7a <SystemInit+0x15e>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    4aec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4af0:	4b62      	ldr	r3, [pc, #392]	; (4c7c <SystemInit+0x260>)
    4af2:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    4af6:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    4afa:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    4afe:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    4b02:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    4b06:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    4b0a:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    4b0e:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    4b12:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    4b16:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    4b1a:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    4b1e:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    4b22:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    4b26:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    4b2a:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    4b2e:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    4b32:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    4b36:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    4b3a:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    4b3e:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    4b42:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    4b46:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    4b4a:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    4b4e:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    4b52:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    4b56:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    4b5a:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    4b5e:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    4b62:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    4b66:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    4b6a:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    4b6e:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    4b72:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    4b76:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_108_ENABLE_WORKAROUND
        /* Workaround for Errata 108 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_108()){
    4b7a:	f002 fe74 	bl	7866 <nrf52_errata_108>
    4b7e:	b148      	cbz	r0, 4b94 <SystemInit+0x178>
            *(volatile uint32_t *)0x40000EE4ul = *(volatile uint32_t *)0x10000258ul & 0x0000004Ful;
    4b80:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4b84:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4b88:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    4b8c:	f003 034f 	and.w	r3, r3, #79	; 0x4f
    4b90:	f8c2 3ee4 	str.w	r3, [r2, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    4b94:	f002 fe67 	bl	7866 <nrf52_errata_108>
    4b98:	b148      	cbz	r0, 4bae <SystemInit+0x192>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    4b9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4b9e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    4ba2:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    4ba4:	bf44      	itt	mi
    4ba6:	f06f 0201 	mvnmi.w	r2, #1
    4baa:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4bae:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    4bb2:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    4bb6:	2a06      	cmp	r2, #6
    4bb8:	d126      	bne.n	4c08 <SystemInit+0x1ec>
            {
                switch(var2)
    4bba:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
    4bbe:	3b03      	subs	r3, #3
    4bc0:	2b04      	cmp	r3, #4
    4bc2:	d802      	bhi.n	4bca <SystemInit+0x1ae>
    #endif

    #if NRF52_ERRATA_182_ENABLE_WORKAROUND
        /* Workaround for Errata 182 "RADIO: Fixes for anomalies #102, #106, and #107 do not take effect" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_182()){
    4bc4:	4a2e      	ldr	r2, [pc, #184]	; (4c80 <SystemInit+0x264>)
    4bc6:	5cd3      	ldrb	r3, [r2, r3]
    4bc8:	b163      	cbz	r3, 4be4 <SystemInit+0x1c8>
            *(volatile uint32_t *) 0x4000173C |= (0x1 << 10);
    4bca:	4a2e      	ldr	r2, [pc, #184]	; (4c84 <SystemInit+0x268>)
    4bcc:	f8d2 373c 	ldr.w	r3, [r2, #1852]	; 0x73c
    4bd0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    4bd4:	f8c2 373c 	str.w	r3, [r2, #1852]	; 0x73c
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4bd8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    4bdc:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    4be0:	2b06      	cmp	r3, #6
    4be2:	d111      	bne.n	4c08 <SystemInit+0x1ec>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    4be4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4be8:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
    4bec:	3b03      	subs	r3, #3
    4bee:	2b04      	cmp	r3, #4
    4bf0:	d802      	bhi.n	4bf8 <SystemInit+0x1dc>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    4bf2:	4a25      	ldr	r2, [pc, #148]	; (4c88 <SystemInit+0x26c>)
    4bf4:	5cd3      	ldrb	r3, [r2, r3]
    4bf6:	b13b      	cbz	r3, 4c08 <SystemInit+0x1ec>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    4bf8:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    4bfc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    4c00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4c04:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    4c08:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    4c0c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    4c10:	2a00      	cmp	r2, #0
    4c12:	db03      	blt.n	4c1c <SystemInit+0x200>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    4c14:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    4c18:	2b00      	cmp	r3, #0
    4c1a:	da22      	bge.n	4c62 <SystemInit+0x246>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    4c1c:	491b      	ldr	r1, [pc, #108]	; (4c8c <SystemInit+0x270>)
    4c1e:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    4c20:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    4c24:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    4c28:	2415      	movs	r4, #21
    nvmc_wait();
    4c2a:	f7ff feef 	bl	4a0c <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    4c2e:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    4c32:	f7ff feeb 	bl	4a0c <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    4c36:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    4c3a:	f7ff fee7 	bl	4a0c <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    4c3e:	2300      	movs	r3, #0
    4c40:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    4c44:	f7ff fee2 	bl	4a0c <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    4c48:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    4c4c:	4908      	ldr	r1, [pc, #32]	; (4c70 <SystemInit+0x254>)
    4c4e:	4b10      	ldr	r3, [pc, #64]	; (4c90 <SystemInit+0x274>)
    4c50:	68ca      	ldr	r2, [r1, #12]
    4c52:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    4c56:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    4c58:	60cb      	str	r3, [r1, #12]
    4c5a:	f3bf 8f4f 	dsb	sy
    __NOP();
    4c5e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    4c60:	e7fd      	b.n	4c5e <SystemInit+0x242>
            nvmc_wait();
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif
}
    4c62:	bd10      	pop	{r4, pc}
    4c64:	40013000 	.word	0x40013000
    4c68:	4007c000 	.word	0x4007c000
    4c6c:	baadf00d 	.word	0xbaadf00d
    4c70:	e000ed00 	.word	0xe000ed00
    4c74:	40005000 	.word	0x40005000
    4c78:	00008a93 	.word	0x00008a93
    4c7c:	4000c000 	.word	0x4000c000
    4c80:	00008a8e 	.word	0x00008a8e
    4c84:	40001000 	.word	0x40001000
    4c88:	00008a89 	.word	0x00008a89
    4c8c:	4001e000 	.word	0x4001e000
    4c90:	05fa0004 	.word	0x05fa0004

00004c94 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    4c94:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    4c96:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    4c98:	6802      	ldr	r2, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    4c9a:	f3bf 8f5b 	dmb	ish
        idx = 31 - NRF_CLZ(prev_mask);
    4c9e:	fab2 f382 	clz	r3, r2
    4ca2:	f1c3 031f 	rsb	r3, r3, #31
    4ca6:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
    4ca8:	fa05 f403 	lsl.w	r4, r5, r3
    4cac:	ea22 0404 	bic.w	r4, r2, r4
    4cb0:	e850 6f00 	ldrex	r6, [r0]
    4cb4:	4296      	cmp	r6, r2
    4cb6:	d104      	bne.n	4cc2 <nrfx_flag32_alloc+0x2e>
    4cb8:	e840 4c00 	strex	ip, r4, [r0]
    4cbc:	f1bc 0f00 	cmp.w	ip, #0
    4cc0:	d1f6      	bne.n	4cb0 <nrfx_flag32_alloc+0x1c>
    4cc2:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    4cc6:	d1e7      	bne.n	4c98 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
    4cc8:	4801      	ldr	r0, [pc, #4]	; (4cd0 <nrfx_flag32_alloc+0x3c>)
    *p_flag = idx;
    4cca:	700b      	strb	r3, [r1, #0]
}
    4ccc:	bd70      	pop	{r4, r5, r6, pc}
    4cce:	bf00      	nop
    4cd0:	0bad0000 	.word	0x0bad0000

00004cd4 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    4cd4:	b510      	push	{r4, lr}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    4cd6:	6803      	ldr	r3, [r0, #0]
    4cd8:	40cb      	lsrs	r3, r1
    4cda:	07db      	lsls	r3, r3, #31
    4cdc:	d414      	bmi.n	4d08 <nrfx_flag32_free+0x34>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    4cde:	2301      	movs	r3, #1
    4ce0:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
    4ce2:	6802      	ldr	r2, [r0, #0]
    4ce4:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    4ce8:	ea43 0102 	orr.w	r1, r3, r2
    4cec:	e850 4f00 	ldrex	r4, [r0]
    4cf0:	4294      	cmp	r4, r2
    4cf2:	d104      	bne.n	4cfe <nrfx_flag32_free+0x2a>
    4cf4:	e840 1c00 	strex	ip, r1, [r0]
    4cf8:	f1bc 0f00 	cmp.w	ip, #0
    4cfc:	d1f6      	bne.n	4cec <nrfx_flag32_free+0x18>
    4cfe:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    4d02:	d1ee      	bne.n	4ce2 <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
    4d04:	4801      	ldr	r0, [pc, #4]	; (4d0c <nrfx_flag32_free+0x38>)
}
    4d06:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    4d08:	4801      	ldr	r0, [pc, #4]	; (4d10 <nrfx_flag32_free+0x3c>)
    4d0a:	e7fc      	b.n	4d06 <nrfx_flag32_free+0x32>
    4d0c:	0bad0000 	.word	0x0bad0000
    4d10:	0bad0004 	.word	0x0bad0004

00004d14 <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    4d14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    4d16:	4604      	mov	r4, r0
    4d18:	b118      	cbz	r0, 4d22 <clock_stop+0xe>
    4d1a:	2801      	cmp	r0, #1
    4d1c:	d022      	beq.n	4d64 <clock_stop+0x50>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    4d1e:	b003      	add	sp, #12
    4d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
    p_reg->INTENCLR = mask;
    4d22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4d26:	2202      	movs	r2, #2
    4d28:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4d2c:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    4d30:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4d34:	2201      	movs	r2, #1
    4d36:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    4d38:	4607      	mov	r7, r0
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    4d3a:	2301      	movs	r3, #1
    4d3c:	f88d 3007 	strb.w	r3, [sp, #7]
    4d40:	f242 7510 	movw	r5, #10000	; 0x2710
    4d44:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    4d48:	b1cc      	cbz	r4, 4d7e <clock_stop+0x6a>
    4d4a:	2c01      	cmp	r4, #1
    4d4c:	d1e7      	bne.n	4d1e <clock_stop+0xa>
            if (p_clk_src != NULL)
    4d4e:	b3c7      	cbz	r7, 4dc2 <clock_stop+0xae>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    4d50:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    4d54:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    4d58:	703b      	strb	r3, [r7, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4d5a:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    4d5e:	03da      	lsls	r2, r3, #15
    4d60:	d521      	bpl.n	4da6 <clock_stop+0x92>
    4d62:	e016      	b.n	4d92 <clock_stop+0x7e>
    p_reg->INTENCLR = mask;
    4d64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4d68:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    4d6a:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4d6e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    4d72:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4d76:	6058      	str	r0, [r3, #4]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    4d78:	f10d 0707 	add.w	r7, sp, #7
    4d7c:	e7dd      	b.n	4d3a <clock_stop+0x26>
            if (p_clk_src != NULL)
    4d7e:	b1b7      	cbz	r7, 4dae <clock_stop+0x9a>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4d80:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    4d84:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    4d88:	603b      	str	r3, [r7, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4d8a:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    4d8e:	03d8      	lsls	r0, r3, #15
    4d90:	d5c5      	bpl.n	4d1e <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    4d92:	f89d 0007 	ldrb.w	r0, [sp, #7]
    4d96:	2801      	cmp	r0, #1
    4d98:	d103      	bne.n	4da2 <clock_stop+0x8e>
    4d9a:	f002 fd73 	bl	7884 <nrfx_busy_wait>
    4d9e:	3d01      	subs	r5, #1
    4da0:	d1d2      	bne.n	4d48 <clock_stop+0x34>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    4da2:	2c01      	cmp	r4, #1
    4da4:	d1bb      	bne.n	4d1e <clock_stop+0xa>
            m_clock_cb.hfclk_started = false;
    4da6:	4b0c      	ldr	r3, [pc, #48]	; (4dd8 <clock_stop+0xc4>)
    4da8:	2200      	movs	r2, #0
    4daa:	715a      	strb	r2, [r3, #5]
    4dac:	e7b7      	b.n	4d1e <clock_stop+0xa>
    4dae:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    4db2:	03d9      	lsls	r1, r3, #15
    4db4:	d5b3      	bpl.n	4d1e <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    4db6:	2001      	movs	r0, #1
    4db8:	f002 fd64 	bl	7884 <nrfx_busy_wait>
    4dbc:	3d01      	subs	r5, #1
    4dbe:	d1f6      	bne.n	4dae <clock_stop+0x9a>
    4dc0:	e7ad      	b.n	4d1e <clock_stop+0xa>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4dc2:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    4dc6:	03db      	lsls	r3, r3, #15
    4dc8:	d5ed      	bpl.n	4da6 <clock_stop+0x92>
    4dca:	2001      	movs	r0, #1
    4dcc:	f002 fd5a 	bl	7884 <nrfx_busy_wait>
    4dd0:	3d01      	subs	r5, #1
    4dd2:	d1f6      	bne.n	4dc2 <clock_stop+0xae>
    4dd4:	e7e7      	b.n	4da6 <clock_stop+0x92>
    4dd6:	bf00      	nop
    4dd8:	2000048c 	.word	0x2000048c

00004ddc <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    4ddc:	4b04      	ldr	r3, [pc, #16]	; (4df0 <nrfx_clock_init+0x14>)
    4dde:	791a      	ldrb	r2, [r3, #4]
    4de0:	b922      	cbnz	r2, 4dec <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    4de2:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    4de4:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    4de6:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    4de8:	4802      	ldr	r0, [pc, #8]	; (4df4 <nrfx_clock_init+0x18>)
    4dea:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    4dec:	4802      	ldr	r0, [pc, #8]	; (4df8 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    4dee:	4770      	bx	lr
    4df0:	2000048c 	.word	0x2000048c
    4df4:	0bad0000 	.word	0x0bad0000
    4df8:	0bad000c 	.word	0x0bad000c

00004dfc <nrfx_clock_start>:
    m_clock_cb.module_initialized = false;
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    4dfc:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    4dfe:	b110      	cbz	r0, 4e06 <nrfx_clock_start+0xa>
    4e00:	2801      	cmp	r0, #1
    4e02:	d043      	beq.n	4e8c <nrfx_clock_start+0x90>
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    4e04:	bd38      	pop	{r3, r4, r5, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4e06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4e0a:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4e0e:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    4e12:	03c8      	lsls	r0, r1, #15
    4e14:	d40b      	bmi.n	4e2e <nrfx_clock_start+0x32>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    4e16:	f8d2 3414 	ldr.w	r3, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    4e1a:	07d9      	lsls	r1, r3, #31
    4e1c:	d50f      	bpl.n	4e3e <nrfx_clock_start+0x42>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    4e1e:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    4e22:	079b      	lsls	r3, r3, #30
    4e24:	d408      	bmi.n	4e38 <nrfx_clock_start+0x3c>
    p_reg->INTENSET = mask;
    4e26:	2302      	movs	r3, #2
    4e28:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
    4e2c:	e7ea      	b.n	4e04 <nrfx_clock_start+0x8>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    4e2e:	f003 0303 	and.w	r3, r3, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    4e32:	2b01      	cmp	r3, #1
    4e34:	d004      	beq.n	4e40 <nrfx_clock_start+0x44>
    4e36:	b113      	cbz	r3, 4e3e <nrfx_clock_start+0x42>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    4e38:	2000      	movs	r0, #0
    4e3a:	f7ff ff6b 	bl	4d14 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    4e3e:	2300      	movs	r3, #0
    p_reg->LFCLKSRC = (uint32_t)(source);
    4e40:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4e44:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4e48:	2300      	movs	r3, #0
    4e4a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    4e4e:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    4e52:	2302      	movs	r3, #2
    4e54:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    core_debug = CoreDebug->DEMCR;
    4e58:	4a12      	ldr	r2, [pc, #72]	; (4ea4 <nrfx_clock_start+0xa8>)
    4e5a:	f8d2 00fc 	ldr.w	r0, [r2, #252]	; 0xfc
    CoreDebug->DEMCR = core_debug | CoreDebug_DEMCR_TRCENA_Msk;
    4e5e:	f040 7380 	orr.w	r3, r0, #16777216	; 0x1000000
    4e62:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    dwt_ctrl = DWT->CTRL;
    4e66:	4b10      	ldr	r3, [pc, #64]	; (4ea8 <nrfx_clock_start+0xac>)
    4e68:	681c      	ldr	r4, [r3, #0]
    DWT->CTRL = dwt_ctrl | DWT_CTRL_CYCCNTENA_Msk;
    4e6a:	f044 0101 	orr.w	r1, r4, #1
    4e6e:	6019      	str	r1, [r3, #0]
    cyccnt_inital = DWT->CYCCNT;
    4e70:	685d      	ldr	r5, [r3, #4]
    while ((DWT->CYCCNT - cyccnt_inital) < ANOMALY_132_DELAY_CYCLES)
    4e72:	6859      	ldr	r1, [r3, #4]
    4e74:	1b49      	subs	r1, r1, r5
    4e76:	f5b1 5f0a 	cmp.w	r1, #8832	; 0x2280
    4e7a:	d3fa      	bcc.n	4e72 <nrfx_clock_start+0x76>
    DWT->CTRL = dwt_ctrl;
    4e7c:	601c      	str	r4, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4e7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    CoreDebug->DEMCR = core_debug;
    4e82:	f8c2 00fc 	str.w	r0, [r2, #252]	; 0xfc
    4e86:	2201      	movs	r2, #1
    4e88:	609a      	str	r2, [r3, #8]
}
    4e8a:	e7bb      	b.n	4e04 <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4e8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4e90:	2200      	movs	r2, #0
    4e92:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    4e96:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    4e9a:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4e9e:	6018      	str	r0, [r3, #0]
}
    4ea0:	e7b0      	b.n	4e04 <nrfx_clock_start+0x8>
    4ea2:	bf00      	nop
    4ea4:	e000ed00 	.word	0xe000ed00
    4ea8:	e0001000 	.word	0xe0001000

00004eac <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    4eac:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4eae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4eb2:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    4eb6:	b16a      	cbz	r2, 4ed4 <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4eb8:	2200      	movs	r2, #0
    4eba:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    4ebe:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    4ec2:	2201      	movs	r2, #1
    4ec4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    4ec8:	4b11      	ldr	r3, [pc, #68]	; (4f10 <nrfx_power_clock_irq_handler+0x64>)
    4eca:	7958      	ldrb	r0, [r3, #5]
    4ecc:	b910      	cbnz	r0, 4ed4 <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    4ece:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    4ed0:	681b      	ldr	r3, [r3, #0]
    4ed2:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4ed4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4ed8:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    4edc:	b172      	cbz	r2, 4efc <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4ede:	2200      	movs	r2, #0
    4ee0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    4ee4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4ee8:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4eec:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    4ef0:	0792      	lsls	r2, r2, #30
    4ef2:	d104      	bne.n	4efe <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    4ef4:	2201      	movs	r2, #1
    4ef6:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4efa:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    4efc:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    4efe:	2202      	movs	r2, #2
    4f00:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    4f04:	4b02      	ldr	r3, [pc, #8]	; (4f10 <nrfx_power_clock_irq_handler+0x64>)
}
    4f06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    4f0a:	681b      	ldr	r3, [r3, #0]
    4f0c:	2001      	movs	r0, #1
    4f0e:	4718      	bx	r3
    4f10:	2000048c 	.word	0x2000048c

00004f14 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4f14:	4b03      	ldr	r3, [pc, #12]	; (4f24 <pin_in_use_by_te+0x10>)
    4f16:	3008      	adds	r0, #8
    4f18:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    4f1c:	f3c0 1040 	ubfx	r0, r0, #5, #1
    4f20:	4770      	bx	lr
    4f22:	bf00      	nop
    4f24:	20000110 	.word	0x20000110

00004f28 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    4f28:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4f2a:	f100 0308 	add.w	r3, r0, #8
    4f2e:	4c0c      	ldr	r4, [pc, #48]	; (4f60 <call_handler+0x38>)
    4f30:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    4f34:	05da      	lsls	r2, r3, #23
{
    4f36:	4605      	mov	r5, r0
    4f38:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4f3a:	d507      	bpl.n	4f4c <call_handler+0x24>
    4f3c:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    4f40:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    4f44:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    4f48:	6852      	ldr	r2, [r2, #4]
    4f4a:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    4f4c:	68a3      	ldr	r3, [r4, #8]
    4f4e:	b12b      	cbz	r3, 4f5c <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    4f50:	68e2      	ldr	r2, [r4, #12]
    4f52:	4631      	mov	r1, r6
    4f54:	4628      	mov	r0, r5
    }
}
    4f56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    4f5a:	4718      	bx	r3
}
    4f5c:	bd70      	pop	{r4, r5, r6, pc}
    4f5e:	bf00      	nop
    4f60:	20000110 	.word	0x20000110

00004f64 <release_handler>:
{
    4f64:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4f66:	4a12      	ldr	r2, [pc, #72]	; (4fb0 <release_handler+0x4c>)
    4f68:	3008      	adds	r0, #8
    4f6a:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    4f6e:	05d9      	lsls	r1, r3, #23
    4f70:	d51b      	bpl.n	4faa <release_handler+0x46>
    4f72:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    4f76:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    4f7a:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    4f7e:	f102 040e 	add.w	r4, r2, #14
    4f82:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    4f84:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    4f88:	f413 7f80 	tst.w	r3, #256	; 0x100
    4f8c:	d003      	beq.n	4f96 <release_handler+0x32>
    4f8e:	f3c3 2343 	ubfx	r3, r3, #9, #4
    4f92:	4299      	cmp	r1, r3
    4f94:	d009      	beq.n	4faa <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    4f96:	3001      	adds	r0, #1
    4f98:	2820      	cmp	r0, #32
    4f9a:	d1f3      	bne.n	4f84 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    4f9c:	2300      	movs	r3, #0
    4f9e:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    4fa2:	4804      	ldr	r0, [pc, #16]	; (4fb4 <release_handler+0x50>)
}
    4fa4:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    4fa6:	f7ff be95 	b.w	4cd4 <nrfx_flag32_free>
}
    4faa:	bc10      	pop	{r4}
    4fac:	4770      	bx	lr
    4fae:	bf00      	nop
    4fb0:	20000110 	.word	0x20000110
    4fb4:	20000164 	.word	0x20000164

00004fb8 <pin_handler_trigger_uninit>:
{
    4fb8:	b538      	push	{r3, r4, r5, lr}
    4fba:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    4fbc:	f7ff ffaa 	bl	4f14 <pin_in_use_by_te>
    4fc0:	4c09      	ldr	r4, [pc, #36]	; (4fe8 <pin_handler_trigger_uninit+0x30>)
    4fc2:	f102 0508 	add.w	r5, r2, #8
    4fc6:	b140      	cbz	r0, 4fda <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4fc8:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    4fcc:	4907      	ldr	r1, [pc, #28]	; (4fec <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    4fce:	0b5b      	lsrs	r3, r3, #13
    4fd0:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    4fd4:	2000      	movs	r0, #0
    4fd6:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    4fda:	4610      	mov	r0, r2
    4fdc:	f7ff ffc2 	bl	4f64 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    4fe0:	2300      	movs	r3, #0
    4fe2:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    4fe6:	bd38      	pop	{r3, r4, r5, pc}
    4fe8:	20000110 	.word	0x20000110
    4fec:	40006000 	.word	0x40006000

00004ff0 <nrfx_gpiote_input_configure>:
{
    4ff0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    4ff4:	4604      	mov	r4, r0
    4ff6:	461d      	mov	r5, r3
    if (p_input_config)
    4ff8:	b309      	cbz	r1, 503e <nrfx_gpiote_input_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4ffa:	4f4f      	ldr	r7, [pc, #316]	; (5138 <nrfx_gpiote_input_configure+0x148>)
    4ffc:	f100 0808 	add.w	r8, r0, #8
    5000:	f837 6018 	ldrh.w	r6, [r7, r8, lsl #1]
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    5004:	07b3      	lsls	r3, r6, #30
    5006:	d506      	bpl.n	5016 <nrfx_gpiote_input_configure+0x26>
    5008:	f7ff ff84 	bl	4f14 <pin_in_use_by_te>
    500c:	b118      	cbz	r0, 5016 <nrfx_gpiote_input_configure+0x26>
            return NRFX_ERROR_INVALID_PARAM;
    500e:	484b      	ldr	r0, [pc, #300]	; (513c <nrfx_gpiote_input_configure+0x14c>)
}
    5010:	b002      	add	sp, #8
    5012:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    *p_pin = pin_number & 0x1F;
    5016:	f004 031f 	and.w	r3, r4, #31
    501a:	009b      	lsls	r3, r3, #2
    501c:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    5020:	7809      	ldrb	r1, [r1, #0]
    uint32_t cnf = reg->PIN_CNF[pin_number];
    5022:	f8d3 0700 	ldr.w	r0, [r3, #1792]	; 0x700
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    5026:	f026 0602 	bic.w	r6, r6, #2
    cnf &= ~to_update;
    502a:	f020 000f 	bic.w	r0, r0, #15
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    502e:	f046 0601 	orr.w	r6, r6, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    5032:	ea40 0181 	orr.w	r1, r0, r1, lsl #2
    5036:	f827 6018 	strh.w	r6, [r7, r8, lsl #1]
    reg->PIN_CNF[pin_number] = cnf;
    503a:	f8c3 1700 	str.w	r1, [r3, #1792]	; 0x700
    if (p_trigger_config)
    503e:	b19a      	cbz	r2, 5068 <nrfx_gpiote_input_configure+0x78>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5040:	4b3d      	ldr	r3, [pc, #244]	; (5138 <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    5042:	7817      	ldrb	r7, [r2, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    5044:	6850      	ldr	r0, [r2, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5046:	f104 0608 	add.w	r6, r4, #8
    504a:	f833 1016 	ldrh.w	r1, [r3, r6, lsl #1]
        if (pin_is_output(pin))
    504e:	f011 0f02 	tst.w	r1, #2
    5052:	d00d      	beq.n	5070 <nrfx_gpiote_input_configure+0x80>
            if (use_evt)
    5054:	2800      	cmp	r0, #0
    5056:	d1da      	bne.n	500e <nrfx_gpiote_input_configure+0x1e>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    5058:	f833 2016 	ldrh.w	r2, [r3, r6, lsl #1]
    505c:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    5060:	ea42 0287 	orr.w	r2, r2, r7, lsl #2
    5064:	f823 2016 	strh.w	r2, [r3, r6, lsl #1]
    if (p_handler_config)
    5068:	2d00      	cmp	r5, #0
    506a:	d13b      	bne.n	50e4 <nrfx_gpiote_input_configure+0xf4>
        err = NRFX_SUCCESS;
    506c:	4834      	ldr	r0, [pc, #208]	; (5140 <nrfx_gpiote_input_configure+0x150>)
    506e:	e7cf      	b.n	5010 <nrfx_gpiote_input_configure+0x20>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    5070:	f021 0120 	bic.w	r1, r1, #32
    5074:	04c9      	lsls	r1, r1, #19
    5076:	0cc9      	lsrs	r1, r1, #19
    5078:	f823 1016 	strh.w	r1, [r3, r6, lsl #1]
            if (use_evt)
    507c:	2800      	cmp	r0, #0
    507e:	d0eb      	beq.n	5058 <nrfx_gpiote_input_configure+0x68>
                if (!edge)
    5080:	2f03      	cmp	r7, #3
    5082:	d8c4      	bhi.n	500e <nrfx_gpiote_input_configure+0x1e>
                uint8_t ch = *p_trigger_config->p_in_channel;
    5084:	6852      	ldr	r2, [r2, #4]
    5086:	f892 c000 	ldrb.w	ip, [r2]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    508a:	b92f      	cbnz	r7, 5098 <nrfx_gpiote_input_configure+0xa8>
    508c:	4a2d      	ldr	r2, [pc, #180]	; (5144 <nrfx_gpiote_input_configure+0x154>)
    508e:	f50c 7ca2 	add.w	ip, ip, #324	; 0x144
    5092:	f842 702c 	str.w	r7, [r2, ip, lsl #2]
#if defined(NRF53_SERIES) || defined(NRF91_SERIES)
    p_reg->CONFIG[idx] = 0;
#endif
}
    5096:	e7df      	b.n	5058 <nrfx_gpiote_input_configure+0x68>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    5098:	ea4f 028c 	mov.w	r2, ip, lsl #2
    509c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    50a0:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    50a4:	ea41 314c 	orr.w	r1, r1, ip, lsl #13
    50a8:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    50ac:	f020 0003 	bic.w	r0, r0, #3
    50b0:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    50b4:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    50b8:	f420 3047 	bic.w	r0, r0, #203776	; 0x31c00
    50bc:	f420 7040 	bic.w	r0, r0, #768	; 0x300
    50c0:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    50c4:	0220      	lsls	r0, r4, #8
    50c6:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    50ca:	f400 50f8 	and.w	r0, r0, #7936	; 0x1f00
    50ce:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
    50d2:	ea40 000e 	orr.w	r0, r0, lr
    50d6:	f041 0120 	orr.w	r1, r1, #32
    50da:	f823 1016 	strh.w	r1, [r3, r6, lsl #1]
    50de:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    50e2:	e7b9      	b.n	5058 <nrfx_gpiote_input_configure+0x68>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    50e4:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    50e8:	4620      	mov	r0, r4
    50ea:	f7ff ff3b 	bl	4f64 <release_handler>
    if (!handler)
    50ee:	2e00      	cmp	r6, #0
    50f0:	d0bc      	beq.n	506c <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    50f2:	4d11      	ldr	r5, [pc, #68]	; (5138 <nrfx_gpiote_input_configure+0x148>)
    50f4:	e9d5 2300 	ldrd	r2, r3, [r5]
    50f8:	4296      	cmp	r6, r2
    50fa:	d101      	bne.n	5100 <nrfx_gpiote_input_configure+0x110>
    50fc:	429f      	cmp	r7, r3
    50fe:	d019      	beq.n	5134 <nrfx_gpiote_input_configure+0x144>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    5100:	4811      	ldr	r0, [pc, #68]	; (5148 <nrfx_gpiote_input_configure+0x158>)
    5102:	f10d 0107 	add.w	r1, sp, #7
    5106:	f7ff fdc5 	bl	4c94 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    510a:	4b0d      	ldr	r3, [pc, #52]	; (5140 <nrfx_gpiote_input_configure+0x150>)
    510c:	4298      	cmp	r0, r3
    510e:	f47f af7f 	bne.w	5010 <nrfx_gpiote_input_configure+0x20>
        handler_id = (int32_t)id;
    5112:	f89d 2007 	ldrb.w	r2, [sp, #7]
    m_cb.handlers[handler_id].handler = handler;
    5116:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    511a:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    511e:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    5120:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    5122:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    5126:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    512a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    512e:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    return NRFX_SUCCESS;
    5132:	e79b      	b.n	506c <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    5134:	2200      	movs	r2, #0
    5136:	e7ee      	b.n	5116 <nrfx_gpiote_input_configure+0x126>
    5138:	20000110 	.word	0x20000110
    513c:	0bad0004 	.word	0x0bad0004
    5140:	0bad0000 	.word	0x0bad0000
    5144:	40006000 	.word	0x40006000
    5148:	20000164 	.word	0x20000164

0000514c <nrfx_gpiote_output_configure>:
{
    514c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    514e:	4604      	mov	r4, r0
    if (p_config)
    5150:	b389      	cbz	r1, 51b6 <nrfx_gpiote_output_configure+0x6a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5152:	4e3a      	ldr	r6, [pc, #232]	; (523c <nrfx_gpiote_output_configure+0xf0>)
    5154:	f100 0708 	add.w	r7, r0, #8
    5158:	f836 5017 	ldrh.w	r5, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    515c:	07ab      	lsls	r3, r5, #30
    515e:	d404      	bmi.n	516a <nrfx_gpiote_output_configure+0x1e>
    5160:	f7ff fed8 	bl	4f14 <pin_in_use_by_te>
    5164:	b108      	cbz	r0, 516a <nrfx_gpiote_output_configure+0x1e>
{
    5166:	4836      	ldr	r0, [pc, #216]	; (5240 <nrfx_gpiote_output_configure+0xf4>)
}
    5168:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    516a:	f015 0f1c 	tst.w	r5, #28
    516e:	784b      	ldrb	r3, [r1, #1]
    5170:	d124      	bne.n	51bc <nrfx_gpiote_output_configure+0x70>
    *p_pin = pin_number & 0x1F;
    5172:	f004 001f 	and.w	r0, r4, #31
    uint32_t cnf = reg->PIN_CNF[pin_number];
    5176:	f500 7ee0 	add.w	lr, r0, #448	; 0x1c0
    517a:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    517e:	005b      	lsls	r3, r3, #1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    5180:	f85c c02e 	ldr.w	ip, [ip, lr, lsl #2]
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    5184:	f891 e002 	ldrb.w	lr, [r1, #2]
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    5188:	7809      	ldrb	r1, [r1, #0]
    cnf &= ~to_update;
    518a:	f42c 6ce1 	bic.w	ip, ip, #1800	; 0x708
    518e:	ea43 038e 	orr.w	r3, r3, lr, lsl #2
    5192:	f02c 0c07 	bic.w	ip, ip, #7
    5196:	ea43 030c 	orr.w	r3, r3, ip
    519a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
    519e:	f500 70e0 	add.w	r0, r0, #448	; 0x1c0
    51a2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    51a6:	f043 0301 	orr.w	r3, r3, #1
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    51aa:	f045 0503 	orr.w	r5, r5, #3
    reg->PIN_CNF[pin_number] = cnf;
    51ae:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
    51b2:	f826 5017 	strh.w	r5, [r6, r7, lsl #1]
    if (p_task_config)
    51b6:	b922      	cbnz	r2, 51c2 <nrfx_gpiote_output_configure+0x76>
    return NRFX_SUCCESS;
    51b8:	4822      	ldr	r0, [pc, #136]	; (5244 <nrfx_gpiote_output_configure+0xf8>)
    51ba:	e7d5      	b.n	5168 <nrfx_gpiote_output_configure+0x1c>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    51bc:	2b01      	cmp	r3, #1
    51be:	d1d8      	bne.n	5172 <nrfx_gpiote_output_configure+0x26>
    51c0:	e7d1      	b.n	5166 <nrfx_gpiote_output_configure+0x1a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    51c2:	4e1e      	ldr	r6, [pc, #120]	; (523c <nrfx_gpiote_output_configure+0xf0>)
    51c4:	f104 0708 	add.w	r7, r4, #8
    51c8:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    51cc:	0783      	lsls	r3, r0, #30
    51ce:	d5ca      	bpl.n	5166 <nrfx_gpiote_output_configure+0x1a>
        uint32_t ch = p_task_config->task_ch;
    51d0:	f892 c000 	ldrb.w	ip, [r2]
    p_reg->CONFIG[idx] = 0;
    51d4:	4661      	mov	r1, ip
    51d6:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    51d8:	f020 0020 	bic.w	r0, r0, #32
    51dc:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    51e0:	04c0      	lsls	r0, r0, #19
    51e2:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    51e6:	0cc0      	lsrs	r0, r0, #19
    51e8:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    51ec:	2300      	movs	r3, #0
    51ee:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    51f2:	7855      	ldrb	r5, [r2, #1]
    51f4:	2d00      	cmp	r5, #0
    51f6:	d0df      	beq.n	51b8 <nrfx_gpiote_output_configure+0x6c>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    51f8:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
    51fc:	7892      	ldrb	r2, [r2, #2]
    51fe:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
    5202:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    5206:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    520a:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    520e:	0223      	lsls	r3, r4, #8
    5210:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    5214:	042d      	lsls	r5, r5, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5216:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    521a:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    521e:	0512      	lsls	r2, r2, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5220:	432b      	orrs	r3, r5
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    5222:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    5226:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    522a:	4313      	orrs	r3, r2
    522c:	f040 0020 	orr.w	r0, r0, #32
    5230:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    5234:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    5238:	e7be      	b.n	51b8 <nrfx_gpiote_output_configure+0x6c>
    523a:	bf00      	nop
    523c:	20000110 	.word	0x20000110
    5240:	0bad0004 	.word	0x0bad0004
    5244:	0bad0000 	.word	0x0bad0000

00005248 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    5248:	4b01      	ldr	r3, [pc, #4]	; (5250 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    524a:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    524e:	4770      	bx	lr
    5250:	20000110 	.word	0x20000110

00005254 <nrfx_gpiote_channel_get>:
{
    5254:	b508      	push	{r3, lr}
    5256:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    5258:	f7ff fe5c 	bl	4f14 <pin_in_use_by_te>
    525c:	b138      	cbz	r0, 526e <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    525e:	4b05      	ldr	r3, [pc, #20]	; (5274 <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    5260:	4805      	ldr	r0, [pc, #20]	; (5278 <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5262:	3208      	adds	r2, #8
    5264:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    5268:	0b5b      	lsrs	r3, r3, #13
    526a:	700b      	strb	r3, [r1, #0]
}
    526c:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    526e:	4803      	ldr	r0, [pc, #12]	; (527c <nrfx_gpiote_channel_get+0x28>)
    5270:	e7fc      	b.n	526c <nrfx_gpiote_channel_get+0x18>
    5272:	bf00      	nop
    5274:	20000110 	.word	0x20000110
    5278:	0bad0000 	.word	0x0bad0000
    527c:	0bad0004 	.word	0x0bad0004

00005280 <nrfx_gpiote_init>:
{
    5280:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    5282:	4c0f      	ldr	r4, [pc, #60]	; (52c0 <nrfx_gpiote_init+0x40>)
    5284:	f894 5058 	ldrb.w	r5, [r4, #88]	; 0x58
    5288:	b9bd      	cbnz	r5, 52ba <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    528a:	2240      	movs	r2, #64	; 0x40
    528c:	4629      	mov	r1, r5
    528e:	f104 0010 	add.w	r0, r4, #16
    5292:	f002 f869 	bl	7368 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    5296:	2006      	movs	r0, #6
    5298:	f7fd fd16 	bl	2cc8 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    529c:	4b09      	ldr	r3, [pc, #36]	; (52c4 <nrfx_gpiote_init+0x44>)
    return err_code;
    529e:	480a      	ldr	r0, [pc, #40]	; (52c8 <nrfx_gpiote_init+0x48>)
    52a0:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    52a4:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    52a8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    52ac:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    52b0:	2301      	movs	r3, #1
    52b2:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    52b6:	6563      	str	r3, [r4, #84]	; 0x54
}
    52b8:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    52ba:	4804      	ldr	r0, [pc, #16]	; (52cc <nrfx_gpiote_init+0x4c>)
    52bc:	e7fc      	b.n	52b8 <nrfx_gpiote_init+0x38>
    52be:	bf00      	nop
    52c0:	20000110 	.word	0x20000110
    52c4:	40006000 	.word	0x40006000
    52c8:	0bad0000 	.word	0x0bad0000
    52cc:	0bad0005 	.word	0x0bad0005

000052d0 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    52d0:	4b03      	ldr	r3, [pc, #12]	; (52e0 <nrfx_gpiote_is_init+0x10>)
    52d2:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
}
    52d6:	3800      	subs	r0, #0
    52d8:	bf18      	it	ne
    52da:	2001      	movne	r0, #1
    52dc:	4770      	bx	lr
    52de:	bf00      	nop
    52e0:	20000110 	.word	0x20000110

000052e4 <nrfx_gpiote_channel_free>:
{
    52e4:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    52e6:	4801      	ldr	r0, [pc, #4]	; (52ec <nrfx_gpiote_channel_free+0x8>)
    52e8:	f7ff bcf4 	b.w	4cd4 <nrfx_flag32_free>
    52ec:	20000160 	.word	0x20000160

000052f0 <nrfx_gpiote_channel_alloc>:
{
    52f0:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    52f2:	4801      	ldr	r0, [pc, #4]	; (52f8 <nrfx_gpiote_channel_alloc+0x8>)
    52f4:	f7ff bcce 	b.w	4c94 <nrfx_flag32_alloc>
    52f8:	20000160 	.word	0x20000160

000052fc <nrfx_gpiote_trigger_enable>:
{
    52fc:	b510      	push	{r4, lr}
    52fe:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5300:	f7ff fe08 	bl	4f14 <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5304:	f102 0408 	add.w	r4, r2, #8
    5308:	4b1c      	ldr	r3, [pc, #112]	; (537c <nrfx_gpiote_trigger_enable+0x80>)
    530a:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    530e:	b1e0      	cbz	r0, 534a <nrfx_gpiote_trigger_enable+0x4e>
    5310:	f013 0402 	ands.w	r4, r3, #2
    5314:	d119      	bne.n	534a <nrfx_gpiote_trigger_enable+0x4e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5316:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    5318:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    531a:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    531e:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    5322:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    5326:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    532a:	6004      	str	r4, [r0, #0]
    532c:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    532e:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    5332:	f040 0001 	orr.w	r0, r0, #1
    5336:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    533a:	b129      	cbz	r1, 5348 <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    533c:	2201      	movs	r2, #1
    533e:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    5342:	4a0f      	ldr	r2, [pc, #60]	; (5380 <nrfx_gpiote_trigger_enable+0x84>)
    5344:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    5348:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    534a:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    534e:	2b04      	cmp	r3, #4
    5350:	d010      	beq.n	5374 <nrfx_gpiote_trigger_enable+0x78>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    5352:	2b05      	cmp	r3, #5
    5354:	d010      	beq.n	5378 <nrfx_gpiote_trigger_enable+0x7c>
    return p_reg->IN;
    5356:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    535a:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
    *p_pin = pin_number & 0x1F;
    535e:	f002 031f 	and.w	r3, r2, #31
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    5362:	40d9      	lsrs	r1, r3
    5364:	f001 0101 	and.w	r1, r1, #1
    5368:	3102      	adds	r1, #2
}
    536a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    536e:	4610      	mov	r0, r2
    5370:	f002 ba99 	b.w	78a6 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    5374:	2103      	movs	r1, #3
    5376:	e7f8      	b.n	536a <nrfx_gpiote_trigger_enable+0x6e>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    5378:	2102      	movs	r1, #2
    537a:	e7f6      	b.n	536a <nrfx_gpiote_trigger_enable+0x6e>
    537c:	20000110 	.word	0x20000110
    5380:	40006000 	.word	0x40006000

00005384 <nrfx_gpiote_trigger_disable>:
{
    5384:	b508      	push	{r3, lr}
    5386:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5388:	f7ff fdc4 	bl	4f14 <pin_in_use_by_te>
    538c:	b1c0      	cbz	r0, 53c0 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    538e:	f102 0108 	add.w	r1, r2, #8
    5392:	4b0e      	ldr	r3, [pc, #56]	; (53cc <nrfx_gpiote_trigger_disable+0x48>)
    5394:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5398:	0799      	lsls	r1, r3, #30
    539a:	d411      	bmi.n	53c0 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    539c:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    539e:	2201      	movs	r2, #1
    53a0:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    53a2:	009b      	lsls	r3, r3, #2
    53a4:	490a      	ldr	r1, [pc, #40]	; (53d0 <nrfx_gpiote_trigger_disable+0x4c>)
    53a6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    53aa:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    53ae:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    53b2:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    53b6:	f022 0203 	bic.w	r2, r2, #3
    53ba:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    53be:	bd08      	pop	{r3, pc}
    53c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    53c4:	2100      	movs	r1, #0
    53c6:	4610      	mov	r0, r2
    53c8:	f002 ba6d 	b.w	78a6 <nrf_gpio_cfg_sense_set>
    53cc:	20000110 	.word	0x20000110
    53d0:	40006000 	.word	0x40006000

000053d4 <nrfx_gpiote_pin_uninit>:
{
    53d4:	b510      	push	{r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    53d6:	4b0d      	ldr	r3, [pc, #52]	; (540c <nrfx_gpiote_pin_uninit+0x38>)
    53d8:	f100 0208 	add.w	r2, r0, #8
{
    53dc:	4604      	mov	r4, r0
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    53de:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    53e2:	07db      	lsls	r3, r3, #31
    53e4:	d50f      	bpl.n	5406 <nrfx_gpiote_pin_uninit+0x32>
    nrfx_gpiote_trigger_disable(pin);
    53e6:	f7ff ffcd 	bl	5384 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    53ea:	4620      	mov	r0, r4
    *p_pin = pin_number & 0x1F;
    53ec:	f004 041f 	and.w	r4, r4, #31
    53f0:	f7ff fde2 	bl	4fb8 <pin_handler_trigger_uninit>
    reg->PIN_CNF[pin_number] = cnf;
    53f4:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    53f8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    53fc:	2202      	movs	r2, #2
    53fe:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    5402:	4803      	ldr	r0, [pc, #12]	; (5410 <nrfx_gpiote_pin_uninit+0x3c>)
}
    5404:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    5406:	4803      	ldr	r0, [pc, #12]	; (5414 <nrfx_gpiote_pin_uninit+0x40>)
    5408:	e7fc      	b.n	5404 <nrfx_gpiote_pin_uninit+0x30>
    540a:	bf00      	nop
    540c:	20000110 	.word	0x20000110
    5410:	0bad0000 	.word	0x0bad0000
    5414:	0bad0004 	.word	0x0bad0004

00005418 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    5418:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    541c:	4b4f      	ldr	r3, [pc, #316]	; (555c <nrfx_gpiote_irq_handler+0x144>)
    return p_reg->INTENSET & mask;
    541e:	4850      	ldr	r0, [pc, #320]	; (5560 <nrfx_gpiote_irq_handler+0x148>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    5420:	4950      	ldr	r1, [pc, #320]	; (5564 <nrfx_gpiote_irq_handler+0x14c>)
    uint32_t status = 0;
    5422:	2500      	movs	r5, #0
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    5424:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5426:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5428:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    542a:	b136      	cbz	r6, 543a <nrfx_gpiote_irq_handler+0x22>
    return p_reg->INTENSET & mask;
    542c:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    5430:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5432:	bf1e      	ittt	ne
    5434:	601c      	strne	r4, [r3, #0]
    5436:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    5438:	4315      	orrne	r5, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    543a:	3304      	adds	r3, #4
    543c:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    543e:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    5442:	d1f1      	bne.n	5428 <nrfx_gpiote_irq_handler+0x10>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5444:	4b46      	ldr	r3, [pc, #280]	; (5560 <nrfx_gpiote_irq_handler+0x148>)
    5446:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    544a:	b1bb      	cbz	r3, 547c <nrfx_gpiote_irq_handler+0x64>
        *p_masks = gpio_regs[i]->LATCH;
    544c:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    5450:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    5454:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    5456:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    545a:	af01      	add	r7, sp, #4
    545c:	f04f 0801 	mov.w	r8, #1
            while (latch[i])
    5460:	9c01      	ldr	r4, [sp, #4]
    5462:	b98c      	cbnz	r4, 5488 <nrfx_gpiote_irq_handler+0x70>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5464:	4b3e      	ldr	r3, [pc, #248]	; (5560 <nrfx_gpiote_irq_handler+0x148>)
    5466:	f8c3 417c 	str.w	r4, [r3, #380]	; 0x17c
    546a:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    546e:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    5472:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    5474:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        if (latch[port_idx])
    5478:	2b00      	cmp	r3, #0
    547a:	d1ee      	bne.n	545a <nrfx_gpiote_irq_handler+0x42>
        mask &= ~NRFX_BIT(ch);
    547c:	2401      	movs	r4, #1
    while (mask)
    547e:	2d00      	cmp	r5, #0
    5480:	d153      	bne.n	552a <nrfx_gpiote_irq_handler+0x112>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    5482:	b003      	add	sp, #12
    5484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    5488:	fa94 f4a4 	rbit	r4, r4
    548c:	fab4 f484 	clz	r4, r4
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5490:	4a35      	ldr	r2, [pc, #212]	; (5568 <nrfx_gpiote_irq_handler+0x150>)
    5492:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    5496:	08e0      	lsrs	r0, r4, #3
    5498:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
    p_mask8[byte_idx] &= ~(1 << bit);
    549c:	5c3b      	ldrb	r3, [r7, r0]
    bit = BITMASK_RELBIT_GET(bit);
    549e:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    54a2:	fa08 f202 	lsl.w	r2, r8, r2
    54a6:	ea23 0302 	bic.w	r3, r3, r2
    54aa:	543b      	strb	r3, [r7, r0]
    54ac:	00a3      	lsls	r3, r4, #2
    54ae:	f103 49a0 	add.w	r9, r3, #1342177280	; 0x50000000
    54b2:	f3c1 0a82 	ubfx	sl, r1, #2, #3
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    54b6:	f8d9 2700 	ldr.w	r2, [r9, #1792]	; 0x700
    if (is_level(trigger))
    54ba:	06cb      	lsls	r3, r1, #27
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    54bc:	46d3      	mov	fp, sl
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    54be:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    54c2:	d518      	bpl.n	54f6 <nrfx_gpiote_irq_handler+0xde>
        call_handler(pin, trigger);
    54c4:	4659      	mov	r1, fp
    54c6:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    54c8:	fa5f fa82 	uxtb.w	sl, r2
    54cc:	f7ff fd2c 	bl	4f28 <call_handler>
    54d0:	f8d9 3700 	ldr.w	r3, [r9, #1792]	; 0x700
        if (nrf_gpio_pin_sense_get(pin) == sense)
    54d4:	f3c3 4301 	ubfx	r3, r3, #16, #2
    54d8:	459a      	cmp	sl, r3
    54da:	d107      	bne.n	54ec <nrfx_gpiote_irq_handler+0xd4>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    54dc:	2100      	movs	r1, #0
    54de:	4620      	mov	r0, r4
    54e0:	f002 f9e1 	bl	78a6 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    54e4:	4651      	mov	r1, sl
    54e6:	4620      	mov	r0, r4
    54e8:	f002 f9dd 	bl	78a6 <nrf_gpio_cfg_sense_set>
    reg->LATCH = (1 << pin_number);
    54ec:	fa08 f404 	lsl.w	r4, r8, r4
    54f0:	f8c6 4520 	str.w	r4, [r6, #1312]	; 0x520
}
    54f4:	e7b4      	b.n	5460 <nrfx_gpiote_irq_handler+0x48>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    54f6:	2a02      	cmp	r2, #2
    54f8:	d10c      	bne.n	5514 <nrfx_gpiote_irq_handler+0xfc>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    54fa:	2103      	movs	r1, #3
    54fc:	4620      	mov	r0, r4
    54fe:	f002 f9d2 	bl	78a6 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    5502:	f00a 0305 	and.w	r3, sl, #5
    5506:	2b01      	cmp	r3, #1
    5508:	d1f0      	bne.n	54ec <nrfx_gpiote_irq_handler+0xd4>
            call_handler(pin, trigger);
    550a:	4659      	mov	r1, fp
    550c:	4620      	mov	r0, r4
    550e:	f7ff fd0b 	bl	4f28 <call_handler>
    5512:	e7eb      	b.n	54ec <nrfx_gpiote_irq_handler+0xd4>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    5514:	2102      	movs	r1, #2
    5516:	4620      	mov	r0, r4
    5518:	f002 f9c5 	bl	78a6 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    551c:	f1ba 0f03 	cmp.w	sl, #3
    5520:	d0f3      	beq.n	550a <nrfx_gpiote_irq_handler+0xf2>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    5522:	2a03      	cmp	r2, #3
    5524:	d1e2      	bne.n	54ec <nrfx_gpiote_irq_handler+0xd4>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    5526:	458a      	cmp	sl, r1
    5528:	e7ee      	b.n	5508 <nrfx_gpiote_irq_handler+0xf0>
        uint32_t ch = NRF_CTZ(mask);
    552a:	fa95 f3a5 	rbit	r3, r5
    552e:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    5532:	fa04 f203 	lsl.w	r2, r4, r3
    5536:	009b      	lsls	r3, r3, #2
    5538:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    553c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    5540:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    5544:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    5548:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    554c:	f3c0 2004 	ubfx	r0, r0, #8, #5
    5550:	f3c1 4101 	ubfx	r1, r1, #16, #2
    5554:	f7ff fce8 	bl	4f28 <call_handler>
    5558:	e791      	b.n	547e <nrfx_gpiote_irq_handler+0x66>
    555a:	bf00      	nop
    555c:	40006100 	.word	0x40006100
    5560:	40006000 	.word	0x40006000
    5564:	40006120 	.word	0x40006120
    5568:	20000110 	.word	0x20000110

0000556c <nrfx_spi_init>:

nrfx_err_t nrfx_spi_init(nrfx_spi_t const *        p_instance,
                         nrfx_spi_config_t const * p_config,
                         nrfx_spi_evt_handler_t    handler,
                         void *                    p_context)
{
    556c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    NRFX_ASSERT(p_config);
    spi_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    556e:	7906      	ldrb	r6, [r0, #4]
    NRF_SPI_Type * p_spi = p_instance->p_reg;
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    5570:	4c52      	ldr	r4, [pc, #328]	; (56bc <nrfx_spi_init+0x150>)
    5572:	f04f 0c28 	mov.w	ip, #40	; 0x28
    5576:	fb0c fc06 	mul.w	ip, ip, r6
    557a:	eb04 070c 	add.w	r7, r4, ip
    557e:	7f3d      	ldrb	r5, [r7, #28]
    5580:	2d00      	cmp	r5, #0
    5582:	f040 8098 	bne.w	56b6 <nrfx_spi_init+0x14a>
    NRF_SPI_Type * p_spi = p_instance->p_reg;
    5586:	6805      	ldr	r5, [r0, #0]
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler = handler;
    5588:	f844 200c 	str.w	r2, [r4, ip]
    p_cb->p_context = p_context;
    558c:	607b      	str	r3, [r7, #4]

    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    558e:	7bcb      	ldrb	r3, [r1, #15]
    5590:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    p_cb->ss_pin = p_config->ss_pin;
    5594:	78cb      	ldrb	r3, [r1, #3]
    5596:	77bb      	strb	r3, [r7, #30]
    p_cb->orc = p_config->orc;
    5598:	794b      	ldrb	r3, [r1, #5]
    559a:	77fb      	strb	r3, [r7, #31]
    if (!p_config->skip_gpio_cfg)
    559c:	7bcb      	ldrb	r3, [r1, #15]
    559e:	2b00      	cmp	r3, #0
    55a0:	d149      	bne.n	5636 <nrfx_spi_init+0xca>
    *p_pin = pin_number & 0x1F;
    55a2:	780f      	ldrb	r7, [r1, #0]
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    55a4:	2301      	movs	r3, #1
    *p_pin = pin_number & 0x1F;
    55a6:	f007 071f 	and.w	r7, r7, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    55aa:	40bb      	lsls	r3, r7
    if (value == 0)
    55ac:	7b0f      	ldrb	r7, [r1, #12]
    55ae:	2f01      	cmp	r7, #1
    55b0:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    55b4:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
    p_reg->OUTCLR = clr_mask;
    55b8:	bf94      	ite	ls
    55ba:	f8c7 350c 	strls.w	r3, [r7, #1292]	; 0x50c
    p_reg->OUTSET = set_mask;
    55be:	f8c7 3508 	strhi.w	r3, [r7, #1288]	; 0x508
    *p_pin = pin_number & 0x1F;
    55c2:	780b      	ldrb	r3, [r1, #0]
    55c4:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    55c8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    55cc:	2701      	movs	r7, #1
    55ce:	f84c 7023 	str.w	r7, [ip, r3, lsl #2]
        if (p_config->mosi_pin != NRFX_SPI_PIN_NOT_USED)
    55d2:	784b      	ldrb	r3, [r1, #1]
    55d4:	2bff      	cmp	r3, #255	; 0xff
    55d6:	d00c      	beq.n	55f2 <nrfx_spi_init+0x86>
    *p_pin = pin_number & 0x1F;
    55d8:	f003 031f 	and.w	r3, r3, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    55dc:	409f      	lsls	r7, r3
    p_reg->OUTCLR = clr_mask;
    55de:	f8cc 750c 	str.w	r7, [ip, #1292]	; 0x50c
    *p_pin = pin_number & 0x1F;
    55e2:	784b      	ldrb	r3, [r1, #1]
    55e4:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    55e8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    55ec:	2703      	movs	r7, #3
    55ee:	f84c 7023 	str.w	r7, [ip, r3, lsl #2]
        if (p_config->miso_pin != NRFX_SPI_PIN_NOT_USED)
    55f2:	788b      	ldrb	r3, [r1, #2]
    55f4:	2bff      	cmp	r3, #255	; 0xff
    55f6:	d009      	beq.n	560c <nrfx_spi_init+0xa0>
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    55f8:	7b8f      	ldrb	r7, [r1, #14]
    *p_pin = pin_number & 0x1F;
    55fa:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    55fe:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    5602:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    5606:	00bf      	lsls	r7, r7, #2
    reg->PIN_CNF[pin_number] = cnf;
    5608:	f84c 7023 	str.w	r7, [ip, r3, lsl #2]
        if (p_config->ss_pin != NRFX_SPI_PIN_NOT_USED)
    560c:	78cb      	ldrb	r3, [r1, #3]
    560e:	2bff      	cmp	r3, #255	; 0xff
    5610:	d011      	beq.n	5636 <nrfx_spi_init+0xca>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    5612:	2701      	movs	r7, #1
    *p_pin = pin_number & 0x1F;
    5614:	f003 031f 	and.w	r3, r3, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    5618:	fa07 f303 	lsl.w	r3, r7, r3
    p_reg->OUTSET = set_mask;
    561c:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    5620:	f04f 0c03 	mov.w	ip, #3
    p_reg->OUTSET = set_mask;
    5624:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
    *p_pin = pin_number & 0x1F;
    5628:	78cb      	ldrb	r3, [r1, #3]
    562a:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    562e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    5632:	f847 c023 	str.w	ip, [r7, r3, lsl #2]
    if (!p_config->skip_psel_cfg)
    5636:	7c0b      	ldrb	r3, [r1, #16]
    5638:	b99b      	cbnz	r3, 5662 <nrfx_spi_init+0xf6>
        uint32_t mosi_pin = (p_config->mosi_pin != NRFX_SPI_PIN_NOT_USED)
    563a:	784b      	ldrb	r3, [r1, #1]
        nrf_spi_pins_set(p_spi, p_config->sck_pin, mosi_pin, miso_pin);
    563c:	f891 c000 	ldrb.w	ip, [r1]
                            : NRF_SPI_PIN_NOT_CONNECTED;
    5640:	2bff      	cmp	r3, #255	; 0xff
    5642:	bf18      	it	ne
    5644:	461f      	movne	r7, r3
        uint32_t miso_pin = (p_config->miso_pin != NRFX_SPI_PIN_NOT_USED)
    5646:	788b      	ldrb	r3, [r1, #2]
                                        uint32_t       miso_pin)
{
#if defined(SPI_PSEL_SCK_CONNECT_Pos)
    p_reg->PSEL.SCK = sck_pin;
#else
    p_reg->PSELSCK  = sck_pin;
    5648:	f8c5 c508 	str.w	ip, [r5, #1288]	; 0x508
                            : NRF_SPI_PIN_NOT_CONNECTED;
    564c:	bf08      	it	eq
    564e:	f04f 37ff 	moveq.w	r7, #4294967295
                            : NRF_SPI_PIN_NOT_CONNECTED;
    5652:	2bff      	cmp	r3, #255	; 0xff
    5654:	bf08      	it	eq
    5656:	f04f 33ff 	moveq.w	r3, #4294967295
#endif

#if defined(SPI_PSEL_MOSI_CONNECT_Pos)
    p_reg->PSEL.MOSI = mosi_pin;
#else
    p_reg->PSELMOSI = mosi_pin;
    565a:	f8c5 750c 	str.w	r7, [r5, #1292]	; 0x50c
#endif

#if defined(SPI_PSEL_MISO_CONNECT_Pos)
    p_reg->PSEL.MISO = miso_pin;
#else
    p_reg->PSELMISO = miso_pin;
    565e:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
}

NRF_STATIC_INLINE void nrf_spi_frequency_set(NRF_SPI_Type *      p_reg,
                                             nrf_spi_frequency_t frequency)
{
    p_reg->FREQUENCY = (uint32_t)frequency;
    5662:	688b      	ldr	r3, [r1, #8]
    5664:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
NRF_STATIC_INLINE void nrf_spi_configure(NRF_SPI_Type *      p_reg,
                                         nrf_spi_mode_t      spi_mode,
                                         nrf_spi_bit_order_t spi_bit_order)
{
    uint32_t config = (spi_bit_order == NRF_SPI_BIT_ORDER_MSB_FIRST ?
        SPI_CONFIG_ORDER_MsbFirst : SPI_CONFIG_ORDER_LsbFirst);
    5668:	7b4b      	ldrb	r3, [r1, #13]

    configure_pins(p_spi, p_config);

    nrf_spi_frequency_set(p_spi, p_config->frequency);
    nrf_spi_configure(p_spi, p_config->mode, p_config->bit_order);
    566a:	7b0f      	ldrb	r7, [r1, #12]
    566c:	3b00      	subs	r3, #0
    566e:	bf18      	it	ne
    5670:	2301      	movne	r3, #1
    switch (spi_mode)
    5672:	2f02      	cmp	r7, #2
    5674:	d019      	beq.n	56aa <nrfx_spi_init+0x13e>
    5676:	2f03      	cmp	r7, #3
    5678:	d01a      	beq.n	56b0 <nrfx_spi_init+0x144>
    567a:	2f01      	cmp	r7, #1
    567c:	d101      	bne.n	5682 <nrfx_spi_init+0x116>
        config |= (SPI_CONFIG_CPOL_ActiveHigh << SPI_CONFIG_CPOL_Pos) |
                  (SPI_CONFIG_CPHA_Leading    << SPI_CONFIG_CPHA_Pos);
        break;

    case NRF_SPI_MODE_1:
        config |= (SPI_CONFIG_CPOL_ActiveHigh << SPI_CONFIG_CPOL_Pos) |
    567e:	f043 0302 	orr.w	r3, r3, #2
    case NRF_SPI_MODE_3:
        config |= (SPI_CONFIG_CPOL_ActiveLow  << SPI_CONFIG_CPOL_Pos) |
                  (SPI_CONFIG_CPHA_Trailing   << SPI_CONFIG_CPHA_Pos);
        break;
    }
    p_reg->CONFIG = config;
    5682:	f8c5 3554 	str.w	r3, [r5, #1364]	; 0x554
    p_reg->ENABLE = (SPI_ENABLE_ENABLE_Enabled << SPI_ENABLE_ENABLE_Pos);
    5686:	2301      	movs	r3, #1
    5688:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500

    nrf_spi_enable(p_spi);

    if (p_cb->handler)
    568c:	b122      	cbz	r2, 5698 <nrfx_spi_init+0x12c>
    return ((((uint32_t)p_object) & 0x3u) == 0u);
}

NRF_STATIC_INLINE IRQn_Type nrfx_get_irq_number(void const * p_reg)
{
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
    568e:	6800      	ldr	r0, [r0, #0]
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_reg),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_reg));
    5690:	f340 3007 	sbfx	r0, r0, #12, #8
    5694:	f7fd fb18 	bl	2cc8 <arch_irq_enable>
    }

    p_cb->transfer_in_progress = false;
    5698:	2328      	movs	r3, #40	; 0x28
    569a:	fb03 4406 	mla	r4, r3, r6, r4
    569e:	2300      	movs	r3, #0
    56a0:	7763      	strb	r3, [r4, #29]
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    56a2:	4807      	ldr	r0, [pc, #28]	; (56c0 <nrfx_spi_init+0x154>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    56a4:	2301      	movs	r3, #1
    56a6:	7723      	strb	r3, [r4, #28]
}
    56a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        config |= (SPI_CONFIG_CPOL_ActiveLow  << SPI_CONFIG_CPOL_Pos) |
    56aa:	f043 0304 	orr.w	r3, r3, #4
        break;
    56ae:	e7e8      	b.n	5682 <nrfx_spi_init+0x116>
        config |= (SPI_CONFIG_CPOL_ActiveLow  << SPI_CONFIG_CPOL_Pos) |
    56b0:	f043 0306 	orr.w	r3, r3, #6
        break;
    56b4:	e7e5      	b.n	5682 <nrfx_spi_init+0x116>
        return err_code;
    56b6:	4803      	ldr	r0, [pc, #12]	; (56c4 <nrfx_spi_init+0x158>)
    56b8:	e7f6      	b.n	56a8 <nrfx_spi_init+0x13c>
    56ba:	bf00      	nop
    56bc:	20000494 	.word	0x20000494
    56c0:	0bad0000 	.word	0x0bad0000
    56c4:	0bad0005 	.word	0x0bad0005

000056c8 <nrfx_spi_uninit>:

void nrfx_spi_uninit(nrfx_spi_t const * p_instance)
{
    56c8:	b570      	push	{r4, r5, r6, lr}
    spi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    56ca:	7906      	ldrb	r6, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    NRF_SPI_Type * p_spi = p_instance->p_reg;

    if (p_cb->handler)
    56cc:	4c26      	ldr	r4, [pc, #152]	; (5768 <nrfx_spi_uninit+0xa0>)
    NRF_SPI_Type * p_spi = p_instance->p_reg;
    56ce:	6805      	ldr	r5, [r0, #0]
    if (p_cb->handler)
    56d0:	2328      	movs	r3, #40	; 0x28
    56d2:	4373      	muls	r3, r6
    56d4:	58e3      	ldr	r3, [r4, r3]
    56d6:	b133      	cbz	r3, 56e6 <nrfx_spi_uninit+0x1e>
    {
        NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_reg));
    56d8:	f345 3007 	sbfx	r0, r5, #12, #8
    56dc:	f7fd fb02 	bl	2ce4 <arch_irq_disable>
    p_reg->INTENCLR = mask;
    56e0:	2304      	movs	r3, #4
    56e2:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
    p_reg->ENABLE = (SPI_ENABLE_ENABLE_Disabled << SPI_ENABLE_ENABLE_Pos);
    56e6:	2300      	movs	r3, #0
    56e8:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
        nrf_spi_int_disable(p_spi, NRF_SPI_ALL_INTS_MASK);
    }

    nrf_spi_disable(p_spi);

    if (!p_cb->skip_gpio_cfg)
    56ec:	2328      	movs	r3, #40	; 0x28
    56ee:	fb03 4306 	mla	r3, r3, r6, r4
    56f2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    56f6:	bb83      	cbnz	r3, 575a <nrfx_spi_uninit+0x92>
    return p_reg->PSELSCK;
    56f8:	f8d5 3508 	ldr.w	r3, [r5, #1288]	; 0x508
    *p_pin = pin_number & 0x1F;
    56fc:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    5700:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    5704:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    5708:	2102      	movs	r1, #2
    570a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    return p_reg->PSELMISO;
    570e:	f8d5 3510 	ldr.w	r3, [r5, #1296]	; 0x510
    {
        nrf_gpio_cfg_default(nrf_spi_sck_pin_get(p_spi));

        uint32_t miso_pin = nrf_spi_miso_pin_get(p_spi);
        if (miso_pin != NRF_SPI_PIN_NOT_CONNECTED)
    5712:	1c58      	adds	r0, r3, #1
    *p_pin = pin_number & 0x1F;
    5714:	bf1e      	ittt	ne
    5716:	f003 031f 	andne.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    571a:	f503 73e0 	addne.w	r3, r3, #448	; 0x1c0
    571e:	f842 1023 	strne.w	r1, [r2, r3, lsl #2]
    return p_reg->PSELMOSI;
    5722:	f8d5 350c 	ldr.w	r3, [r5, #1292]	; 0x50c
        {
            nrf_gpio_cfg_default(miso_pin);
        }

        uint32_t mosi_pin = nrf_spi_mosi_pin_get(p_spi);
        if (mosi_pin != NRF_SPI_PIN_NOT_CONNECTED)
    5726:	1c5a      	adds	r2, r3, #1
    5728:	d008      	beq.n	573c <nrfx_spi_uninit+0x74>
    *p_pin = pin_number & 0x1F;
    572a:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    572e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    5732:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    5736:	2102      	movs	r1, #2
    5738:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        {
            nrf_gpio_cfg_default(mosi_pin);
        }

        if (p_cb->ss_pin != NRFX_SPI_PIN_NOT_USED)
    573c:	2328      	movs	r3, #40	; 0x28
    573e:	fb03 4306 	mla	r3, r3, r6, r4
    5742:	7f9b      	ldrb	r3, [r3, #30]
    5744:	2bff      	cmp	r3, #255	; 0xff
    5746:	d008      	beq.n	575a <nrfx_spi_uninit+0x92>
    *p_pin = pin_number & 0x1F;
    5748:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    574c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    5750:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    5754:	2102      	movs	r1, #2
    5756:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

#if NRFX_CHECK(NRFX_PRS_ENABLED)
    nrfx_prs_release(p_instance->p_reg);
#endif

    p_cb->state = NRFX_DRV_STATE_UNINITIALIZED;
    575a:	2328      	movs	r3, #40	; 0x28
    575c:	fb03 4406 	mla	r4, r3, r6, r4
    5760:	2300      	movs	r3, #0
    5762:	7723      	strb	r3, [r4, #28]
}
    5764:	bd70      	pop	{r4, r5, r6, pc}
    5766:	bf00      	nop
    5768:	20000494 	.word	0x20000494

0000576c <nrfx_spi_xfer>:
}

nrfx_err_t nrfx_spi_xfer(nrfx_spi_t const *           p_instance,
                         nrfx_spi_xfer_desc_t const * p_xfer_desc,
                         uint32_t                     flags)
{
    576c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    spi_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    5770:	7907      	ldrb	r7, [r0, #4]
    NRFX_ASSERT(p_xfer_desc->p_tx_buffer != NULL || p_xfer_desc->tx_length == 0);
    NRFX_ASSERT(p_xfer_desc->p_rx_buffer != NULL || p_xfer_desc->rx_length == 0);

    nrfx_err_t err_code = NRFX_SUCCESS;

    if (p_cb->transfer_in_progress)
    5772:	4e41      	ldr	r6, [pc, #260]	; (5878 <nrfx_spi_xfer+0x10c>)
    5774:	2328      	movs	r3, #40	; 0x28
    5776:	437b      	muls	r3, r7
{
    5778:	4694      	mov	ip, r2
    if (p_cb->transfer_in_progress)
    577a:	18f2      	adds	r2, r6, r3
{
    577c:	460d      	mov	r5, r1
    if (p_cb->transfer_in_progress)
    577e:	7f51      	ldrb	r1, [r2, #29]
{
    5780:	4686      	mov	lr, r0
    if (p_cb->transfer_in_progress)
    5782:	2900      	cmp	r1, #0
    5784:	d176      	bne.n	5874 <nrfx_spi_xfer+0x108>
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
    else
    {
        if (p_cb->handler)
    5786:	f856 8003 	ldr.w	r8, [r6, r3]
    578a:	f1b8 0f00 	cmp.w	r8, #0
    578e:	d001      	beq.n	5794 <nrfx_spi_xfer+0x28>
        {
            p_cb->transfer_in_progress = true;
    5790:	2301      	movs	r3, #1
    5792:	7753      	strb	r3, [r2, #29]
        }
    }

    p_cb->evt.xfer_desc = *p_xfer_desc;
    5794:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    5798:	2428      	movs	r4, #40	; 0x28
    579a:	fb04 6407 	mla	r4, r4, r7, r6
    579e:	f104 090c 	add.w	r9, r4, #12
    57a2:	e889 000f 	stmia.w	r9, {r0, r1, r2, r3}
    p_cb->abort = false;
    57a6:	2300      	movs	r3, #0
    57a8:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24

    if (p_cb->ss_pin != NRFX_SPI_PIN_NOT_USED)
    57ac:	7fa3      	ldrb	r3, [r4, #30]
    57ae:	2bff      	cmp	r3, #255	; 0xff
    57b0:	d008      	beq.n	57c4 <nrfx_spi_xfer+0x58>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    57b2:	2201      	movs	r2, #1
    *p_pin = pin_number & 0x1F;
    57b4:	f003 031f 	and.w	r3, r3, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    57b8:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->OUTCLR = clr_mask;
    57bc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    57c0:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
    {
        nrf_gpio_pin_write(p_cb->ss_pin, 0);
    }
    if (flags)
    57c4:	2328      	movs	r3, #40	; 0x28
    57c6:	f1bc 0f00 	cmp.w	ip, #0
    57ca:	d006      	beq.n	57da <nrfx_spi_xfer+0x6e>
    {
        p_cb->transfer_in_progress = false;
    57cc:	fb03 6307 	mla	r3, r3, r7, r6
    57d0:	2200      	movs	r2, #0
        err_code = NRFX_ERROR_NOT_SUPPORTED;
    57d2:	482a      	ldr	r0, [pc, #168]	; (587c <nrfx_spi_xfer+0x110>)
        p_cb->transfer_in_progress = false;
    57d4:	775a      	strb	r2, [r3, #29]
    }
    NRFX_LOG_INFO("Function: %s, error code: %s.",
                  __func__,
                  NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    57d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        spi_xfer(p_instance->p_reg, p_cb, p_xfer_desc);
    57da:	f8de 4000 	ldr.w	r4, [lr]
    p_cb->bytes_transferred = 0;
    57de:	fb03 6307 	mla	r3, r3, r7, r6
    p_reg->INTENCLR = mask;
    57e2:	2204      	movs	r2, #4
    57e4:	f8c4 2308 	str.w	r2, [r4, #776]	; 0x308
    57e8:	f8c3 c020 	str.w	ip, [r3, #32]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    57ec:	f8c4 c108 	str.w	ip, [r4, #264]	; 0x108
    57f0:	f8d4 2108 	ldr.w	r2, [r4, #264]	; 0x108
    nrf_spi_txd_set(p_spi,
    57f4:	686a      	ldr	r2, [r5, #4]
    57f6:	b192      	cbz	r2, 581e <nrfx_spi_xfer+0xb2>
    57f8:	682b      	ldr	r3, [r5, #0]
    57fa:	781b      	ldrb	r3, [r3, #0]
    p_reg->TXD = data;
    57fc:	f8c4 351c 	str.w	r3, [r4, #1308]	; 0x51c
    if (p_xfer_desc->tx_length > 1)
    5800:	686b      	ldr	r3, [r5, #4]
    5802:	2b01      	cmp	r3, #1
    5804:	d90d      	bls.n	5822 <nrfx_spi_xfer+0xb6>
        nrf_spi_txd_set(p_spi, p_xfer_desc->p_tx_buffer[1]);
    5806:	682b      	ldr	r3, [r5, #0]
    5808:	785b      	ldrb	r3, [r3, #1]
    580a:	f8c4 351c 	str.w	r3, [r4, #1308]	; 0x51c
    if (p_cb->handler)
    580e:	f1b8 0f00 	cmp.w	r8, #0
    5812:	d00e      	beq.n	5832 <nrfx_spi_xfer+0xc6>
    p_reg->INTENSET = mask;
    5814:	2304      	movs	r3, #4
    5816:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    nrfx_err_t err_code = NRFX_SUCCESS;
    581a:	4819      	ldr	r0, [pc, #100]	; (5880 <nrfx_spi_xfer+0x114>)
    581c:	e7db      	b.n	57d6 <nrfx_spi_xfer+0x6a>
    nrf_spi_txd_set(p_spi,
    581e:	7fdb      	ldrb	r3, [r3, #31]
    5820:	e7ec      	b.n	57fc <nrfx_spi_xfer+0x90>
    else if (p_xfer_desc->rx_length > 1)
    5822:	68eb      	ldr	r3, [r5, #12]
    5824:	2b01      	cmp	r3, #1
    5826:	d9f2      	bls.n	580e <nrfx_spi_xfer+0xa2>
        nrf_spi_txd_set(p_spi, p_cb->orc);
    5828:	2328      	movs	r3, #40	; 0x28
    582a:	fb03 6307 	mla	r3, r3, r7, r6
    p_reg->TXD = data;
    582e:	7fdb      	ldrb	r3, [r3, #31]
    5830:	e7eb      	b.n	580a <nrfx_spi_xfer+0x9e>
    spi_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    5832:	eb07 0187 	add.w	r1, r7, r7, lsl #2
    5836:	eb06 01c1 	add.w	r1, r6, r1, lsl #3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    583a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
            while (!nrf_spi_event_check(p_spi, NRF_SPI_EVENT_READY)) {}
    583e:	2b00      	cmp	r3, #0
    5840:	d0fb      	beq.n	583a <nrfx_spi_xfer+0xce>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5842:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
        } while (transfer_byte(p_spi, p_cb));
    5846:	4620      	mov	r0, r4
    5848:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
    584c:	f002 f839 	bl	78c2 <transfer_byte>
    5850:	2800      	cmp	r0, #0
    5852:	d1f2      	bne.n	583a <nrfx_spi_xfer+0xce>
        if (p_cb->ss_pin != NRFX_SPI_PIN_NOT_USED)
    5854:	2328      	movs	r3, #40	; 0x28
    5856:	fb03 6607 	mla	r6, r3, r7, r6
    585a:	7fb3      	ldrb	r3, [r6, #30]
    585c:	2bff      	cmp	r3, #255	; 0xff
    585e:	d0dc      	beq.n	581a <nrfx_spi_xfer+0xae>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    5860:	2201      	movs	r2, #1
    *p_pin = pin_number & 0x1F;
    5862:	f003 031f 	and.w	r3, r3, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    5866:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->OUTSET = set_mask;
    586a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    586e:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
}
    5872:	e7d2      	b.n	581a <nrfx_spi_xfer+0xae>
        return err_code;
    5874:	4803      	ldr	r0, [pc, #12]	; (5884 <nrfx_spi_xfer+0x118>)
    5876:	e7ae      	b.n	57d6 <nrfx_spi_xfer+0x6a>
    5878:	20000494 	.word	0x20000494
    587c:	0bad0003 	.word	0x0bad0003
    5880:	0bad0000 	.word	0x0bad0000
    5884:	0bad000b 	.word	0x0bad000b

00005888 <nrfx_spi_1_irq_handler>:
#endif

#if NRFX_CHECK(NRFX_SPI1_ENABLED)
void nrfx_spi_1_irq_handler(void)
{
    irq_handler(NRF_SPI1, &m_cb[NRFX_SPI1_INST_IDX]);
    5888:	4902      	ldr	r1, [pc, #8]	; (5894 <nrfx_spi_1_irq_handler+0xc>)
    588a:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
    588e:	f002 b84b 	b.w	7928 <irq_handler>
    5892:	bf00      	nop
    5894:	20000494 	.word	0x20000494

00005898 <nrfx_spi_2_irq_handler>:
#endif

#if NRFX_CHECK(NRFX_SPI2_ENABLED)
void nrfx_spi_2_irq_handler(void)
{
    irq_handler(NRF_SPI2, &m_cb[NRFX_SPI2_INST_IDX]);
    5898:	4901      	ldr	r1, [pc, #4]	; (58a0 <nrfx_spi_2_irq_handler+0x8>)
    589a:	4802      	ldr	r0, [pc, #8]	; (58a4 <nrfx_spi_2_irq_handler+0xc>)
    589c:	f002 b844 	b.w	7928 <irq_handler>
    58a0:	200004bc 	.word	0x200004bc
    58a4:	40023000 	.word	0x40023000

000058a8 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    58a8:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    58aa:	4c11      	ldr	r4, [pc, #68]	; (58f0 <_DoInit+0x48>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    58ac:	4a11      	ldr	r2, [pc, #68]	; (58f4 <_DoInit+0x4c>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    58ae:	4912      	ldr	r1, [pc, #72]	; (58f8 <_DoInit+0x50>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    58b0:	2303      	movs	r3, #3
    58b2:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    58b4:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    58b6:	4b11      	ldr	r3, [pc, #68]	; (58fc <_DoInit+0x54>)
  p->aUp[0].sName         = "Terminal";
    58b8:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    58ba:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    58bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    58c0:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    58c2:	2300      	movs	r3, #0
    58c4:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    58c6:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    58c8:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    58ca:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    58cc:	4a0c      	ldr	r2, [pc, #48]	; (5900 <_DoInit+0x58>)
    58ce:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    58d0:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    58d2:	2210      	movs	r2, #16
    58d4:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    58d6:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    58d8:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    58da:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    58dc:	f001 fd1f 	bl	731e <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
    58e0:	4908      	ldr	r1, [pc, #32]	; (5904 <_DoInit+0x5c>)
    58e2:	4620      	mov	r0, r4
    58e4:	f001 fd1b 	bl	731e <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
    58e8:	2320      	movs	r3, #32
    58ea:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
    58ec:	bd10      	pop	{r4, pc}
    58ee:	bf00      	nop
    58f0:	200004e4 	.word	0x200004e4
    58f4:	00008abd 	.word	0x00008abd
    58f8:	00008ac6 	.word	0x00008ac6
    58fc:	200007d7 	.word	0x200007d7
    5900:	200007c7 	.word	0x200007c7
    5904:	00008aca 	.word	0x00008aca

00005908 <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    5908:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  RdOff = pRing->RdOff;
    590c:	4f21      	ldr	r7, [pc, #132]	; (5994 <SEGGER_RTT_WriteSkipNoLock+0x8c>)
    590e:	f04f 0b18 	mov.w	fp, #24
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    5912:	4614      	mov	r4, r2
  RdOff = pRing->RdOff;
    5914:	fb0b 7200 	mla	r2, fp, r0, r7
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    5918:	4606      	mov	r6, r0
  RdOff = pRing->RdOff;
    591a:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
    591c:	6a55      	ldr	r5, [r2, #36]	; 0x24
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    591e:	42ab      	cmp	r3, r5
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    5920:	4688      	mov	r8, r1
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    5922:	d831      	bhi.n	5988 <SEGGER_RTT_WriteSkipNoLock+0x80>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
    5924:	f8d2 a020 	ldr.w	sl, [r2, #32]
    5928:	ebaa 0905 	sub.w	r9, sl, r5
    592c:	f109 32ff 	add.w	r2, r9, #4294967295
    if (Avail >= NumBytes) {                            // Case 1)?
    5930:	4294      	cmp	r4, r2
    5932:	d811      	bhi.n	5958 <SEGGER_RTT_WriteSkipNoLock+0x50>
CopyStraight:
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    5934:	2318      	movs	r3, #24
    5936:	fb06 3303 	mla	r3, r6, r3, r3
    593a:	443b      	add	r3, r7
      memcpy((void*)pDst, pData, NumBytes);
    593c:	4622      	mov	r2, r4
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    593e:	6858      	ldr	r0, [r3, #4]
      memcpy((void*)pDst, pData, NumBytes);
    5940:	4641      	mov	r1, r8
    5942:	4428      	add	r0, r5
    5944:	f001 fd05 	bl	7352 <memcpy>
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = WrOff + NumBytes;
    5948:	442c      	add	r4, r5
      if (NumBytes) {
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
        memcpy((void*)pDst, pData + Rem, NumBytes);
      }
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = NumBytes;
    594a:	2318      	movs	r3, #24
    594c:	fb03 7306 	mla	r3, r3, r6, r7
      return 1;
    5950:	2001      	movs	r0, #1
      pRing->WrOff = NumBytes;
    5952:	625c      	str	r4, [r3, #36]	; 0x24
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
}
    5954:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Avail += RdOff;                                     // Space incl. wrap-around
    5958:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
    595a:	429c      	cmp	r4, r3
    595c:	d818      	bhi.n	5990 <SEGGER_RTT_WriteSkipNoLock+0x88>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    595e:	fb00 bb0b 	mla	fp, r0, fp, fp
    5962:	44bb      	add	fp, r7
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    5964:	464a      	mov	r2, r9
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    5966:	f8db 0004 	ldr.w	r0, [fp, #4]
    596a:	442c      	add	r4, r5
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    596c:	4428      	add	r0, r5
    596e:	f001 fcf0 	bl	7352 <memcpy>
      if (NumBytes) {
    5972:	ebb4 040a 	subs.w	r4, r4, sl
    5976:	d0e8      	beq.n	594a <SEGGER_RTT_WriteSkipNoLock+0x42>
        memcpy((void*)pDst, pData + Rem, NumBytes);
    5978:	f8db 0004 	ldr.w	r0, [fp, #4]
    597c:	4622      	mov	r2, r4
    597e:	eb08 0109 	add.w	r1, r8, r9
    5982:	f001 fce6 	bl	7352 <memcpy>
      return 1;
    5986:	e7e0      	b.n	594a <SEGGER_RTT_WriteSkipNoLock+0x42>
    Avail = RdOff - WrOff - 1u;
    5988:	3b01      	subs	r3, #1
    598a:	1b5b      	subs	r3, r3, r5
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
    598c:	42a3      	cmp	r3, r4
    598e:	d2d1      	bcs.n	5934 <SEGGER_RTT_WriteSkipNoLock+0x2c>
  return 0;     // No space in buffer
    5990:	2000      	movs	r0, #0
    5992:	e7df      	b.n	5954 <SEGGER_RTT_WriteSkipNoLock+0x4c>
    5994:	200004e4 	.word	0x200004e4

00005998 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    5998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
    599a:	4b14      	ldr	r3, [pc, #80]	; (59ec <SEGGER_RTT_WriteNoLock+0x54>)
    599c:	2718      	movs	r7, #24
    599e:	fb00 7507 	mla	r5, r0, r7, r7
    59a2:	441d      	add	r5, r3
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
    59a4:	fb07 3300 	mla	r3, r7, r0, r3
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    59a8:	460e      	mov	r6, r1
  switch (pRing->Flags) {
    59aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    59ac:	2b01      	cmp	r3, #1
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    59ae:	4614      	mov	r4, r2
  switch (pRing->Flags) {
    59b0:	d00a      	beq.n	59c8 <SEGGER_RTT_WriteNoLock+0x30>
    59b2:	2b02      	cmp	r3, #2
    59b4:	d014      	beq.n	59e0 <SEGGER_RTT_WriteNoLock+0x48>
    59b6:	b923      	cbnz	r3, 59c2 <SEGGER_RTT_WriteNoLock+0x2a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
    59b8:	4628      	mov	r0, r5
    59ba:	f001 ffd7 	bl	796c <_GetAvailWriteSpace>
    if (Avail < NumBytes) {
    59be:	4284      	cmp	r4, r0
    59c0:	d908      	bls.n	59d4 <SEGGER_RTT_WriteNoLock+0x3c>
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
    break;
  default:
    Status = 0u;
    59c2:	2400      	movs	r4, #0
  }
  //
  // Finish up.
  //
  return Status;
}
    59c4:	4620      	mov	r0, r4
    59c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    Avail = _GetAvailWriteSpace(pRing);
    59c8:	4628      	mov	r0, r5
    59ca:	f001 ffcf 	bl	796c <_GetAvailWriteSpace>
    Status = Avail < NumBytes ? Avail : NumBytes;
    59ce:	4284      	cmp	r4, r0
    59d0:	bf28      	it	cs
    59d2:	4604      	movcs	r4, r0
    _WriteNoCheck(pRing, pData, Status);
    59d4:	4622      	mov	r2, r4
    59d6:	4631      	mov	r1, r6
    59d8:	4628      	mov	r0, r5
    59da:	f001 ffd0 	bl	797e <_WriteNoCheck>
    break;
    59de:	e7f1      	b.n	59c4 <SEGGER_RTT_WriteNoLock+0x2c>
    Status = _WriteBlocking(pRing, pData, NumBytes);
    59e0:	4628      	mov	r0, r5
}
    59e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    Status = _WriteBlocking(pRing, pData, NumBytes);
    59e6:	f001 bfe5 	b.w	79b4 <_WriteBlocking>
    59ea:	bf00      	nop
    59ec:	200004e4 	.word	0x200004e4

000059f0 <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  v = pRing->RdOff;
    59f0:	4b03      	ldr	r3, [pc, #12]	; (5a00 <SEGGER_RTT_HasDataUp+0x10>)
    59f2:	2218      	movs	r2, #24
    59f4:	fb02 3300 	mla	r3, r2, r0, r3
    59f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return pRing->WrOff - v;
    59fa:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
    59fc:	1a80      	subs	r0, r0, r2
    59fe:	4770      	bx	lr
    5a00:	200004e4 	.word	0x200004e4

00005a04 <zephyr_rtt_mutex_lock>:
	return z_impl_k_mutex_lock(mutex, timeout);
    5a04:	4803      	ldr	r0, [pc, #12]	; (5a14 <zephyr_rtt_mutex_lock+0x10>)
    5a06:	f04f 32ff 	mov.w	r2, #4294967295
    5a0a:	f04f 33ff 	mov.w	r3, #4294967295
    5a0e:	f000 ba11 	b.w	5e34 <z_impl_k_mutex_lock>
    5a12:	bf00      	nop
    5a14:	2000019c 	.word	0x2000019c

00005a18 <zephyr_rtt_mutex_unlock>:
	return z_impl_k_mutex_unlock(mutex);
    5a18:	4801      	ldr	r0, [pc, #4]	; (5a20 <zephyr_rtt_mutex_unlock+0x8>)
    5a1a:	f000 ba85 	b.w	5f28 <z_impl_k_mutex_unlock>
    5a1e:	bf00      	nop
    5a20:	2000019c 	.word	0x2000019c

00005a24 <z_device_get_all_static>:
#include <syscalls/device_is_ready_mrsh.c>
#endif /* CONFIG_USERSPACE */

size_t z_device_get_all_static(struct device const **devices)
{
	*devices = __device_start;
    5a24:	4a03      	ldr	r2, [pc, #12]	; (5a34 <z_device_get_all_static+0x10>)
	return __device_end - __device_start;
    5a26:	4b04      	ldr	r3, [pc, #16]	; (5a38 <z_device_get_all_static+0x14>)
	*devices = __device_start;
    5a28:	6002      	str	r2, [r0, #0]
	return __device_end - __device_start;
    5a2a:	1a9b      	subs	r3, r3, r2
}
    5a2c:	4803      	ldr	r0, [pc, #12]	; (5a3c <z_device_get_all_static+0x18>)
	return __device_end - __device_start;
    5a2e:	109b      	asrs	r3, r3, #2
}
    5a30:	4358      	muls	r0, r3
    5a32:	4770      	bx	lr
    5a34:	00007c88 	.word	0x00007c88
    5a38:	00007d14 	.word	0x00007d14
    5a3c:	b6db6db7 	.word	0xb6db6db7

00005a40 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    5a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5a44:	4606      	mov	r6, r0
    5a46:	b086      	sub	sp, #24
    5a48:	460f      	mov	r7, r1
	__asm__ volatile(
    5a4a:	f04f 0320 	mov.w	r3, #32
    5a4e:	f3ef 8811 	mrs	r8, BASEPRI
    5a52:	f383 8812 	msr	BASEPRI_MAX, r3
    5a56:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    5a5a:	f000 fde3 	bl	6624 <z_impl_z_current_get>
    5a5e:	2e04      	cmp	r6, #4
    5a60:	bf96      	itet	ls
    5a62:	4b22      	ldrls	r3, [pc, #136]	; (5aec <z_fatal_error+0xac>)
    5a64:	4b22      	ldrhi	r3, [pc, #136]	; (5af0 <z_fatal_error+0xb0>)
    5a66:	f853 3026 	ldrls.w	r3, [r3, r6, lsl #2]
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    5a6a:	4922      	ldr	r1, [pc, #136]	; (5af4 <z_fatal_error+0xb4>)
    5a6c:	9603      	str	r6, [sp, #12]
    5a6e:	2400      	movs	r4, #0
    5a70:	e9cd 3404 	strd	r3, r4, [sp, #16]
    5a74:	4b20      	ldr	r3, [pc, #128]	; (5af8 <z_fatal_error+0xb8>)
    5a76:	9400      	str	r4, [sp, #0]
    5a78:	e9cd 4301 	strd	r4, r3, [sp, #4]
    5a7c:	4605      	mov	r5, r0
    5a7e:	4623      	mov	r3, r4
    5a80:	2201      	movs	r2, #1
    5a82:	4620      	mov	r0, r4
    5a84:	f001 ffd3 	bl	7a2e <z_log_msg_runtime_create.constprop.0>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
    5a88:	b16f      	cbz	r7, 5aa6 <z_fatal_error+0x66>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
    5a8a:	69fb      	ldr	r3, [r7, #28]
    5a8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
    5a90:	b14b      	cbz	r3, 5aa6 <z_fatal_error+0x66>
		LOG_ERR("Fault during interrupt handling\n");
    5a92:	4b1a      	ldr	r3, [pc, #104]	; (5afc <z_fatal_error+0xbc>)
    5a94:	4917      	ldr	r1, [pc, #92]	; (5af4 <z_fatal_error+0xb4>)
    5a96:	9400      	str	r4, [sp, #0]
    5a98:	e9cd 4301 	strd	r4, r3, [sp, #4]
    5a9c:	2201      	movs	r2, #1
    5a9e:	4623      	mov	r3, r4
    5aa0:	4620      	mov	r0, r4
    5aa2:	f001 ffc4 	bl	7a2e <z_log_msg_runtime_create.constprop.0>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    5aa6:	b12d      	cbz	r5, 5ab4 <z_fatal_error+0x74>
    5aa8:	4628      	mov	r0, r5
    5aaa:	f001 ffda 	bl	7a62 <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
    5aae:	b108      	cbz	r0, 5ab4 <z_fatal_error+0x74>
    5ab0:	7803      	ldrb	r3, [r0, #0]
    5ab2:	b903      	cbnz	r3, 5ab6 <z_fatal_error+0x76>
		thread_name = "unknown";
    5ab4:	4812      	ldr	r0, [pc, #72]	; (5b00 <z_fatal_error+0xc0>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
    5ab6:	4b13      	ldr	r3, [pc, #76]	; (5b04 <z_fatal_error+0xc4>)
    5ab8:	9302      	str	r3, [sp, #8]
    5aba:	2300      	movs	r3, #0
    5abc:	e9cd 5003 	strd	r5, r0, [sp, #12]
    5ac0:	e9cd 3300 	strd	r3, r3, [sp]
    5ac4:	4618      	mov	r0, r3
    5ac6:	2201      	movs	r2, #1
    5ac8:	490a      	ldr	r1, [pc, #40]	; (5af4 <z_fatal_error+0xb4>)
    5aca:	f001 ffb0 	bl	7a2e <z_log_msg_runtime_create.constprop.0>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    5ace:	4639      	mov	r1, r7
    5ad0:	4630      	mov	r0, r6
    5ad2:	f7fe ff71 	bl	49b8 <k_sys_fatal_error_handler>
	__asm__ volatile(
    5ad6:	f388 8811 	msr	BASEPRI, r8
    5ada:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    5ade:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    5ae0:	b006      	add	sp, #24
    5ae2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    5ae6:	f7fd bd47 	b.w	3578 <z_impl_k_thread_abort>
    5aea:	bf00      	nop
    5aec:	00008220 	.word	0x00008220
    5af0:	00008ad1 	.word	0x00008ad1
    5af4:	00007ed4 	.word	0x00007ed4
    5af8:	00008ae7 	.word	0x00008ae7
    5afc:	00008b0f 	.word	0x00008b0f
    5b00:	00008adf 	.word	0x00008adf
    5b04:	00008b30 	.word	0x00008b30

00005b08 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5b08:	4b10      	ldr	r3, [pc, #64]	; (5b4c <z_sys_init_run_level+0x44>)
{
    5b0a:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5b0c:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    5b10:	3001      	adds	r0, #1
    5b12:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    5b16:	42a6      	cmp	r6, r4
    5b18:	d800      	bhi.n	5b1c <z_sys_init_run_level+0x14>
			}
		} else {
			(void)entry->init_fn.sys();
		}
	}
}
    5b1a:	bd70      	pop	{r4, r5, r6, pc}
			int rc = entry->init_fn.dev(dev);
    5b1c:	e9d4 3500 	ldrd	r3, r5, [r4]
		if (dev != NULL) {
    5b20:	b18d      	cbz	r5, 5b46 <z_sys_init_run_level+0x3e>
			int rc = entry->init_fn.dev(dev);
    5b22:	4628      	mov	r0, r5
    5b24:	4798      	blx	r3
			if (rc != 0) {
    5b26:	b138      	cbz	r0, 5b38 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    5b28:	2800      	cmp	r0, #0
    5b2a:	bfb8      	it	lt
    5b2c:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    5b2e:	68eb      	ldr	r3, [r5, #12]
				if (rc > UINT8_MAX) {
    5b30:	28ff      	cmp	r0, #255	; 0xff
    5b32:	bfa8      	it	ge
    5b34:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
    5b36:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    5b38:	68ea      	ldr	r2, [r5, #12]
    5b3a:	7853      	ldrb	r3, [r2, #1]
    5b3c:	f043 0301 	orr.w	r3, r3, #1
    5b40:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5b42:	3408      	adds	r4, #8
    5b44:	e7e7      	b.n	5b16 <z_sys_init_run_level+0xe>
			(void)entry->init_fn.sys();
    5b46:	4798      	blx	r3
    5b48:	e7fb      	b.n	5b42 <z_sys_init_run_level+0x3a>
    5b4a:	bf00      	nop
    5b4c:	00008234 	.word	0x00008234

00005b50 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    5b50:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    5b52:	4b0a      	ldr	r3, [pc, #40]	; (5b7c <bg_thread_main+0x2c>)
    5b54:	2201      	movs	r2, #1

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    5b56:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
    5b58:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    5b5a:	f7ff ffd5 	bl	5b08 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    5b5e:	f000 ff21 	bl	69a4 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
    5b62:	2004      	movs	r0, #4
    5b64:	f7ff ffd0 	bl	5b08 <z_sys_init_run_level>

	z_init_static_threads();
    5b68:	f000 f8ec 	bl	5d44 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern int main(void);

	(void)main();
    5b6c:	f7fa fc3e 	bl	3ec <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    5b70:	4a03      	ldr	r2, [pc, #12]	; (5b80 <bg_thread_main+0x30>)
    5b72:	7b13      	ldrb	r3, [r2, #12]
    5b74:	f023 0301 	bic.w	r3, r3, #1
    5b78:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    5b7a:	bd08      	pop	{r3, pc}
    5b7c:	20000bd7 	.word	0x20000bd7
    5b80:	20000250 	.word	0x20000250

00005b84 <z_bss_zero>:
{
    5b84:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    5b86:	4803      	ldr	r0, [pc, #12]	; (5b94 <z_bss_zero+0x10>)
    5b88:	4a03      	ldr	r2, [pc, #12]	; (5b98 <z_bss_zero+0x14>)
    5b8a:	2100      	movs	r1, #0
    5b8c:	1a12      	subs	r2, r2, r0
    5b8e:	f001 ff5e 	bl	7a4e <z_early_memset>
}
    5b92:	bd08      	pop	{r3, pc}
    5b94:	200001b0 	.word	0x200001b0
    5b98:	20000bdc 	.word	0x20000bdc

00005b9c <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    5b9c:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    5b9e:	2300      	movs	r3, #0
{
    5ba0:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    5ba2:	2201      	movs	r2, #1
    5ba4:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    5ba8:	4e11      	ldr	r6, [pc, #68]	; (5bf0 <z_init_cpu+0x54>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5baa:	4d12      	ldr	r5, [pc, #72]	; (5bf4 <z_init_cpu+0x58>)
	z_setup_new_thread(thread, stack,
    5bac:	9301      	str	r3, [sp, #4]
    5bae:	220f      	movs	r2, #15
    5bb0:	e9cd 3202 	strd	r3, r2, [sp, #8]
    5bb4:	4910      	ldr	r1, [pc, #64]	; (5bf8 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5bb6:	2314      	movs	r3, #20
    5bb8:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    5bbc:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
	z_setup_new_thread(thread, stack,
    5bc0:	f44f 72a0 	mov.w	r2, #320	; 0x140
{
    5bc4:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    5bc6:	fb02 1100 	mla	r1, r2, r0, r1
    5bca:	4b0c      	ldr	r3, [pc, #48]	; (5bfc <z_init_cpu+0x60>)
    5bcc:	9500      	str	r5, [sp, #0]
    5bce:	4630      	mov	r0, r6
    5bd0:	f000 f888 	bl	5ce4 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    5bd4:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
    5bd6:	742c      	strb	r4, [r5, #16]
    5bd8:	f023 0304 	bic.w	r3, r3, #4
    5bdc:	7373      	strb	r3, [r6, #13]
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    5bde:	4b08      	ldr	r3, [pc, #32]	; (5c00 <z_init_cpu+0x64>)
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    5be0:	60ee      	str	r6, [r5, #12]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    5be2:	3401      	adds	r4, #1
    5be4:	eb03 23c4 	add.w	r3, r3, r4, lsl #11
	_kernel.cpus[id].irq_stack =
    5be8:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    5bea:	b006      	add	sp, #24
    5bec:	bd70      	pop	{r4, r5, r6, pc}
    5bee:	bf00      	nop
    5bf0:	200001d0 	.word	0x200001d0
    5bf4:	2000058c 	.word	0x2000058c
    5bf8:	200013e0 	.word	0x200013e0
    5bfc:	00005dfd 	.word	0x00005dfd
    5c00:	20000be0 	.word	0x20000be0

00005c04 <z_cstart>:
 * @return Does not return
 */
__boot_func
FUNC_NO_STACK_PROTECTOR
FUNC_NORETURN void z_cstart(void)
{
    5c04:	b580      	push	{r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    5c06:	2000      	movs	r0, #0
{
    5c08:	b0a6      	sub	sp, #152	; 0x98
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    5c0a:	f7ff ff7d 	bl	5b08 <z_sys_init_run_level>
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    5c0e:	4b2e      	ldr	r3, [pc, #184]	; (5cc8 <z_cstart+0xc4>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    5c10:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    5c14:	4d2d      	ldr	r5, [pc, #180]	; (5ccc <z_cstart+0xc8>)

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
    5c16:	4e2e      	ldr	r6, [pc, #184]	; (5cd0 <z_cstart+0xcc>)
    5c18:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5c1a:	4f2e      	ldr	r7, [pc, #184]	; (5cd4 <z_cstart+0xd0>)
    5c1c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    5c20:	616b      	str	r3, [r5, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    5c22:	2400      	movs	r4, #0
    5c24:	23e0      	movs	r3, #224	; 0xe0
    5c26:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    5c2a:	77ec      	strb	r4, [r5, #31]
    5c2c:	762c      	strb	r4, [r5, #24]
    5c2e:	766c      	strb	r4, [r5, #25]
    5c30:	76ac      	strb	r4, [r5, #26]
    5c32:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    5c36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    5c38:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    5c3c:	626b      	str	r3, [r5, #36]	; 0x24
    5c3e:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    5c42:	f7fd fc0d 	bl	3460 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    5c46:	f7fc ffcf 	bl	2be8 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    5c4a:	f04f 33ff 	mov.w	r3, #4294967295
    5c4e:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    5c50:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    5c52:	f7fd fd2d 	bl	36b0 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    5c56:	f7fd fca5 	bl	35a4 <z_arm_configure_static_mpu_regions>

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
    5c5a:	f7fc fa47 	bl	20ec <log_core_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
    5c5e:	f240 1301 	movw	r3, #257	; 0x101
    5c62:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    5c66:	ab06      	add	r3, sp, #24
    5c68:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    5c6a:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    5c6e:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    5c70:	f001 fed1 	bl	7a16 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
    5c74:	2001      	movs	r0, #1
    5c76:	f7ff ff47 	bl	5b08 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    5c7a:	2002      	movs	r0, #2
	_kernel.ready_q.cache = &z_main_thread;
    5c7c:	4d16      	ldr	r5, [pc, #88]	; (5cd8 <z_cstart+0xd4>)
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    5c7e:	f7ff ff43 	bl	5b08 <z_sys_init_run_level>
	z_sched_init();
    5c82:	f000 fc2b 	bl	64dc <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5c86:	4b15      	ldr	r3, [pc, #84]	; (5cdc <z_cstart+0xd8>)
	_kernel.ready_q.cache = &z_main_thread;
    5c88:	61b5      	str	r5, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5c8a:	9305      	str	r3, [sp, #20]
    5c8c:	2301      	movs	r3, #1
    5c8e:	4914      	ldr	r1, [pc, #80]	; (5ce0 <z_cstart+0xdc>)
    5c90:	9400      	str	r4, [sp, #0]
    5c92:	e9cd 4303 	strd	r4, r3, [sp, #12]
    5c96:	f44f 6280 	mov.w	r2, #1024	; 0x400
    5c9a:	463b      	mov	r3, r7
    5c9c:	e9cd 4401 	strd	r4, r4, [sp, #4]
    5ca0:	4628      	mov	r0, r5
    5ca2:	f000 f81f 	bl	5ce4 <z_setup_new_thread>
    5ca6:	7b6a      	ldrb	r2, [r5, #13]
    5ca8:	4606      	mov	r6, r0
    5caa:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    5cae:	4628      	mov	r0, r5
    5cb0:	736a      	strb	r2, [r5, #13]
    5cb2:	f001 ff21 	bl	7af8 <z_ready_thread>
	z_init_cpu(0);
    5cb6:	4620      	mov	r0, r4
    5cb8:	f7ff ff70 	bl	5b9c <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    5cbc:	463a      	mov	r2, r7
    5cbe:	4631      	mov	r1, r6
    5cc0:	4628      	mov	r0, r5
    5cc2:	f7fd f8d3 	bl	2e6c <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    5cc6:	bf00      	nop
    5cc8:	200013e0 	.word	0x200013e0
    5ccc:	e000ed00 	.word	0xe000ed00
    5cd0:	2000058c 	.word	0x2000058c
    5cd4:	00005b51 	.word	0x00005b51
    5cd8:	20000250 	.word	0x20000250
    5cdc:	00008b92 	.word	0x00008b92
    5ce0:	20001520 	.word	0x20001520

00005ce4 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    5ce4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    5ce8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    5cea:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    5cec:	2604      	movs	r6, #4
    5cee:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    5cf0:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    5cf2:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    5cf4:	f100 0558 	add.w	r5, r0, #88	; 0x58
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    5cf8:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    5cfa:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5cfe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    5d00:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    5d02:	f026 0607 	bic.w	r6, r6, #7
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    5d06:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    5d0a:	e9c0 1619 	strd	r1, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    5d0e:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    5d10:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    5d12:	66c5      	str	r5, [r0, #108]	; 0x6c
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5d14:	9202      	str	r2, [sp, #8]
    5d16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5d18:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    5d1a:	eb01 0806 	add.w	r8, r1, r6
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5d1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5d20:	9200      	str	r2, [sp, #0]
    5d22:	4642      	mov	r2, r8
{
    5d24:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5d26:	f7fd f885 	bl	2e34 <arch_new_thread>
	if (!_current) {
    5d2a:	4b05      	ldr	r3, [pc, #20]	; (5d40 <z_setup_new_thread+0x5c>)
	new_thread->init_data = NULL;
    5d2c:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    5d2e:	689b      	ldr	r3, [r3, #8]
    5d30:	b103      	cbz	r3, 5d34 <z_setup_new_thread+0x50>
	new_thread->resource_pool = _current->resource_pool;
    5d32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    5d34:	6723      	str	r3, [r4, #112]	; 0x70
}
    5d36:	4640      	mov	r0, r8
    5d38:	b004      	add	sp, #16
    5d3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5d3e:	bf00      	nop
    5d40:	2000058c 	.word	0x2000058c

00005d44 <z_init_static_threads>:
{
    5d44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5d48:	4c29      	ldr	r4, [pc, #164]	; (5df0 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    5d4a:	4d2a      	ldr	r5, [pc, #168]	; (5df4 <z_init_static_threads+0xb0>)
{
    5d4c:	b087      	sub	sp, #28
    5d4e:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    5d50:	42ae      	cmp	r6, r5
    5d52:	f104 042c 	add.w	r4, r4, #44	; 0x2c
    5d56:	d30f      	bcc.n	5d78 <z_init_static_threads+0x34>
	k_sched_lock();
    5d58:	f000 fb90 	bl	647c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    5d5c:	4c24      	ldr	r4, [pc, #144]	; (5df0 <z_init_static_threads+0xac>)

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    5d5e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 5df8 <z_init_static_threads+0xb4>
    5d62:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    5d66:	f240 37e7 	movw	r7, #999	; 0x3e7
    5d6a:	42ac      	cmp	r4, r5
    5d6c:	d320      	bcc.n	5db0 <z_init_static_threads+0x6c>
}
    5d6e:	b007      	add	sp, #28
    5d70:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    5d74:	f000 bb96 	b.w	64a4 <k_sched_unlock>
		z_setup_new_thread(
    5d78:	f854 3c04 	ldr.w	r3, [r4, #-4]
    5d7c:	9305      	str	r3, [sp, #20]
    5d7e:	f854 3c0c 	ldr.w	r3, [r4, #-12]
    5d82:	9304      	str	r3, [sp, #16]
    5d84:	f854 3c10 	ldr.w	r3, [r4, #-16]
    5d88:	9303      	str	r3, [sp, #12]
    5d8a:	f854 3c14 	ldr.w	r3, [r4, #-20]
    5d8e:	9302      	str	r3, [sp, #8]
    5d90:	f854 3c18 	ldr.w	r3, [r4, #-24]
    5d94:	9301      	str	r3, [sp, #4]
    5d96:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    5d9a:	9300      	str	r3, [sp, #0]
    5d9c:	e954 2309 	ldrd	r2, r3, [r4, #-36]	; 0x24
    5da0:	e954 010b 	ldrd	r0, r1, [r4, #-44]	; 0x2c
    5da4:	f7ff ff9e 	bl	5ce4 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    5da8:	f854 3c2c 	ldr.w	r3, [r4, #-44]
    5dac:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    5dae:	e7ce      	b.n	5d4e <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    5db0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5db2:	1c5a      	adds	r2, r3, #1
    5db4:	d00d      	beq.n	5dd2 <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    5db6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    5dba:	2100      	movs	r1, #0
    5dbc:	4638      	mov	r0, r7
    5dbe:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    5dc2:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    5dc6:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    5dca:	d104      	bne.n	5dd6 <z_init_static_threads+0x92>
	z_sched_start(thread);
    5dcc:	4640      	mov	r0, r8
    5dce:	f000 fb05 	bl	63dc <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    5dd2:	342c      	adds	r4, #44	; 0x2c
    5dd4:	e7c9      	b.n	5d6a <z_init_static_threads+0x26>
    5dd6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    5dda:	2300      	movs	r3, #0
    5ddc:	f7fa f97e 	bl	dc <__aeabi_uldivmod>
    5de0:	4602      	mov	r2, r0
    5de2:	460b      	mov	r3, r1
    5de4:	f108 0018 	add.w	r0, r8, #24
    5de8:	4649      	mov	r1, r9
    5dea:	f000 fce1 	bl	67b0 <z_add_timeout>
    5dee:	e7f0      	b.n	5dd2 <z_init_static_threads+0x8e>
    5df0:	00007e4c 	.word	0x00007e4c
    5df4:	00007e4c 	.word	0x00007e4c
    5df8:	00007b5d 	.word	0x00007b5d

00005dfc <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    5dfc:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    5dfe:	4c0b      	ldr	r4, [pc, #44]	; (5e2c <idle+0x30>)
	return !z_sys_post_kernel;
    5e00:	4d0b      	ldr	r5, [pc, #44]	; (5e30 <idle+0x34>)
	__asm__ volatile(
    5e02:	f04f 0220 	mov.w	r2, #32
    5e06:	f3ef 8311 	mrs	r3, BASEPRI
    5e0a:	f382 8812 	msr	BASEPRI_MAX, r2
    5e0e:	f3bf 8f6f 	isb	sy
    5e12:	f001 feef 	bl	7bf4 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    5e16:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    5e18:	6160      	str	r0, [r4, #20]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    5e1a:	b913      	cbnz	r3, 5e22 <idle+0x26>
	arch_cpu_idle();
    5e1c:	f7fc feea 	bl	2bf4 <arch_cpu_idle>
}
    5e20:	e7ef      	b.n	5e02 <idle+0x6>
    5e22:	f7fc fd29 	bl	2878 <pm_system_suspend>
    5e26:	2800      	cmp	r0, #0
    5e28:	d1eb      	bne.n	5e02 <idle+0x6>
    5e2a:	e7f7      	b.n	5e1c <idle+0x20>
    5e2c:	2000058c 	.word	0x2000058c
    5e30:	20000bd7 	.word	0x20000bd7

00005e34 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    5e34:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    5e38:	4604      	mov	r4, r0
    5e3a:	4617      	mov	r7, r2
    5e3c:	461e      	mov	r6, r3
    5e3e:	f04f 0320 	mov.w	r3, #32
    5e42:	f3ef 8811 	mrs	r8, BASEPRI
    5e46:	f383 8812 	msr	BASEPRI_MAX, r3
    5e4a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    5e4e:	68c3      	ldr	r3, [r0, #12]
    5e50:	4a33      	ldr	r2, [pc, #204]	; (5f20 <z_impl_k_mutex_lock+0xec>)
    5e52:	b17b      	cbz	r3, 5e74 <z_impl_k_mutex_lock+0x40>
    5e54:	6880      	ldr	r0, [r0, #8]
    5e56:	6891      	ldr	r1, [r2, #8]
    5e58:	4288      	cmp	r0, r1
    5e5a:	d019      	beq.n	5e90 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    5e5c:	ea57 0306 	orrs.w	r3, r7, r6
    5e60:	d118      	bne.n	5e94 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    5e62:	f388 8811 	msr	BASEPRI, r8
    5e66:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    5e6a:	f06f 000f 	mvn.w	r0, #15
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    5e6e:	b002      	add	sp, #8
    5e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    5e74:	6891      	ldr	r1, [r2, #8]
    5e76:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    5e7a:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    5e7c:	3301      	adds	r3, #1
    5e7e:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    5e80:	6893      	ldr	r3, [r2, #8]
    5e82:	60a3      	str	r3, [r4, #8]
    5e84:	f388 8811 	msr	BASEPRI, r8
    5e88:	f3bf 8f6f 	isb	sy
		return 0;
    5e8c:	2000      	movs	r0, #0
    5e8e:	e7ee      	b.n	5e6e <z_impl_k_mutex_lock+0x3a>
					_current->base.prio :
    5e90:	6921      	ldr	r1, [r4, #16]
    5e92:	e7f2      	b.n	5e7a <z_impl_k_mutex_lock+0x46>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    5e94:	f991 100e 	ldrsb.w	r1, [r1, #14]
    5e98:	f990 300e 	ldrsb.w	r3, [r0, #14]
	return prio >= CONFIG_PRIORITY_CEILING;
}

static inline int z_get_new_prio_with_ceiling(int prio)
{
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    5e9c:	4299      	cmp	r1, r3
    5e9e:	bfa8      	it	ge
    5ea0:	4619      	movge	r1, r3
    5ea2:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    5ea6:	4291      	cmp	r1, r2
    5ea8:	bfb8      	it	lt
    5eaa:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    5eac:	428b      	cmp	r3, r1
    5eae:	dd2e      	ble.n	5f0e <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    5eb0:	f001 fde0 	bl	7a74 <adjust_owner_prio.isra.0>
    5eb4:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    5eb6:	e9cd 7600 	strd	r7, r6, [sp]
    5eba:	481a      	ldr	r0, [pc, #104]	; (5f24 <z_impl_k_mutex_lock+0xf0>)
    5ebc:	4622      	mov	r2, r4
    5ebe:	4641      	mov	r1, r8
    5ec0:	f000 fa16 	bl	62f0 <z_pend_curr>
	if (got_mutex == 0) {
    5ec4:	2800      	cmp	r0, #0
    5ec6:	d0e1      	beq.n	5e8c <z_impl_k_mutex_lock+0x58>
	__asm__ volatile(
    5ec8:	f04f 0320 	mov.w	r3, #32
    5ecc:	f3ef 8611 	mrs	r6, BASEPRI
    5ed0:	f383 8812 	msr	BASEPRI_MAX, r3
    5ed4:	f3bf 8f6f 	isb	sy
	if (likely(mutex->owner != NULL)) {
    5ed8:	68a0      	ldr	r0, [r4, #8]
    5eda:	b1d0      	cbz	r0, 5f12 <z_impl_k_mutex_lock+0xde>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    5edc:	6823      	ldr	r3, [r4, #0]
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    5ede:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5ee0:	429c      	cmp	r4, r3
    5ee2:	d00a      	beq.n	5efa <z_impl_k_mutex_lock+0xc6>
    5ee4:	b14b      	cbz	r3, 5efa <z_impl_k_mutex_lock+0xc6>
    5ee6:	f993 300e 	ldrsb.w	r3, [r3, #14]
    5eea:	4299      	cmp	r1, r3
    5eec:	bfa8      	it	ge
    5eee:	4619      	movge	r1, r3
    5ef0:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    5ef4:	4299      	cmp	r1, r3
    5ef6:	bfb8      	it	lt
    5ef8:	4619      	movlt	r1, r3
		resched = adjust_owner_prio(mutex, new_prio) || resched;
    5efa:	f001 fdbb 	bl	7a74 <adjust_owner_prio.isra.0>
    5efe:	b140      	cbz	r0, 5f12 <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    5f00:	4808      	ldr	r0, [pc, #32]	; (5f24 <z_impl_k_mutex_lock+0xf0>)
    5f02:	4631      	mov	r1, r6
    5f04:	f000 fa58 	bl	63b8 <z_reschedule>
	return -EAGAIN;
    5f08:	f06f 000a 	mvn.w	r0, #10
    5f0c:	e7af      	b.n	5e6e <z_impl_k_mutex_lock+0x3a>
	bool resched = false;
    5f0e:	2500      	movs	r5, #0
    5f10:	e7d1      	b.n	5eb6 <z_impl_k_mutex_lock+0x82>
	if (resched) {
    5f12:	2d00      	cmp	r5, #0
    5f14:	d1f4      	bne.n	5f00 <z_impl_k_mutex_lock+0xcc>
	__asm__ volatile(
    5f16:	f386 8811 	msr	BASEPRI, r6
    5f1a:	f3bf 8f6f 	isb	sy
    5f1e:	e7f3      	b.n	5f08 <z_impl_k_mutex_lock+0xd4>
    5f20:	2000058c 	.word	0x2000058c
    5f24:	20000bd8 	.word	0x20000bd8

00005f28 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    5f28:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    5f2a:	6883      	ldr	r3, [r0, #8]
{
    5f2c:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    5f2e:	b36b      	cbz	r3, 5f8c <z_impl_k_mutex_unlock+0x64>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    5f30:	4a19      	ldr	r2, [pc, #100]	; (5f98 <z_impl_k_mutex_unlock+0x70>)
    5f32:	6892      	ldr	r2, [r2, #8]
    5f34:	4293      	cmp	r3, r2
    5f36:	d12c      	bne.n	5f92 <z_impl_k_mutex_unlock+0x6a>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    5f38:	68c3      	ldr	r3, [r0, #12]
    5f3a:	2b01      	cmp	r3, #1
    5f3c:	d903      	bls.n	5f46 <z_impl_k_mutex_unlock+0x1e>
		mutex->lock_count--;
    5f3e:	3b01      	subs	r3, #1
    5f40:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
    5f42:	2000      	movs	r0, #0
}
    5f44:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    5f46:	f04f 0320 	mov.w	r3, #32
    5f4a:	f3ef 8511 	mrs	r5, BASEPRI
    5f4e:	f383 8812 	msr	BASEPRI_MAX, r3
    5f52:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    5f56:	6901      	ldr	r1, [r0, #16]
    5f58:	6880      	ldr	r0, [r0, #8]
    5f5a:	f001 fd8b 	bl	7a74 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    5f5e:	4620      	mov	r0, r4
    5f60:	f001 fe00 	bl	7b64 <z_unpend_first_thread>
	mutex->owner = new_owner;
    5f64:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    5f66:	b158      	cbz	r0, 5f80 <z_impl_k_mutex_unlock+0x58>
		mutex->owner_orig_prio = new_owner->base.prio;
    5f68:	f990 200e 	ldrsb.w	r2, [r0, #14]
    5f6c:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    5f6e:	2200      	movs	r2, #0
    5f70:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    5f72:	f001 fdc1 	bl	7af8 <z_ready_thread>
		z_reschedule(&lock, key);
    5f76:	4809      	ldr	r0, [pc, #36]	; (5f9c <z_impl_k_mutex_unlock+0x74>)
    5f78:	4629      	mov	r1, r5
    5f7a:	f000 fa1d 	bl	63b8 <z_reschedule>
    5f7e:	e7e0      	b.n	5f42 <z_impl_k_mutex_unlock+0x1a>
		mutex->lock_count = 0U;
    5f80:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    5f82:	f385 8811 	msr	BASEPRI, r5
    5f86:	f3bf 8f6f 	isb	sy
    5f8a:	e7da      	b.n	5f42 <z_impl_k_mutex_unlock+0x1a>
		return -EINVAL;
    5f8c:	f06f 0015 	mvn.w	r0, #21
    5f90:	e7d8      	b.n	5f44 <z_impl_k_mutex_unlock+0x1c>
		return -EPERM;
    5f92:	f04f 30ff 	mov.w	r0, #4294967295
    5f96:	e7d5      	b.n	5f44 <z_impl_k_mutex_unlock+0x1c>
    5f98:	2000058c 	.word	0x2000058c
    5f9c:	20000bd8 	.word	0x20000bd8

00005fa0 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    5fa0:	b538      	push	{r3, r4, r5, lr}
    5fa2:	4604      	mov	r4, r0
	__asm__ volatile(
    5fa4:	f04f 0320 	mov.w	r3, #32
    5fa8:	f3ef 8511 	mrs	r5, BASEPRI
    5fac:	f383 8812 	msr	BASEPRI_MAX, r3
    5fb0:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    5fb4:	f001 fdd6 	bl	7b64 <z_unpend_first_thread>

	if (thread != NULL) {
    5fb8:	b148      	cbz	r0, 5fce <z_impl_k_sem_give+0x2e>
    5fba:	2200      	movs	r2, #0
    5fbc:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    5fbe:	f001 fd9b 	bl	7af8 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    5fc2:	4629      	mov	r1, r5
    5fc4:	4805      	ldr	r0, [pc, #20]	; (5fdc <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    5fc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    5fca:	f000 b9f5 	b.w	63b8 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    5fce:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    5fd2:	429a      	cmp	r2, r3
    5fd4:	bf18      	it	ne
    5fd6:	3301      	addne	r3, #1
    5fd8:	60a3      	str	r3, [r4, #8]
}
    5fda:	e7f2      	b.n	5fc2 <z_impl_k_sem_give+0x22>
    5fdc:	20000bd8 	.word	0x20000bd8

00005fe0 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    5fe0:	b513      	push	{r0, r1, r4, lr}
    5fe2:	f04f 0420 	mov.w	r4, #32
    5fe6:	f3ef 8111 	mrs	r1, BASEPRI
    5fea:	f384 8812 	msr	BASEPRI_MAX, r4
    5fee:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    5ff2:	6884      	ldr	r4, [r0, #8]
    5ff4:	b144      	cbz	r4, 6008 <z_impl_k_sem_take+0x28>
		sem->count--;
    5ff6:	3c01      	subs	r4, #1
    5ff8:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    5ffa:	f381 8811 	msr	BASEPRI, r1
    5ffe:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    6002:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    6004:	b002      	add	sp, #8
    6006:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    6008:	ea52 0403 	orrs.w	r4, r2, r3
    600c:	d106      	bne.n	601c <z_impl_k_sem_take+0x3c>
    600e:	f381 8811 	msr	BASEPRI, r1
    6012:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    6016:	f06f 000f 	mvn.w	r0, #15
    601a:	e7f3      	b.n	6004 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    601c:	e9cd 2300 	strd	r2, r3, [sp]
    6020:	4602      	mov	r2, r0
    6022:	4802      	ldr	r0, [pc, #8]	; (602c <z_impl_k_sem_take+0x4c>)
    6024:	f000 f964 	bl	62f0 <z_pend_curr>
	return ret;
    6028:	e7ec      	b.n	6004 <z_impl_k_sem_take+0x24>
    602a:	bf00      	nop
    602c:	20000bd8 	.word	0x20000bd8

00006030 <z_impl_k_sem_reset>:

void z_impl_k_sem_reset(struct k_sem *sem)
{
    6030:	b570      	push	{r4, r5, r6, lr}
    6032:	4604      	mov	r4, r0
	__asm__ volatile(
    6034:	f04f 0320 	mov.w	r3, #32
    6038:	f3ef 8511 	mrs	r5, BASEPRI
    603c:	f383 8812 	msr	BASEPRI_MAX, r3
    6040:	f3bf 8f6f 	isb	sy
    6044:	f06f 060a 	mvn.w	r6, #10
	struct k_thread *thread;
	k_spinlock_key_t key = k_spin_lock(&lock);

	while (true) {
		thread = z_unpend_first_thread(&sem->wait_q);
    6048:	4620      	mov	r0, r4
    604a:	f001 fd8b 	bl	7b64 <z_unpend_first_thread>
		if (thread == NULL) {
    604e:	b118      	cbz	r0, 6058 <z_impl_k_sem_reset+0x28>
    6050:	6786      	str	r6, [r0, #120]	; 0x78
			break;
		}
		arch_thread_return_value_set(thread, -EAGAIN);
		z_ready_thread(thread);
    6052:	f001 fd51 	bl	7af8 <z_ready_thread>
		thread = z_unpend_first_thread(&sem->wait_q);
    6056:	e7f7      	b.n	6048 <z_impl_k_sem_reset+0x18>
	}
	sem->count = 0;
    6058:	60a0      	str	r0, [r4, #8]

	SYS_PORT_TRACING_OBJ_FUNC(k_sem, reset, sem);

	handle_poll_events(sem);

	z_reschedule(&lock, key);
    605a:	4629      	mov	r1, r5
    605c:	4802      	ldr	r0, [pc, #8]	; (6068 <z_impl_k_sem_reset+0x38>)
}
    605e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_reschedule(&lock, key);
    6062:	f000 b9a9 	b.w	63b8 <z_reschedule>
    6066:	bf00      	nop
    6068:	20000bd8 	.word	0x20000bd8

0000606c <sliceable>:
{
	bool ret = is_preempt(thread)
		&& slice_time(thread) != 0
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
		&& !z_is_thread_prevented_from_running(thread)
		&& !z_is_idle_thread_object(thread);
    606c:	89c3      	ldrh	r3, [r0, #14]
    606e:	2b7f      	cmp	r3, #127	; 0x7f
    6070:	d812      	bhi.n	6098 <sliceable+0x2c>
	int ret = slice_ticks;
    6072:	4b0a      	ldr	r3, [pc, #40]	; (609c <sliceable+0x30>)
    6074:	681b      	ldr	r3, [r3, #0]
		&& slice_time(thread) != 0
    6076:	b163      	cbz	r3, 6092 <sliceable+0x26>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    6078:	4b09      	ldr	r3, [pc, #36]	; (60a0 <sliceable+0x34>)
    607a:	f990 200e 	ldrsb.w	r2, [r0, #14]
    607e:	681b      	ldr	r3, [r3, #0]
    6080:	429a      	cmp	r2, r3
    6082:	db09      	blt.n	6098 <sliceable+0x2c>
		&& !z_is_thread_prevented_from_running(thread)
    6084:	7b43      	ldrb	r3, [r0, #13]
    6086:	06db      	lsls	r3, r3, #27
    6088:	d106      	bne.n	6098 <sliceable+0x2c>
		&& !z_is_idle_thread_object(thread);
    608a:	4b06      	ldr	r3, [pc, #24]	; (60a4 <sliceable+0x38>)
    608c:	1ac3      	subs	r3, r0, r3
    608e:	bf18      	it	ne
    6090:	2301      	movne	r3, #1
#ifdef CONFIG_TIMESLICE_PER_THREAD
	ret |= thread->base.slice_ticks != 0;
#endif

	return ret;
}
    6092:	f003 0001 	and.w	r0, r3, #1
    6096:	4770      	bx	lr
		&& !z_is_idle_thread_object(thread);
    6098:	2300      	movs	r3, #0
    609a:	e7fa      	b.n	6092 <sliceable+0x26>
    609c:	200005b8 	.word	0x200005b8
    60a0:	200005b4 	.word	0x200005b4
    60a4:	200001d0 	.word	0x200001d0

000060a8 <slice_timeout>:

static void slice_timeout(struct _timeout *t)
{
	int cpu = ARRAY_INDEX(slice_timeouts, t);
    60a8:	4b04      	ldr	r3, [pc, #16]	; (60bc <slice_timeout+0x14>)
    60aa:	1ac0      	subs	r0, r0, r3
    60ac:	4b04      	ldr	r3, [pc, #16]	; (60c0 <slice_timeout+0x18>)
    60ae:	10c0      	asrs	r0, r0, #3
    60b0:	4358      	muls	r0, r3

	slice_expired[cpu] = true;
    60b2:	4b04      	ldr	r3, [pc, #16]	; (60c4 <slice_timeout+0x1c>)
    60b4:	2201      	movs	r2, #1
    60b6:	541a      	strb	r2, [r3, r0]
	 * the specific core, but that's not part of the API yet.
	 */
	if (IS_ENABLED(CONFIG_SMP) && cpu != _current_cpu->id) {
		flag_ipi();
	}
}
    60b8:	4770      	bx	lr
    60ba:	bf00      	nop
    60bc:	200002d0 	.word	0x200002d0
    60c0:	aaaaaaab 	.word	0xaaaaaaab
    60c4:	20000bd8 	.word	0x20000bd8

000060c8 <z_reset_time_slice>:

void z_reset_time_slice(struct k_thread *curr)
{
    60c8:	b570      	push	{r4, r5, r6, lr}
	int cpu = _current_cpu->id;
    60ca:	4b0e      	ldr	r3, [pc, #56]	; (6104 <z_reset_time_slice+0x3c>)

	z_abort_timeout(&slice_timeouts[cpu]);
    60cc:	4c0e      	ldr	r4, [pc, #56]	; (6108 <z_reset_time_slice+0x40>)
	int cpu = _current_cpu->id;
    60ce:	7c1e      	ldrb	r6, [r3, #16]
	z_abort_timeout(&slice_timeouts[cpu]);
    60d0:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    60d4:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
{
    60d8:	4605      	mov	r5, r0
	z_abort_timeout(&slice_timeouts[cpu]);
    60da:	4620      	mov	r0, r4
    60dc:	f001 fd74 	bl	7bc8 <z_abort_timeout>
	slice_expired[cpu] = false;
    60e0:	4b0a      	ldr	r3, [pc, #40]	; (610c <z_reset_time_slice+0x44>)
    60e2:	2200      	movs	r2, #0
	if (sliceable(curr)) {
    60e4:	4628      	mov	r0, r5
	slice_expired[cpu] = false;
    60e6:	559a      	strb	r2, [r3, r6]
	if (sliceable(curr)) {
    60e8:	f7ff ffc0 	bl	606c <sliceable>
    60ec:	b148      	cbz	r0, 6102 <z_reset_time_slice+0x3a>
	int ret = slice_ticks;
    60ee:	4b08      	ldr	r3, [pc, #32]	; (6110 <z_reset_time_slice+0x48>)
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    60f0:	4908      	ldr	r1, [pc, #32]	; (6114 <z_reset_time_slice+0x4c>)
			      K_TICKS(slice_time(curr) - 1));
    60f2:	681a      	ldr	r2, [r3, #0]
    60f4:	3a01      	subs	r2, #1
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    60f6:	4620      	mov	r0, r4
    60f8:	17d3      	asrs	r3, r2, #31
	}
}
    60fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    60fe:	f000 bb57 	b.w	67b0 <z_add_timeout>
}
    6102:	bd70      	pop	{r4, r5, r6, pc}
    6104:	2000058c 	.word	0x2000058c
    6108:	200002d0 	.word	0x200002d0
    610c:	20000bd8 	.word	0x20000bd8
    6110:	200005b8 	.word	0x200005b8
    6114:	000060a9 	.word	0x000060a9

00006118 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
    6118:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    611a:	4d0d      	ldr	r5, [pc, #52]	; (6150 <update_cache+0x38>)
    611c:	462b      	mov	r3, r5
    611e:	f853 4f1c 	ldr.w	r4, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6122:	429c      	cmp	r4, r3
    6124:	d000      	beq.n	6128 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    6126:	b904      	cbnz	r4, 612a <update_cache+0x12>
    6128:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    612a:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    612c:	b938      	cbnz	r0, 613e <update_cache+0x26>
	if (z_is_thread_prevented_from_running(_current)) {
    612e:	7b5a      	ldrb	r2, [r3, #13]
    6130:	06d2      	lsls	r2, r2, #27
    6132:	d104      	bne.n	613e <update_cache+0x26>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    6134:	69a2      	ldr	r2, [r4, #24]
    6136:	b912      	cbnz	r2, 613e <update_cache+0x26>
	if (is_preempt(_current) || is_metairq(thread)) {
    6138:	89da      	ldrh	r2, [r3, #14]
    613a:	2a7f      	cmp	r2, #127	; 0x7f
    613c:	d805      	bhi.n	614a <update_cache+0x32>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
    613e:	429c      	cmp	r4, r3
    6140:	d002      	beq.n	6148 <update_cache+0x30>
			z_reset_time_slice(thread);
    6142:	4620      	mov	r0, r4
    6144:	f7ff ffc0 	bl	60c8 <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
    6148:	4623      	mov	r3, r4
    614a:	61ab      	str	r3, [r5, #24]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
    614c:	bd38      	pop	{r3, r4, r5, pc}
    614e:	bf00      	nop
    6150:	2000058c 	.word	0x2000058c

00006154 <move_thread_to_end_of_prio_q>:
{
    6154:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    6156:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    615a:	7b43      	ldrb	r3, [r0, #13]
    615c:	2a00      	cmp	r2, #0
{
    615e:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    6160:	da04      	bge.n	616c <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6162:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6166:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    6168:	f001 fc8c 	bl	7a84 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    616c:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    616e:	4a15      	ldr	r2, [pc, #84]	; (61c4 <move_thread_to_end_of_prio_q+0x70>)
    6170:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6174:	4610      	mov	r0, r2
    6176:	734b      	strb	r3, [r1, #13]
    6178:	f850 3f1c 	ldr.w	r3, [r0, #28]!
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    617c:	6a14      	ldr	r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    617e:	4283      	cmp	r3, r0
    6180:	bf08      	it	eq
    6182:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6184:	b923      	cbnz	r3, 6190 <move_thread_to_end_of_prio_q+0x3c>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
    6186:	e9c1 0400 	strd	r0, r4, [r1]

	tail->next = node;
    618a:	6021      	str	r1, [r4, #0]
	list->tail = node;
    618c:	6211      	str	r1, [r2, #32]
}
    618e:	e00c      	b.n	61aa <move_thread_to_end_of_prio_q+0x56>
	int32_t b1 = thread_1->base.prio;
    6190:	f991 500e 	ldrsb.w	r5, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    6194:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    6198:	42b5      	cmp	r5, r6
    619a:	d00e      	beq.n	61ba <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
    619c:	42ae      	cmp	r6, r5
    619e:	dd0c      	ble.n	61ba <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    61a0:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    61a2:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    61a6:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    61a8:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    61aa:	6890      	ldr	r0, [r2, #8]
    61ac:	1a43      	subs	r3, r0, r1
    61ae:	4258      	negs	r0, r3
}
    61b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    61b4:	4158      	adcs	r0, r3
    61b6:	f7ff bfaf 	b.w	6118 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    61ba:	429c      	cmp	r4, r3
    61bc:	d0e3      	beq.n	6186 <move_thread_to_end_of_prio_q+0x32>
    61be:	681b      	ldr	r3, [r3, #0]
    61c0:	e7e0      	b.n	6184 <move_thread_to_end_of_prio_q+0x30>
    61c2:	bf00      	nop
    61c4:	2000058c 	.word	0x2000058c

000061c8 <ready_thread>:
{
    61c8:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    61ca:	f990 300d 	ldrsb.w	r3, [r0, #13]
    61ce:	7b42      	ldrb	r2, [r0, #13]
    61d0:	2b00      	cmp	r3, #0
    61d2:	db29      	blt.n	6228 <ready_thread+0x60>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    61d4:	06d3      	lsls	r3, r2, #27
    61d6:	d127      	bne.n	6228 <ready_thread+0x60>
	return node->next != NULL;
    61d8:	6983      	ldr	r3, [r0, #24]
    61da:	bb2b      	cbnz	r3, 6228 <ready_thread+0x60>
	return list->head == list;
    61dc:	4913      	ldr	r1, [pc, #76]	; (622c <ready_thread+0x64>)
	thread->base.thread_state |= _THREAD_QUEUED;
    61de:	f062 027f 	orn	r2, r2, #127	; 0x7f
    61e2:	7342      	strb	r2, [r0, #13]
    61e4:	460a      	mov	r2, r1
    61e6:	f852 4f1c 	ldr.w	r4, [r2, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    61ea:	4294      	cmp	r4, r2
    61ec:	bf18      	it	ne
    61ee:	4623      	movne	r3, r4
	return (node == list->tail) ? NULL : node->next;
    61f0:	6a0c      	ldr	r4, [r1, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    61f2:	b923      	cbnz	r3, 61fe <ready_thread+0x36>
	node->prev = tail;
    61f4:	e9c0 2400 	strd	r2, r4, [r0]
	tail->next = node;
    61f8:	6020      	str	r0, [r4, #0]
	list->tail = node;
    61fa:	6208      	str	r0, [r1, #32]
}
    61fc:	e00c      	b.n	6218 <ready_thread+0x50>
	int32_t b1 = thread_1->base.prio;
    61fe:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    6202:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    6206:	42b5      	cmp	r5, r6
    6208:	d00a      	beq.n	6220 <ready_thread+0x58>
		if (z_sched_prio_cmp(thread, t) > 0) {
    620a:	42ae      	cmp	r6, r5
    620c:	dd08      	ble.n	6220 <ready_thread+0x58>
	sys_dnode_t *const prev = successor->prev;
    620e:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6210:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    6214:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    6216:	6058      	str	r0, [r3, #4]
}
    6218:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    621a:	2000      	movs	r0, #0
    621c:	f7ff bf7c 	b.w	6118 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    6220:	42a3      	cmp	r3, r4
    6222:	d0e7      	beq.n	61f4 <ready_thread+0x2c>
    6224:	681b      	ldr	r3, [r3, #0]
    6226:	e7e4      	b.n	61f2 <ready_thread+0x2a>
}
    6228:	bc70      	pop	{r4, r5, r6}
    622a:	4770      	bx	lr
    622c:	2000058c 	.word	0x2000058c

00006230 <unready_thread>:
{
    6230:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    6232:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    6236:	7b43      	ldrb	r3, [r0, #13]
    6238:	2a00      	cmp	r2, #0
{
    623a:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    623c:	da04      	bge.n	6248 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    623e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6242:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    6244:	f001 fc1e 	bl	7a84 <sys_dlist_remove>
	update_cache(thread == _current);
    6248:	4b04      	ldr	r3, [pc, #16]	; (625c <unready_thread+0x2c>)
    624a:	6898      	ldr	r0, [r3, #8]
    624c:	1a43      	subs	r3, r0, r1
    624e:	4258      	negs	r0, r3
    6250:	4158      	adcs	r0, r3
}
    6252:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    6256:	f7ff bf5f 	b.w	6118 <update_cache>
    625a:	bf00      	nop
    625c:	2000058c 	.word	0x2000058c

00006260 <pend_locked>:
{
    6260:	b570      	push	{r4, r5, r6, lr}
    6262:	4615      	mov	r5, r2
    6264:	461c      	mov	r4, r3
    6266:	4606      	mov	r6, r0
	add_to_waitq_locked(thread, wait_q);
    6268:	f001 fc1e 	bl	7aa8 <add_to_waitq_locked>
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    626c:	f1b4 3fff 	cmp.w	r4, #4294967295
    6270:	bf08      	it	eq
    6272:	f1b5 3fff 	cmpeq.w	r5, #4294967295
    6276:	d008      	beq.n	628a <pend_locked+0x2a>
    6278:	462a      	mov	r2, r5
    627a:	4623      	mov	r3, r4
    627c:	f106 0018 	add.w	r0, r6, #24
    6280:	4902      	ldr	r1, [pc, #8]	; (628c <pend_locked+0x2c>)
}
    6282:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    6286:	f000 ba93 	b.w	67b0 <z_add_timeout>
    628a:	bd70      	pop	{r4, r5, r6, pc}
    628c:	00007b5d 	.word	0x00007b5d

00006290 <z_time_slice>:
{
    6290:	b538      	push	{r3, r4, r5, lr}
    6292:	f04f 0320 	mov.w	r3, #32
    6296:	f3ef 8511 	mrs	r5, BASEPRI
    629a:	f383 8812 	msr	BASEPRI_MAX, r3
    629e:	f3bf 8f6f 	isb	sy
	struct k_thread *curr = _current;
    62a2:	4b10      	ldr	r3, [pc, #64]	; (62e4 <z_time_slice+0x54>)
	if (pending_current == curr) {
    62a4:	4a10      	ldr	r2, [pc, #64]	; (62e8 <z_time_slice+0x58>)
	struct k_thread *curr = _current;
    62a6:	689c      	ldr	r4, [r3, #8]
	if (pending_current == curr) {
    62a8:	6810      	ldr	r0, [r2, #0]
    62aa:	42a0      	cmp	r0, r4
    62ac:	d106      	bne.n	62bc <z_time_slice+0x2c>
		z_reset_time_slice(curr);
    62ae:	f7ff ff0b 	bl	60c8 <z_reset_time_slice>
	__asm__ volatile(
    62b2:	f385 8811 	msr	BASEPRI, r5
    62b6:	f3bf 8f6f 	isb	sy
}
    62ba:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    62bc:	2100      	movs	r1, #0
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    62be:	7c1b      	ldrb	r3, [r3, #16]
	pending_current = NULL;
    62c0:	6011      	str	r1, [r2, #0]
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    62c2:	4a0a      	ldr	r2, [pc, #40]	; (62ec <z_time_slice+0x5c>)
    62c4:	5cd3      	ldrb	r3, [r2, r3]
    62c6:	2b00      	cmp	r3, #0
    62c8:	d0f3      	beq.n	62b2 <z_time_slice+0x22>
    62ca:	4620      	mov	r0, r4
    62cc:	f7ff fece 	bl	606c <sliceable>
    62d0:	2800      	cmp	r0, #0
    62d2:	d0ee      	beq.n	62b2 <z_time_slice+0x22>
		if (!z_is_thread_prevented_from_running(curr)) {
    62d4:	7b63      	ldrb	r3, [r4, #13]
    62d6:	06db      	lsls	r3, r3, #27
    62d8:	d102      	bne.n	62e0 <z_time_slice+0x50>
			move_thread_to_end_of_prio_q(curr);
    62da:	4620      	mov	r0, r4
    62dc:	f7ff ff3a 	bl	6154 <move_thread_to_end_of_prio_q>
		z_reset_time_slice(curr);
    62e0:	4620      	mov	r0, r4
    62e2:	e7e4      	b.n	62ae <z_time_slice+0x1e>
    62e4:	2000058c 	.word	0x2000058c
    62e8:	200005b0 	.word	0x200005b0
    62ec:	20000bd8 	.word	0x20000bd8

000062f0 <z_pend_curr>:
{
    62f0:	b570      	push	{r4, r5, r6, lr}
	pending_current = _current;
    62f2:	480c      	ldr	r0, [pc, #48]	; (6324 <z_pend_curr+0x34>)
    62f4:	4d0c      	ldr	r5, [pc, #48]	; (6328 <z_pend_curr+0x38>)
    62f6:	6886      	ldr	r6, [r0, #8]
    62f8:	602e      	str	r6, [r5, #0]
{
    62fa:	460c      	mov	r4, r1
    62fc:	4611      	mov	r1, r2
    62fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
	__asm__ volatile(
    6302:	f04f 0620 	mov.w	r6, #32
    6306:	f3ef 8511 	mrs	r5, BASEPRI
    630a:	f386 8812 	msr	BASEPRI_MAX, r6
    630e:	f3bf 8f6f 	isb	sy
	pend_locked(_current, wait_q, timeout);
    6312:	6880      	ldr	r0, [r0, #8]
    6314:	f7ff ffa4 	bl	6260 <pend_locked>
	ret = arch_swap(key);
    6318:	4620      	mov	r0, r4
}
    631a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    631e:	f7fc bd3b 	b.w	2d98 <arch_swap>
    6322:	bf00      	nop
    6324:	2000058c 	.word	0x2000058c
    6328:	200005b0 	.word	0x200005b0

0000632c <z_set_prio>:
{
    632c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    632e:	4604      	mov	r4, r0
    6330:	f04f 0320 	mov.w	r3, #32
    6334:	f3ef 8611 	mrs	r6, BASEPRI
    6338:	f383 8812 	msr	BASEPRI_MAX, r3
    633c:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    6340:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    6342:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    6344:	b249      	sxtb	r1, r1
    6346:	d119      	bne.n	637c <z_set_prio+0x50>
	return node->next != NULL;
    6348:	6985      	ldr	r5, [r0, #24]
    634a:	b9bd      	cbnz	r5, 637c <z_set_prio+0x50>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    634c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6350:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    6352:	f001 fb97 	bl	7a84 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    6356:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    6358:	4a16      	ldr	r2, [pc, #88]	; (63b4 <z_set_prio+0x88>)
				thread->base.prio = prio;
    635a:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    635c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6360:	7343      	strb	r3, [r0, #13]
    6362:	4613      	mov	r3, r2
    6364:	f853 0f1c 	ldr.w	r0, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6368:	4298      	cmp	r0, r3
    636a:	bf18      	it	ne
    636c:	4605      	movne	r5, r0
	return (node == list->tail) ? NULL : node->next;
    636e:	6a10      	ldr	r0, [r2, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6370:	b95d      	cbnz	r5, 638a <z_set_prio+0x5e>
	node->prev = tail;
    6372:	e9c4 3000 	strd	r3, r0, [r4]
	tail->next = node;
    6376:	6004      	str	r4, [r0, #0]
	list->tail = node;
    6378:	6214      	str	r4, [r2, #32]
}
    637a:	e011      	b.n	63a0 <z_set_prio+0x74>
			thread->base.prio = prio;
    637c:	73a1      	strb	r1, [r4, #14]
    637e:	2000      	movs	r0, #0
	__asm__ volatile(
    6380:	f386 8811 	msr	BASEPRI, r6
    6384:	f3bf 8f6f 	isb	sy
}
    6388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int32_t b2 = thread_2->base.prio;
    638a:	f995 700e 	ldrsb.w	r7, [r5, #14]
	if (b1 != b2) {
    638e:	42b9      	cmp	r1, r7
    6390:	d00b      	beq.n	63aa <z_set_prio+0x7e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    6392:	428f      	cmp	r7, r1
    6394:	dd09      	ble.n	63aa <z_set_prio+0x7e>
	sys_dnode_t *const prev = successor->prev;
    6396:	686b      	ldr	r3, [r5, #4]
	node->next = successor;
    6398:	e9c4 5300 	strd	r5, r3, [r4]
	prev->next = node;
    639c:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    639e:	606c      	str	r4, [r5, #4]
			update_cache(1);
    63a0:	2001      	movs	r0, #1
    63a2:	f7ff feb9 	bl	6118 <update_cache>
    63a6:	2001      	movs	r0, #1
    63a8:	e7ea      	b.n	6380 <z_set_prio+0x54>
	return (node == list->tail) ? NULL : node->next;
    63aa:	42a8      	cmp	r0, r5
    63ac:	d0e1      	beq.n	6372 <z_set_prio+0x46>
    63ae:	682d      	ldr	r5, [r5, #0]
    63b0:	e7de      	b.n	6370 <z_set_prio+0x44>
    63b2:	bf00      	nop
    63b4:	2000058c 	.word	0x2000058c

000063b8 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    63b8:	b949      	cbnz	r1, 63ce <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    63ba:	f3ef 8005 	mrs	r0, IPSR
    63be:	b930      	cbnz	r0, 63ce <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    63c0:	4b05      	ldr	r3, [pc, #20]	; (63d8 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    63c2:	699a      	ldr	r2, [r3, #24]
    63c4:	689b      	ldr	r3, [r3, #8]
    63c6:	429a      	cmp	r2, r3
    63c8:	d001      	beq.n	63ce <z_reschedule+0x16>
    63ca:	f7fc bce5 	b.w	2d98 <arch_swap>
    63ce:	f381 8811 	msr	BASEPRI, r1
    63d2:	f3bf 8f6f 	isb	sy
}
    63d6:	4770      	bx	lr
    63d8:	2000058c 	.word	0x2000058c

000063dc <z_sched_start>:
{
    63dc:	b510      	push	{r4, lr}
	__asm__ volatile(
    63de:	f04f 0220 	mov.w	r2, #32
    63e2:	f3ef 8411 	mrs	r4, BASEPRI
    63e6:	f382 8812 	msr	BASEPRI_MAX, r2
    63ea:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    63ee:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    63f0:	0751      	lsls	r1, r2, #29
    63f2:	d404      	bmi.n	63fe <z_sched_start+0x22>
	__asm__ volatile(
    63f4:	f384 8811 	msr	BASEPRI, r4
    63f8:	f3bf 8f6f 	isb	sy
}
    63fc:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    63fe:	f022 0204 	bic.w	r2, r2, #4
    6402:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    6404:	f7ff fee0 	bl	61c8 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    6408:	4621      	mov	r1, r4
    640a:	4802      	ldr	r0, [pc, #8]	; (6414 <z_sched_start+0x38>)
}
    640c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    6410:	f7ff bfd2 	b.w	63b8 <z_reschedule>
    6414:	20000bd9 	.word	0x20000bd9

00006418 <z_impl_k_thread_suspend>:
{
    6418:	b570      	push	{r4, r5, r6, lr}
    641a:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    641c:	3018      	adds	r0, #24
    641e:	f001 fbd3 	bl	7bc8 <z_abort_timeout>
	__asm__ volatile(
    6422:	f04f 0320 	mov.w	r3, #32
    6426:	f3ef 8611 	mrs	r6, BASEPRI
    642a:	f383 8812 	msr	BASEPRI_MAX, r3
    642e:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    6432:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    6436:	7b63      	ldrb	r3, [r4, #13]
    6438:	2a00      	cmp	r2, #0
    643a:	da05      	bge.n	6448 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    643c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6440:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    6442:	4620      	mov	r0, r4
    6444:	f001 fb1e 	bl	7a84 <sys_dlist_remove>
		update_cache(thread == _current);
    6448:	4d0b      	ldr	r5, [pc, #44]	; (6478 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    644a:	7b63      	ldrb	r3, [r4, #13]
    644c:	68a8      	ldr	r0, [r5, #8]
    644e:	f043 0310 	orr.w	r3, r3, #16
    6452:	7363      	strb	r3, [r4, #13]
    6454:	1b03      	subs	r3, r0, r4
    6456:	4258      	negs	r0, r3
    6458:	4158      	adcs	r0, r3
    645a:	f7ff fe5d 	bl	6118 <update_cache>
	__asm__ volatile(
    645e:	f386 8811 	msr	BASEPRI, r6
    6462:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    6466:	68ab      	ldr	r3, [r5, #8]
    6468:	42a3      	cmp	r3, r4
    646a:	d103      	bne.n	6474 <z_impl_k_thread_suspend+0x5c>
}
    646c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    6470:	f001 bba0 	b.w	7bb4 <z_reschedule_unlocked>
}
    6474:	bd70      	pop	{r4, r5, r6, pc}
    6476:	bf00      	nop
    6478:	2000058c 	.word	0x2000058c

0000647c <k_sched_lock>:
	__asm__ volatile(
    647c:	f04f 0320 	mov.w	r3, #32
    6480:	f3ef 8111 	mrs	r1, BASEPRI
    6484:	f383 8812 	msr	BASEPRI_MAX, r3
    6488:	f3bf 8f6f 	isb	sy
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    648c:	4b04      	ldr	r3, [pc, #16]	; (64a0 <k_sched_lock+0x24>)
    648e:	689a      	ldr	r2, [r3, #8]
    6490:	7bd3      	ldrb	r3, [r2, #15]
    6492:	3b01      	subs	r3, #1
    6494:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    6496:	f381 8811 	msr	BASEPRI, r1
    649a:	f3bf 8f6f 	isb	sy
}
    649e:	4770      	bx	lr
    64a0:	2000058c 	.word	0x2000058c

000064a4 <k_sched_unlock>:
{
    64a4:	b510      	push	{r4, lr}
	__asm__ volatile(
    64a6:	f04f 0320 	mov.w	r3, #32
    64aa:	f3ef 8411 	mrs	r4, BASEPRI
    64ae:	f383 8812 	msr	BASEPRI_MAX, r3
    64b2:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    64b6:	4b08      	ldr	r3, [pc, #32]	; (64d8 <k_sched_unlock+0x34>)
    64b8:	689a      	ldr	r2, [r3, #8]
    64ba:	7bd3      	ldrb	r3, [r2, #15]
    64bc:	3301      	adds	r3, #1
    64be:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    64c0:	2000      	movs	r0, #0
    64c2:	f7ff fe29 	bl	6118 <update_cache>
	__asm__ volatile(
    64c6:	f384 8811 	msr	BASEPRI, r4
    64ca:	f3bf 8f6f 	isb	sy
}
    64ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    64d2:	f001 bb6f 	b.w	7bb4 <z_reschedule_unlocked>
    64d6:	bf00      	nop
    64d8:	2000058c 	.word	0x2000058c

000064dc <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    64dc:	4b02      	ldr	r3, [pc, #8]	; (64e8 <z_sched_init+0xc>)
    64de:	f103 021c 	add.w	r2, r3, #28
	list->tail = (sys_dnode_t *)list;
    64e2:	e9c3 2207 	strd	r2, r2, [r3, #28]
		init_ready_q(&_kernel.cpus[i].ready_q);
	}
#else
	init_ready_q(&_kernel.ready_q);
#endif
}
    64e6:	4770      	bx	lr
    64e8:	2000058c 	.word	0x2000058c

000064ec <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
    64ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    64ee:	f04f 0320 	mov.w	r3, #32
    64f2:	f3ef 8511 	mrs	r5, BASEPRI
    64f6:	f383 8812 	msr	BASEPRI_MAX, r3
    64fa:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    64fe:	4919      	ldr	r1, [pc, #100]	; (6564 <z_impl_k_yield+0x78>)
    6500:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6502:	7b43      	ldrb	r3, [r0, #13]
    6504:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6508:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    650a:	f001 fabb 	bl	7a84 <sys_dlist_remove>
	}
	queue_thread(_current);
    650e:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    6510:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    6512:	4608      	mov	r0, r1
    6514:	f062 027f 	orn	r2, r2, #127	; 0x7f
    6518:	735a      	strb	r2, [r3, #13]
    651a:	f850 2f1c 	ldr.w	r2, [r0, #28]!
	return (node == list->tail) ? NULL : node->next;
    651e:	6a0c      	ldr	r4, [r1, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6520:	4282      	cmp	r2, r0
    6522:	bf08      	it	eq
    6524:	2200      	moveq	r2, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6526:	b922      	cbnz	r2, 6532 <z_impl_k_yield+0x46>
	node->prev = tail;
    6528:	e9c3 0400 	strd	r0, r4, [r3]
	tail->next = node;
    652c:	6023      	str	r3, [r4, #0]
	list->tail = node;
    652e:	620b      	str	r3, [r1, #32]
}
    6530:	e00c      	b.n	654c <z_impl_k_yield+0x60>
	int32_t b1 = thread_1->base.prio;
    6532:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    6536:	f992 700e 	ldrsb.w	r7, [r2, #14]
	if (b1 != b2) {
    653a:	42be      	cmp	r6, r7
    653c:	d00e      	beq.n	655c <z_impl_k_yield+0x70>
		if (z_sched_prio_cmp(thread, t) > 0) {
    653e:	42b7      	cmp	r7, r6
    6540:	dd0c      	ble.n	655c <z_impl_k_yield+0x70>
	sys_dnode_t *const prev = successor->prev;
    6542:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    6544:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    6548:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    654a:	6053      	str	r3, [r2, #4]
	update_cache(1);
    654c:	2001      	movs	r0, #1
    654e:	f7ff fde3 	bl	6118 <update_cache>
    6552:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    6554:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    6558:	f7fc bc1e 	b.w	2d98 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    655c:	42a2      	cmp	r2, r4
    655e:	d0e3      	beq.n	6528 <z_impl_k_yield+0x3c>
    6560:	6812      	ldr	r2, [r2, #0]
    6562:	e7e0      	b.n	6526 <z_impl_k_yield+0x3a>
    6564:	2000058c 	.word	0x2000058c

00006568 <z_tick_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	LOG_DBG("thread %p for %lu ticks", _current, (unsigned long)ticks);

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    6568:	ea50 0301 	orrs.w	r3, r0, r1
{
    656c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6570:	4605      	mov	r5, r0
    6572:	460e      	mov	r6, r1
	if (ticks == 0) {
    6574:	d103      	bne.n	657e <z_tick_sleep+0x16>
	z_impl_k_yield();
    6576:	f7ff ffb9 	bl	64ec <z_impl_k_yield>
		k_yield();
		return 0;
    657a:	2000      	movs	r0, #0
    657c:	e02c      	b.n	65d8 <z_tick_sleep+0x70>
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);
	if (Z_TICK_ABS(ticks) <= 0) {
    657e:	1c83      	adds	r3, r0, #2
    6580:	f171 33ff 	sbcs.w	r3, r1, #4294967295
    6584:	db2a      	blt.n	65dc <z_tick_sleep+0x74>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    6586:	f001 fb45 	bl	7c14 <sys_clock_tick_get_32>
    658a:	182c      	adds	r4, r5, r0
    658c:	f04f 0320 	mov.w	r3, #32
    6590:	f3ef 8811 	mrs	r8, BASEPRI
    6594:	f383 8812 	msr	BASEPRI_MAX, r3
    6598:	f3bf 8f6f 	isb	sy
	}

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    659c:	4f11      	ldr	r7, [pc, #68]	; (65e4 <z_tick_sleep+0x7c>)
    659e:	4b12      	ldr	r3, [pc, #72]	; (65e8 <z_tick_sleep+0x80>)
    65a0:	68b8      	ldr	r0, [r7, #8]
    65a2:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    65a4:	f7ff fe44 	bl	6230 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    65a8:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    65aa:	4910      	ldr	r1, [pc, #64]	; (65ec <z_tick_sleep+0x84>)
    65ac:	462a      	mov	r2, r5
    65ae:	4633      	mov	r3, r6
    65b0:	3018      	adds	r0, #24
    65b2:	f000 f8fd 	bl	67b0 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    65b6:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    65b8:	7b53      	ldrb	r3, [r2, #13]
    65ba:	f043 0310 	orr.w	r3, r3, #16
    65be:	7353      	strb	r3, [r2, #13]
    65c0:	4640      	mov	r0, r8
    65c2:	f7fc fbe9 	bl	2d98 <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    65c6:	f001 fb25 	bl	7c14 <sys_clock_tick_get_32>
    65ca:	1a20      	subs	r0, r4, r0
    65cc:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    65d0:	2801      	cmp	r0, #1
    65d2:	f173 0300 	sbcs.w	r3, r3, #0
    65d6:	dbd0      	blt.n	657a <z_tick_sleep+0x12>
		return ticks;
	}
#endif

	return 0;
}
    65d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    65dc:	f06f 0401 	mvn.w	r4, #1
    65e0:	1a24      	subs	r4, r4, r0
    65e2:	e7d3      	b.n	658c <z_tick_sleep+0x24>
    65e4:	2000058c 	.word	0x2000058c
    65e8:	200005b0 	.word	0x200005b0
    65ec:	00007b5d 	.word	0x00007b5d

000065f0 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    65f0:	f1b1 3fff 	cmp.w	r1, #4294967295
    65f4:	bf08      	it	eq
    65f6:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    65fa:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    65fc:	d106      	bne.n	660c <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    65fe:	4b08      	ldr	r3, [pc, #32]	; (6620 <z_impl_k_sleep+0x30>)
    6600:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    6602:	f7ff ff09 	bl	6418 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    6606:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    660a:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    660c:	f7ff ffac 	bl	6568 <z_tick_sleep>
    6610:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    6614:	fb80 0303 	smull	r0, r3, r0, r3
    6618:	0bc0      	lsrs	r0, r0, #15
    661a:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    661e:	e7f4      	b.n	660a <z_impl_k_sleep+0x1a>
    6620:	2000058c 	.word	0x2000058c

00006624 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    6624:	4b01      	ldr	r3, [pc, #4]	; (662c <z_impl_z_current_get+0x8>)
    6626:	6898      	ldr	r0, [r3, #8]
    6628:	4770      	bx	lr
    662a:	bf00      	nop
    662c:	2000058c 	.word	0x2000058c

00006630 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    6630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6634:	4604      	mov	r4, r0
    6636:	f04f 0320 	mov.w	r3, #32
    663a:	f3ef 8611 	mrs	r6, BASEPRI
    663e:	f383 8812 	msr	BASEPRI_MAX, r3
    6642:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    6646:	7b03      	ldrb	r3, [r0, #12]
    6648:	07d9      	lsls	r1, r3, #31
    664a:	d50b      	bpl.n	6664 <z_thread_abort+0x34>
	__asm__ volatile(
    664c:	f386 8811 	msr	BASEPRI, r6
    6650:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
    6654:	4040      	eors	r0, r0
    6656:	f380 8811 	msr	BASEPRI, r0
    665a:	f04f 0004 	mov.w	r0, #4
    665e:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    6660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    6664:	7b43      	ldrb	r3, [r0, #13]
    6666:	071a      	lsls	r2, r3, #28
    6668:	d504      	bpl.n	6674 <z_thread_abort+0x44>
    666a:	f386 8811 	msr	BASEPRI, r6
    666e:	f3bf 8f6f 	isb	sy
    6672:	e7f5      	b.n	6660 <z_thread_abort+0x30>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    6674:	f023 0220 	bic.w	r2, r3, #32
    6678:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    667c:	09d2      	lsrs	r2, r2, #7
    667e:	d120      	bne.n	66c2 <z_thread_abort+0x92>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    6680:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    6682:	68a3      	ldr	r3, [r4, #8]
    6684:	b113      	cbz	r3, 668c <z_thread_abort+0x5c>
			unpend_thread_no_timeout(thread);
    6686:	4620      	mov	r0, r4
    6688:	f001 fa04 	bl	7a94 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    668c:	f104 0018 	add.w	r0, r4, #24
    6690:	f001 fa9a 	bl	7bc8 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    6694:	f104 0758 	add.w	r7, r4, #88	; 0x58
    6698:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    669c:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    669e:	42bd      	cmp	r5, r7
    66a0:	d000      	beq.n	66a4 <z_thread_abort+0x74>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    66a2:	b9b5      	cbnz	r5, 66d2 <z_thread_abort+0xa2>
		update_cache(1);
    66a4:	2001      	movs	r0, #1
    66a6:	f7ff fd37 	bl	6118 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    66aa:	4b10      	ldr	r3, [pc, #64]	; (66ec <z_thread_abort+0xbc>)
    66ac:	689b      	ldr	r3, [r3, #8]
    66ae:	42a3      	cmp	r3, r4
    66b0:	d1db      	bne.n	666a <z_thread_abort+0x3a>
    66b2:	f3ef 8305 	mrs	r3, IPSR
    66b6:	2b00      	cmp	r3, #0
    66b8:	d1d7      	bne.n	666a <z_thread_abort+0x3a>
    66ba:	4630      	mov	r0, r6
    66bc:	f7fc fb6c 	bl	2d98 <arch_swap>
	return ret;
    66c0:	e7d3      	b.n	666a <z_thread_abort+0x3a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    66c2:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    66c6:	f043 0308 	orr.w	r3, r3, #8
    66ca:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    66cc:	f001 f9da 	bl	7a84 <sys_dlist_remove>
}
    66d0:	e7d7      	b.n	6682 <z_thread_abort+0x52>
		unpend_thread_no_timeout(thread);
    66d2:	4628      	mov	r0, r5
    66d4:	f001 f9de 	bl	7a94 <unpend_thread_no_timeout>
    66d8:	f105 0018 	add.w	r0, r5, #24
    66dc:	f001 fa74 	bl	7bc8 <z_abort_timeout>
    66e0:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    66e4:	4628      	mov	r0, r5
    66e6:	f7ff fd6f 	bl	61c8 <ready_thread>
    66ea:	e7d7      	b.n	669c <z_thread_abort+0x6c>
    66ec:	2000058c 	.word	0x2000058c

000066f0 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    66f0:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    66f2:	4806      	ldr	r0, [pc, #24]	; (670c <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    66f4:	4a06      	ldr	r2, [pc, #24]	; (6710 <z_data_copy+0x20>)
    66f6:	4907      	ldr	r1, [pc, #28]	; (6714 <z_data_copy+0x24>)
    66f8:	1a12      	subs	r2, r2, r0
    66fa:	f001 f9aa 	bl	7a52 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    66fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    6702:	4a05      	ldr	r2, [pc, #20]	; (6718 <z_data_copy+0x28>)
    6704:	4905      	ldr	r1, [pc, #20]	; (671c <z_data_copy+0x2c>)
    6706:	4806      	ldr	r0, [pc, #24]	; (6720 <z_data_copy+0x30>)
    6708:	f001 b9a3 	b.w	7a52 <z_early_memcpy>
    670c:	20000000 	.word	0x20000000
    6710:	200001b0 	.word	0x200001b0
    6714:	00008bcc 	.word	0x00008bcc
    6718:	00000000 	.word	0x00000000
    671c:	00008bcc 	.word	0x00008bcc
    6720:	20000000 	.word	0x20000000

00006724 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    6724:	4b03      	ldr	r3, [pc, #12]	; (6734 <elapsed+0x10>)
    6726:	681b      	ldr	r3, [r3, #0]
    6728:	b90b      	cbnz	r3, 672e <elapsed+0xa>
    672a:	f7fe b929 	b.w	4980 <sys_clock_elapsed>
}
    672e:	2000      	movs	r0, #0
    6730:	4770      	bx	lr
    6732:	bf00      	nop
    6734:	200005bc 	.word	0x200005bc

00006738 <next_timeout>:

static int32_t next_timeout(void)
{
    6738:	b510      	push	{r4, lr}
	return list->head == list;
    673a:	4b0e      	ldr	r3, [pc, #56]	; (6774 <next_timeout+0x3c>)
    673c:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    673e:	429c      	cmp	r4, r3
    6740:	d104      	bne.n	674c <next_timeout+0x14>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    6742:	f7ff ffef 	bl	6724 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
    6746:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

	return ret;
}
    674a:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
    674c:	f7ff ffea 	bl	6724 <elapsed>
	if ((to == NULL) ||
    6750:	2c00      	cmp	r4, #0
    6752:	d0f8      	beq.n	6746 <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    6754:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    6758:	1a1b      	subs	r3, r3, r0
    675a:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    675e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    6762:	f172 0100 	sbcs.w	r1, r2, #0
    6766:	daee      	bge.n	6746 <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
    6768:	2a00      	cmp	r2, #0
    676a:	bfac      	ite	ge
    676c:	4618      	movge	r0, r3
    676e:	2000      	movlt	r0, #0
	return ret;
    6770:	e7eb      	b.n	674a <next_timeout+0x12>
    6772:	bf00      	nop
    6774:	2000016c 	.word	0x2000016c

00006778 <remove_timeout>:
{
    6778:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    677a:	b170      	cbz	r0, 679a <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    677c:	4b0b      	ldr	r3, [pc, #44]	; (67ac <remove_timeout+0x34>)
    677e:	685b      	ldr	r3, [r3, #4]
    6780:	4298      	cmp	r0, r3
    6782:	d00a      	beq.n	679a <remove_timeout+0x22>
    6784:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
    6786:	b143      	cbz	r3, 679a <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    6788:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    678c:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    6790:	1912      	adds	r2, r2, r4
    6792:	eb41 0105 	adc.w	r1, r1, r5
    6796:	e9c3 2104 	strd	r2, r1, [r3, #16]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    679a:	e9d0 3200 	ldrd	r3, r2, [r0]

	prev->next = next;
    679e:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    67a0:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    67a2:	2300      	movs	r3, #0
	node->prev = NULL;
    67a4:	e9c0 3300 	strd	r3, r3, [r0]
}
    67a8:	bd30      	pop	{r4, r5, pc}
    67aa:	bf00      	nop
    67ac:	2000016c 	.word	0x2000016c

000067b0 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    67b0:	f1b3 3fff 	cmp.w	r3, #4294967295
    67b4:	bf08      	it	eq
    67b6:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    67ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    67bc:	4604      	mov	r4, r0
    67be:	461d      	mov	r5, r3
    67c0:	4616      	mov	r6, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    67c2:	d05c      	beq.n	687e <z_add_timeout+0xce>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    67c4:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    67c6:	f04f 0320 	mov.w	r3, #32
    67ca:	f3ef 8711 	mrs	r7, BASEPRI
    67ce:	f383 8812 	msr	BASEPRI_MAX, r3
    67d2:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    67d6:	3201      	adds	r2, #1
    67d8:	f175 33ff 	sbcs.w	r3, r5, #4294967295
    67dc:	da24      	bge.n	6828 <z_add_timeout+0x78>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    67de:	492d      	ldr	r1, [pc, #180]	; (6894 <z_add_timeout+0xe4>)
    67e0:	e9d1 2000 	ldrd	r2, r0, [r1]
    67e4:	f06f 0301 	mvn.w	r3, #1
    67e8:	1a9b      	subs	r3, r3, r2
    67ea:	f04f 32ff 	mov.w	r2, #4294967295
    67ee:	eb62 0000 	sbc.w	r0, r2, r0
    67f2:	1b9e      	subs	r6, r3, r6
    67f4:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
    67f8:	2e01      	cmp	r6, #1
    67fa:	f170 0300 	sbcs.w	r3, r0, #0
    67fe:	da01      	bge.n	6804 <z_add_timeout+0x54>
    6800:	2601      	movs	r6, #1
    6802:	2000      	movs	r0, #0
    6804:	e9c4 6004 	strd	r6, r0, [r4, #16]
	return list->head == list;
    6808:	4e23      	ldr	r6, [pc, #140]	; (6898 <z_add_timeout+0xe8>)
    680a:	f8d6 c000 	ldr.w	ip, [r6]
	return (node == list->tail) ? NULL : node->next;
    680e:	6875      	ldr	r5, [r6, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6810:	45b4      	cmp	ip, r6
    6812:	bf08      	it	eq
    6814:	f04f 0c00 	moveq.w	ip, #0
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
    6818:	f1bc 0f00 	cmp.w	ip, #0
    681c:	d10d      	bne.n	683a <z_add_timeout+0x8a>
	node->prev = tail;
    681e:	e9c4 6500 	strd	r6, r5, [r4]
	tail->next = node;
    6822:	602c      	str	r4, [r5, #0]
	list->tail = node;
    6824:	6074      	str	r4, [r6, #4]
}
    6826:	e01c      	b.n	6862 <z_add_timeout+0xb2>
			to->dticks = timeout.ticks + 1 + elapsed();
    6828:	f7ff ff7c 	bl	6724 <elapsed>
    682c:	3601      	adds	r6, #1
    682e:	f145 0500 	adc.w	r5, r5, #0
    6832:	1836      	adds	r6, r6, r0
    6834:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
    6838:	e7e4      	b.n	6804 <z_add_timeout+0x54>
			if (t->dticks > to->dticks) {
    683a:	e9dc 2004 	ldrd	r2, r0, [ip, #16]
    683e:	e9d4 3104 	ldrd	r3, r1, [r4, #16]
    6842:	4293      	cmp	r3, r2
    6844:	eb71 0e00 	sbcs.w	lr, r1, r0
    6848:	da1a      	bge.n	6880 <z_add_timeout+0xd0>
				t->dticks -= to->dticks;
    684a:	1ad2      	subs	r2, r2, r3
	sys_dnode_t *const prev = successor->prev;
    684c:	f8dc 3004 	ldr.w	r3, [ip, #4]
    6850:	eb60 0001 	sbc.w	r0, r0, r1
    6854:	e9cc 2004 	strd	r2, r0, [ip, #16]
	node->next = successor;
    6858:	e9c4 c300 	strd	ip, r3, [r4]
	prev->next = node;
    685c:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    685e:	f8cc 4004 	str.w	r4, [ip, #4]
	return list->head == list;
    6862:	6833      	ldr	r3, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6864:	42b3      	cmp	r3, r6
    6866:	d006      	beq.n	6876 <z_add_timeout+0xc6>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    6868:	429c      	cmp	r4, r3
    686a:	d104      	bne.n	6876 <z_add_timeout+0xc6>
			sys_clock_set_timeout(next_timeout(), false);
    686c:	f7ff ff64 	bl	6738 <next_timeout>
    6870:	2100      	movs	r1, #0
    6872:	f7fe f853 	bl	491c <sys_clock_set_timeout>
	__asm__ volatile(
    6876:	f387 8811 	msr	BASEPRI, r7
    687a:	f3bf 8f6f 	isb	sy
		}
	}
}
    687e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
    6880:	1a9b      	subs	r3, r3, r2
    6882:	eb61 0100 	sbc.w	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    6886:	45ac      	cmp	ip, r5
    6888:	e9c4 3104 	strd	r3, r1, [r4, #16]
    688c:	d0c7      	beq.n	681e <z_add_timeout+0x6e>
    688e:	f8dc c000 	ldr.w	ip, [ip]
    6892:	e7c1      	b.n	6818 <z_add_timeout+0x68>
    6894:	200002e8 	.word	0x200002e8
    6898:	2000016c 	.word	0x2000016c

0000689c <sys_clock_announce>:
	}
	return ret;
}

void sys_clock_announce(int32_t ticks)
{
    689c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__asm__ volatile(
    68a0:	f04f 0320 	mov.w	r3, #32
    68a4:	f3ef 8c11 	mrs	ip, BASEPRI
    68a8:	f383 8812 	msr	BASEPRI_MAX, r3
    68ac:	f3bf 8f6f 	isb	sy
	return list->head == list;
    68b0:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 6964 <sys_clock_announce+0xc8>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    68b4:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 6968 <sys_clock_announce+0xcc>
	for (t = first();
	     (t != NULL) && (t->dticks <= announce_remaining);
	     t = first()) {
		int dt = t->dticks;

		curr_tick += dt;
    68b8:	4f2c      	ldr	r7, [pc, #176]	; (696c <sys_clock_announce+0xd0>)
	announce_remaining = ticks;
    68ba:	f8c9 0000 	str.w	r0, [r9]
    68be:	f8da 0000 	ldr.w	r0, [sl]
		t->dticks = 0;
    68c2:	2400      	movs	r4, #0
	return sys_dlist_is_empty(list) ? NULL : list->head;
    68c4:	4550      	cmp	r0, sl
    68c6:	bf08      	it	eq
    68c8:	2000      	moveq	r0, #0
    68ca:	2500      	movs	r5, #0
		curr_tick += dt;
    68cc:	e9d7 2100 	ldrd	r2, r1, [r7]
	     (t != NULL) && (t->dticks <= announce_remaining);
    68d0:	f8d9 3000 	ldr.w	r3, [r9]
    68d4:	46e0      	mov	r8, ip
    68d6:	b380      	cbz	r0, 693a <sys_clock_announce+0x9e>
    68d8:	e9d0 6c04 	ldrd	r6, ip, [r0, #16]
    68dc:	ea4f 7ee3 	mov.w	lr, r3, asr #31
    68e0:	42b3      	cmp	r3, r6
    68e2:	eb7e 0b0c 	sbcs.w	fp, lr, ip
    68e6:	da05      	bge.n	68f4 <sys_clock_announce+0x58>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (t != NULL) {
		t->dticks -= announce_remaining;
    68e8:	1af6      	subs	r6, r6, r3
    68ea:	eb6c 040e 	sbc.w	r4, ip, lr
    68ee:	e9c0 6404 	strd	r6, r4, [r0, #16]
    68f2:	e022      	b.n	693a <sys_clock_announce+0x9e>
		curr_tick += dt;
    68f4:	18b2      	adds	r2, r6, r2
    68f6:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
		t->dticks = 0;
    68fa:	e9c0 4504 	strd	r4, r5, [r0, #16]
		curr_tick += dt;
    68fe:	e9c7 2100 	strd	r2, r1, [r7]
		remove_timeout(t);
    6902:	f7ff ff39 	bl	6778 <remove_timeout>
	__asm__ volatile(
    6906:	f388 8811 	msr	BASEPRI, r8
    690a:	f3bf 8f6f 	isb	sy
		t->fn(t);
    690e:	6883      	ldr	r3, [r0, #8]
    6910:	4798      	blx	r3
	__asm__ volatile(
    6912:	f04f 0320 	mov.w	r3, #32
    6916:	f3ef 8811 	mrs	r8, BASEPRI
    691a:	f383 8812 	msr	BASEPRI_MAX, r3
    691e:	f3bf 8f6f 	isb	sy
		announce_remaining -= dt;
    6922:	f8d9 3000 	ldr.w	r3, [r9]
	return list->head == list;
    6926:	f8da 0000 	ldr.w	r0, [sl]
    692a:	1b9b      	subs	r3, r3, r6
	return sys_dlist_is_empty(list) ? NULL : list->head;
    692c:	4550      	cmp	r0, sl
	k.key = arch_irq_lock();
    692e:	46c4      	mov	ip, r8
    6930:	f8c9 3000 	str.w	r3, [r9]
    6934:	d1ca      	bne.n	68cc <sys_clock_announce+0x30>
		curr_tick += dt;
    6936:	e9d7 2100 	ldrd	r2, r1, [r7]
	}

	curr_tick += announce_remaining;
    693a:	189a      	adds	r2, r3, r2
    693c:	eb41 73e3 	adc.w	r3, r1, r3, asr #31
	announce_remaining = 0;
    6940:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    6942:	e9c7 2300 	strd	r2, r3, [r7]
	announce_remaining = 0;
    6946:	f8c9 4000 	str.w	r4, [r9]

	sys_clock_set_timeout(next_timeout(), false);
    694a:	f7ff fef5 	bl	6738 <next_timeout>
    694e:	4621      	mov	r1, r4
    6950:	f7fd ffe4 	bl	491c <sys_clock_set_timeout>
	__asm__ volatile(
    6954:	f388 8811 	msr	BASEPRI, r8
    6958:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&timeout_lock, key);

#ifdef CONFIG_TIMESLICING
	z_time_slice();
#endif
}
    695c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	z_time_slice();
    6960:	f7ff bc96 	b.w	6290 <z_time_slice>
    6964:	2000016c 	.word	0x2000016c
    6968:	200005bc 	.word	0x200005bc
    696c:	200002e8 	.word	0x200002e8

00006970 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    6970:	b510      	push	{r4, lr}
	__asm__ volatile(
    6972:	f04f 0320 	mov.w	r3, #32
    6976:	f3ef 8411 	mrs	r4, BASEPRI
    697a:	f383 8812 	msr	BASEPRI_MAX, r3
    697e:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
    6982:	f7ff fecf 	bl	6724 <elapsed>
    6986:	4a06      	ldr	r2, [pc, #24]	; (69a0 <sys_clock_tick_get+0x30>)
    6988:	4603      	mov	r3, r0
    698a:	e9d2 0100 	ldrd	r0, r1, [r2]
    698e:	1818      	adds	r0, r3, r0
    6990:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
	__asm__ volatile(
    6994:	f384 8811 	msr	BASEPRI, r4
    6998:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    699c:	bd10      	pop	{r4, pc}
    699e:	bf00      	nop
    69a0:	200002e8 	.word	0x200002e8

000069a4 <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
    69a4:	4801      	ldr	r0, [pc, #4]	; (69ac <boot_banner+0x8>)
    69a6:	f000 ba57 	b.w	6e58 <printk>
    69aa:	bf00      	nop
    69ac:	00008b9a 	.word	0x00008b9a

000069b0 <dwt_writetodevice>:
{
    69b0:	b507      	push	{r0, r1, r2, lr}
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
    69b2:	b2c0      	uxtb	r0, r0
    if (index == 0) // For index of 0, no sub-index is required
    69b4:	b951      	cbnz	r1, 69cc <dwt_writetodevice+0x1c>
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
    69b6:	f060 007f 	orn	r0, r0, #127	; 0x7f
    69ba:	f88d 0004 	strb.w	r0, [sp, #4]
    69be:	2001      	movs	r0, #1
    writetospi(cnt,header,length,buffer);
    69c0:	a901      	add	r1, sp, #4
    69c2:	f7fa f8ad 	bl	b20 <writetospi>
} // end dwt_writetodevice()
    69c6:	b003      	add	sp, #12
    69c8:	f85d fb04 	ldr.w	pc, [sp], #4
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
    69cc:	f060 003f 	orn	r0, r0, #63	; 0x3f
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
    69d0:	297f      	cmp	r1, #127	; 0x7f
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
    69d2:	f88d 0004 	strb.w	r0, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
    69d6:	b2c8      	uxtb	r0, r1
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
    69d8:	bf85      	ittet	hi
    69da:	f060 007f 	ornhi	r0, r0, #127	; 0x7f
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
    69de:	09c9      	lsrhi	r1, r1, #7
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
    69e0:	f88d 0005 	strbls.w	r0, [sp, #5]
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
    69e4:	f88d 0005 	strbhi.w	r0, [sp, #5]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
    69e8:	bf92      	itee	ls
    69ea:	2002      	movls	r0, #2
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
    69ec:	f88d 1006 	strbhi.w	r1, [sp, #6]
    69f0:	2003      	movhi	r0, #3
    69f2:	e7e5      	b.n	69c0 <dwt_writetodevice+0x10>

000069f4 <dwt_writetxdata>:
{
    69f4:	b508      	push	{r3, lr}
    69f6:	460b      	mov	r3, r1
    69f8:	4611      	mov	r1, r2
    if ((txBufferOffset + txFrameLength) <= 1024)
    69fa:	4402      	add	r2, r0
    69fc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    6a00:	dc05      	bgt.n	6a0e <dwt_writetxdata+0x1a>
        dwt_writetodevice( TX_BUFFER_ID, txBufferOffset, txFrameLength-2, txFrameBytes);
    6a02:	1e82      	subs	r2, r0, #2
    6a04:	2009      	movs	r0, #9
    6a06:	f7ff ffd3 	bl	69b0 <dwt_writetodevice>
        return DWT_SUCCESS;
    6a0a:	2000      	movs	r0, #0
} // end dwt_writetxdata()
    6a0c:	bd08      	pop	{r3, pc}
        return DWT_ERROR;
    6a0e:	f04f 30ff 	mov.w	r0, #4294967295
    6a12:	e7fb      	b.n	6a0c <dwt_writetxdata+0x18>

00006a14 <dwt_readfromdevice>:
{
    6a14:	b507      	push	{r0, r1, r2, lr}
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
    6a16:	b2c0      	uxtb	r0, r0
    if (index == 0) // For index of 0, no sub-index is required
    6a18:	b941      	cbnz	r1, 6a2c <dwt_readfromdevice+0x18>
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
    6a1a:	f88d 0004 	strb.w	r0, [sp, #4]
    6a1e:	2001      	movs	r0, #1
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
    6a20:	a901      	add	r1, sp, #4
    6a22:	f7fa f8b3 	bl	b8c <readfromspi>
} // end dwt_readfromdevice()
    6a26:	b003      	add	sp, #12
    6a28:	f85d fb04 	ldr.w	pc, [sp], #4
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
    6a2c:	f040 0040 	orr.w	r0, r0, #64	; 0x40
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
    6a30:	297f      	cmp	r1, #127	; 0x7f
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
    6a32:	f88d 0004 	strb.w	r0, [sp, #4]
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
    6a36:	b2c8      	uxtb	r0, r1
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
    6a38:	bf85      	ittet	hi
    6a3a:	f060 007f 	ornhi	r0, r0, #127	; 0x7f
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
    6a3e:	09c9      	lsrhi	r1, r1, #7
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
    6a40:	f88d 0005 	strbls.w	r0, [sp, #5]
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
    6a44:	f88d 0005 	strbhi.w	r0, [sp, #5]
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
    6a48:	bf92      	itee	ls
    6a4a:	2002      	movls	r0, #2
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
    6a4c:	f88d 1006 	strbhi.w	r1, [sp, #6]
    6a50:	2003      	movhi	r0, #3
    6a52:	e7e5      	b.n	6a20 <dwt_readfromdevice+0xc>

00006a54 <dwt_read32bitoffsetreg>:
{
    6a54:	b513      	push	{r0, r1, r4, lr}
    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
    6a56:	ac01      	add	r4, sp, #4
    6a58:	2204      	movs	r2, #4
    6a5a:	b280      	uxth	r0, r0
    6a5c:	4623      	mov	r3, r4
    6a5e:	b289      	uxth	r1, r1
    6a60:	f7ff ffd8 	bl	6a14 <dwt_readfromdevice>
    for (j = 3 ; j >= 0 ; j --)
    6a64:	2203      	movs	r2, #3
    uint32  regval = 0 ;
    6a66:	2000      	movs	r0, #0
        regval = (regval << 8) + buffer[j] ;
    6a68:	5ca3      	ldrb	r3, [r4, r2]
    for (j = 3 ; j >= 0 ; j --)
    6a6a:	3a01      	subs	r2, #1
        regval = (regval << 8) + buffer[j] ;
    6a6c:	eb03 2000 	add.w	r0, r3, r0, lsl #8
    for (j = 3 ; j >= 0 ; j --)
    6a70:	d2fa      	bcs.n	6a68 <dwt_read32bitoffsetreg+0x14>
} // end dwt_read32bitoffsetreg()
    6a72:	b002      	add	sp, #8
    6a74:	bd10      	pop	{r4, pc}

00006a76 <dwt_readdevid>:
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
    6a76:	2100      	movs	r1, #0
    6a78:	4608      	mov	r0, r1
    6a7a:	f7ff bfeb 	b.w	6a54 <dwt_read32bitoffsetreg>

00006a7e <dwt_read16bitoffsetreg>:
{
    6a7e:	b507      	push	{r0, r1, r2, lr}
    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
    6a80:	2202      	movs	r2, #2
    6a82:	ab01      	add	r3, sp, #4
    6a84:	b289      	uxth	r1, r1
    6a86:	b280      	uxth	r0, r0
    6a88:	f7ff ffc4 	bl	6a14 <dwt_readfromdevice>
} // end dwt_read16bitoffsetreg()
    6a8c:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    6a90:	b003      	add	sp, #12
    6a92:	f85d fb04 	ldr.w	pc, [sp], #4

00006a96 <dwt_read8bitoffsetreg>:
{
    6a96:	b507      	push	{r0, r1, r2, lr}
    dwt_readfromdevice(regFileID, regOffset, 1, &regval);
    6a98:	2201      	movs	r2, #1
    6a9a:	f10d 0307 	add.w	r3, sp, #7
    6a9e:	b289      	uxth	r1, r1
    6aa0:	b280      	uxth	r0, r0
    6aa2:	f7ff ffb7 	bl	6a14 <dwt_readfromdevice>
}
    6aa6:	f89d 0007 	ldrb.w	r0, [sp, #7]
    6aaa:	b003      	add	sp, #12
    6aac:	f85d fb04 	ldr.w	pc, [sp], #4

00006ab0 <dwt_write8bitoffsetreg>:
{
    6ab0:	b507      	push	{r0, r1, r2, lr}
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
    6ab2:	b289      	uxth	r1, r1
{
    6ab4:	f88d 2007 	strb.w	r2, [sp, #7]
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
    6ab8:	f10d 0307 	add.w	r3, sp, #7
    6abc:	2201      	movs	r2, #1
    6abe:	b280      	uxth	r0, r0
    6ac0:	f7ff ff76 	bl	69b0 <dwt_writetodevice>
}
    6ac4:	b003      	add	sp, #12
    6ac6:	f85d fb04 	ldr.w	pc, [sp], #4

00006aca <dwt_write16bitoffsetreg>:
{
    6aca:	b507      	push	{r0, r1, r2, lr}
    dwt_writetodevice(regFileID,regOffset,2,buffer);
    6acc:	b289      	uxth	r1, r1
    buffer[0] = regval & 0xFF;
    6ace:	f8ad 2004 	strh.w	r2, [sp, #4]
    dwt_writetodevice(regFileID,regOffset,2,buffer);
    6ad2:	ab01      	add	r3, sp, #4
    6ad4:	2202      	movs	r2, #2
    6ad6:	b280      	uxth	r0, r0
    6ad8:	f7ff ff6a 	bl	69b0 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
    6adc:	b003      	add	sp, #12
    6ade:	f85d fb04 	ldr.w	pc, [sp], #4

00006ae2 <dwt_setrxantennadelay>:
{
    6ae2:	4602      	mov	r2, r0
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_RXANTD_OFFSET, rxDelay);
    6ae4:	f641 0104 	movw	r1, #6148	; 0x1804
    6ae8:	202e      	movs	r0, #46	; 0x2e
    6aea:	f7ff bfee 	b.w	6aca <dwt_write16bitoffsetreg>

00006aee <dwt_settxantennadelay>:
{
    6aee:	4602      	mov	r2, r0
    dwt_write16bitoffsetreg(TX_ANTD_ID, TX_ANTD_OFFSET, txDelay);
    6af0:	2100      	movs	r1, #0
    6af2:	2018      	movs	r0, #24
    6af4:	f7ff bfe9 	b.w	6aca <dwt_write16bitoffsetreg>

00006af8 <dwt_write32bitoffsetreg>:
{
    6af8:	b507      	push	{r0, r1, r2, lr}
    dwt_writetodevice(regFileID,regOffset,4,buffer);
    6afa:	b289      	uxth	r1, r1
        buffer[j] = regval & 0xff ;
    6afc:	9201      	str	r2, [sp, #4]
    dwt_writetodevice(regFileID,regOffset,4,buffer);
    6afe:	ab01      	add	r3, sp, #4
    6b00:	2204      	movs	r2, #4
    6b02:	b280      	uxth	r0, r0
    6b04:	f7ff ff54 	bl	69b0 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
    6b08:	b003      	add	sp, #12
    6b0a:	f85d fb04 	ldr.w	pc, [sp], #4

00006b0e <_dwt_otpread>:
{
    6b0e:	b508      	push	{r3, lr}
    6b10:	4602      	mov	r2, r0
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
    6b12:	2104      	movs	r1, #4
    6b14:	202d      	movs	r0, #45	; 0x2d
    6b16:	f7ff ffd8 	bl	6aca <dwt_write16bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
    6b1a:	2203      	movs	r2, #3
    6b1c:	2106      	movs	r1, #6
    6b1e:	202d      	movs	r0, #45	; 0x2d
    6b20:	f7ff ffc6 	bl	6ab0 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
    6b24:	2106      	movs	r1, #6
    6b26:	202d      	movs	r0, #45	; 0x2d
    6b28:	2200      	movs	r2, #0
    6b2a:	f7ff ffc1 	bl	6ab0 <dwt_write8bitoffsetreg>
}
    6b2e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
    6b32:	210a      	movs	r1, #10
    6b34:	202d      	movs	r0, #45	; 0x2d
    6b36:	f7ff bf8d 	b.w	6a54 <dwt_read32bitoffsetreg>

00006b3a <_dwt_aonarrayupload>:
{
    6b3a:	b508      	push	{r3, lr}
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
    6b3c:	2200      	movs	r2, #0
    6b3e:	2102      	movs	r1, #2
    6b40:	202c      	movs	r0, #44	; 0x2c
    6b42:	f7ff ffb5 	bl	6ab0 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
    6b46:	2202      	movs	r2, #2
}
    6b48:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
    6b4c:	4611      	mov	r1, r2
    6b4e:	202c      	movs	r0, #44	; 0x2c
    6b50:	f7ff bfae 	b.w	6ab0 <dwt_write8bitoffsetreg>

00006b54 <_dwt_configlde>:
{
    6b54:	b510      	push	{r4, lr}
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
    6b56:	226d      	movs	r2, #109	; 0x6d
{
    6b58:	4604      	mov	r4, r0
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
    6b5a:	f640 0106 	movw	r1, #2054	; 0x806
    6b5e:	202e      	movs	r0, #46	; 0x2e
    6b60:	f7ff ffa6 	bl	6ab0 <dwt_write8bitoffsetreg>
    if(prfIndex)
    6b64:	b144      	cbz	r4, 6b78 <_dwt_configlde+0x24>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
    6b66:	f240 6207 	movw	r2, #1543	; 0x607
}
    6b6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    6b6e:	f641 0106 	movw	r1, #6150	; 0x1806
    6b72:	202e      	movs	r0, #46	; 0x2e
    6b74:	f7ff bfa9 	b.w	6aca <dwt_write16bitoffsetreg>
    6b78:	f241 6207 	movw	r2, #5639	; 0x1607
    6b7c:	e7f5      	b.n	6b6a <_dwt_configlde+0x16>

00006b7e <_dwt_enableclocks>:
{
    6b7e:	b513      	push	{r0, r1, r4, lr}
    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
    6b80:	2202      	movs	r2, #2
{
    6b82:	4604      	mov	r4, r0
    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
    6b84:	ab01      	add	r3, sp, #4
    6b86:	2100      	movs	r1, #0
    6b88:	2036      	movs	r0, #54	; 0x36
    6b8a:	f7ff ff43 	bl	6a14 <dwt_readfromdevice>
    switch(clocks)
    6b8e:	2c0e      	cmp	r4, #14
    6b90:	d81b      	bhi.n	6bca <_dwt_enableclocks+0x4c>
    6b92:	e8df f004 	tbb	[pc, r4]
    6b96:	0812      	.short	0x0812
    6b98:	1a1a1a29 	.word	0x1a1a1a29
    6b9c:	1a3d301a 	.word	0x1a3d301a
    6ba0:	504b461a 	.word	0x504b461a
    6ba4:	57          	.byte	0x57
    6ba5:	00          	.byte	0x00
            reg[0] = 0x00 ;
    6ba6:	2300      	movs	r3, #0
    6ba8:	f88d 3004 	strb.w	r3, [sp, #4]
            reg[1] = reg[1] & 0xfe;
    6bac:	f89d 3005 	ldrb.w	r3, [sp, #5]
    6bb0:	f023 0301 	bic.w	r3, r3, #1
            reg[1] = 0x80 | reg[1];
    6bb4:	f88d 3005 	strb.w	r3, [sp, #5]
        break;
    6bb8:	e007      	b.n	6bca <_dwt_enableclocks+0x4c>
            reg[0] = 0x01 | (reg[0] & 0xfc);
    6bba:	f89d 3004 	ldrb.w	r3, [sp, #4]
    6bbe:	f023 0303 	bic.w	r3, r3, #3
    6bc2:	f043 0301 	orr.w	r3, r3, #1
            reg[0] = 0x02 | (reg[0] & 0xfc);
    6bc6:	f88d 3004 	strb.w	r3, [sp, #4]
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
    6bca:	ab01      	add	r3, sp, #4
    6bcc:	2201      	movs	r2, #1
    6bce:	2100      	movs	r1, #0
    6bd0:	2036      	movs	r0, #54	; 0x36
    6bd2:	f7ff feed 	bl	69b0 <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
    6bd6:	2201      	movs	r2, #1
    6bd8:	f10d 0305 	add.w	r3, sp, #5
    6bdc:	4611      	mov	r1, r2
    6bde:	2036      	movs	r0, #54	; 0x36
    6be0:	f7ff fee6 	bl	69b0 <dwt_writetodevice>
} // end _dwt_enableclocks()
    6be4:	b002      	add	sp, #8
    6be6:	bd10      	pop	{r4, pc}
            reg[0] = 0x02 | (reg[0] & 0xfc);
    6be8:	f89d 3004 	ldrb.w	r3, [sp, #4]
    6bec:	f023 0303 	bic.w	r3, r3, #3
    6bf0:	f043 0302 	orr.w	r3, r3, #2
    6bf4:	e7e7      	b.n	6bc6 <_dwt_enableclocks+0x48>
            reg[0] = 0x48 | (reg[0] & 0xb3);
    6bf6:	f89d 3004 	ldrb.w	r3, [sp, #4]
    6bfa:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
    6bfe:	f043 0348 	orr.w	r3, r3, #72	; 0x48
    6c02:	f88d 3004 	strb.w	r3, [sp, #4]
            reg[1] = 0x80 | reg[1];
    6c06:	f89d 3005 	ldrb.w	r3, [sp, #5]
    6c0a:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6c0e:	e7d1      	b.n	6bb4 <_dwt_enableclocks+0x36>
            reg[0] = reg[0] & 0xb3;
    6c10:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    6c14:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    6c18:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
            reg[0] = 0x01;
    6c1c:	f8ad 3004 	strh.w	r3, [sp, #4]
        break;
    6c20:	e7d3      	b.n	6bca <_dwt_enableclocks+0x4c>
            reg[1] = 0x02 | reg[1];
    6c22:	f89d 3005 	ldrb.w	r3, [sp, #5]
    6c26:	f043 0302 	orr.w	r3, r3, #2
    6c2a:	e7c3      	b.n	6bb4 <_dwt_enableclocks+0x36>
            reg[1] = reg[1] & 0xfd;
    6c2c:	f89d 3005 	ldrb.w	r3, [sp, #5]
    6c30:	f023 0302 	bic.w	r3, r3, #2
    6c34:	e7be      	b.n	6bb4 <_dwt_enableclocks+0x36>
            reg[0] = 0x20 | (reg[0] & 0xcf);
    6c36:	f89d 3004 	ldrb.w	r3, [sp, #4]
    6c3a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    6c3e:	f043 0320 	orr.w	r3, r3, #32
    6c42:	e7c0      	b.n	6bc6 <_dwt_enableclocks+0x48>
            reg[0] = 0x01;
    6c44:	f240 3301 	movw	r3, #769	; 0x301
    6c48:	e7e8      	b.n	6c1c <_dwt_enableclocks+0x9e>

00006c4a <_dwt_loaducodefromrom>:
{
    6c4a:	b508      	push	{r3, lr}
    _dwt_enableclocks(FORCE_LDE);
    6c4c:	200e      	movs	r0, #14
    6c4e:	f7ff ff96 	bl	6b7e <_dwt_enableclocks>
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
    6c52:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    6c56:	2106      	movs	r1, #6
    6c58:	202d      	movs	r0, #45	; 0x2d
    6c5a:	f7ff ff36 	bl	6aca <dwt_write16bitoffsetreg>
    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
    6c5e:	2001      	movs	r0, #1
    6c60:	f000 f856 	bl	6d10 <deca_sleep>
}
    6c64:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
    6c68:	2001      	movs	r0, #1
    6c6a:	f7ff bf88 	b.w	6b7e <_dwt_enableclocks>

00006c6e <_dwt_disablesequencing>:
{
    6c6e:	b508      	push	{r3, lr}
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
    6c70:	2000      	movs	r0, #0
    6c72:	f7ff ff84 	bl	6b7e <_dwt_enableclocks>
}
    6c76:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
    6c7a:	2200      	movs	r2, #0
    6c7c:	2104      	movs	r1, #4
    6c7e:	2036      	movs	r0, #54	; 0x36
    6c80:	f7ff bf23 	b.w	6aca <dwt_write16bitoffsetreg>

00006c84 <dwt_syncrxbufptrs>:
{
    6c84:	b508      	push	{r3, lr}
    buff = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
    6c86:	2103      	movs	r1, #3
    6c88:	200f      	movs	r0, #15
    6c8a:	f7ff ff04 	bl	6a96 <dwt_read8bitoffsetreg>
    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
    6c8e:	ea80 0040 	eor.w	r0, r0, r0, lsl #1
    6c92:	0603      	lsls	r3, r0, #24
    6c94:	d506      	bpl.n	6ca4 <dwt_syncrxbufptrs+0x20>
}
    6c96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET , 0x01) ; // We need to swap RX buffer status reg (write one to toggle internally)
    6c9a:	2201      	movs	r2, #1
    6c9c:	2103      	movs	r1, #3
    6c9e:	200d      	movs	r0, #13
    6ca0:	f7ff bf06 	b.w	6ab0 <dwt_write8bitoffsetreg>
}
    6ca4:	bd08      	pop	{r3, pc}

00006ca6 <dwt_setinterrupt>:
{
    6ca6:	b570      	push	{r4, r5, r6, lr}
    6ca8:	460d      	mov	r5, r1
    6caa:	4604      	mov	r4, r0
    stat = decamutexon() ;
    6cac:	f000 f82d 	bl	6d0a <decamutexon>
    if(operation == 2)
    6cb0:	2d02      	cmp	r5, #2
    stat = decamutexon() ;
    6cb2:	4606      	mov	r6, r0
    if(operation == 2)
    6cb4:	d109      	bne.n	6cca <dwt_setinterrupt+0x24>
        dwt_write32bitreg(SYS_MASK_ID, bitmask) ; // New value
    6cb6:	4622      	mov	r2, r4
        dwt_write32bitreg(SYS_MASK_ID, mask) ; // New value
    6cb8:	200e      	movs	r0, #14
    6cba:	2100      	movs	r1, #0
    6cbc:	f7ff ff1c 	bl	6af8 <dwt_write32bitoffsetreg>
    decamutexoff(stat) ;
    6cc0:	4630      	mov	r0, r6
}
    6cc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    decamutexoff(stat) ;
    6cc6:	f000 b822 	b.w	6d0e <decamutexoff>
        mask = dwt_read32bitreg(SYS_MASK_ID) ; // Read register
    6cca:	2100      	movs	r1, #0
    6ccc:	200e      	movs	r0, #14
    6cce:	f7ff fec1 	bl	6a54 <dwt_read32bitoffsetreg>
        if(operation == 1)
    6cd2:	2d01      	cmp	r5, #1
            mask |= bitmask ;
    6cd4:	bf0c      	ite	eq
    6cd6:	ea40 0204 	orreq.w	r2, r0, r4
            mask &= ~bitmask ; // Clear the bit
    6cda:	ea20 0204 	bicne.w	r2, r0, r4
    6cde:	e7eb      	b.n	6cb8 <dwt_setinterrupt+0x12>

00006ce0 <dwt_rxreset>:
{
    6ce0:	b508      	push	{r3, lr}
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_RX);
    6ce2:	22e0      	movs	r2, #224	; 0xe0
    6ce4:	2103      	movs	r1, #3
    6ce6:	2036      	movs	r0, #54	; 0x36
    6ce8:	f7ff fee2 	bl	6ab0 <dwt_write8bitoffsetreg>
}
    6cec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
    6cf0:	22f0      	movs	r2, #240	; 0xf0
    6cf2:	2103      	movs	r1, #3
    6cf4:	2036      	movs	r0, #54	; 0x36
    6cf6:	f7ff bedb 	b.w	6ab0 <dwt_write8bitoffsetreg>

00006cfa <dwt_setxtaltrim>:
 */
void dwt_setxtaltrim(uint8 value)
{
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
    6cfa:	f000 021f 	and.w	r2, r0, #31
    6cfe:	f042 0260 	orr.w	r2, r2, #96	; 0x60
    6d02:	210e      	movs	r1, #14
    6d04:	202b      	movs	r0, #43	; 0x2b
    6d06:	f7ff bed3 	b.w	6ab0 <dwt_write8bitoffsetreg>

00006d0a <decamutexon>:
 */
decaIrqStatus_t decamutexon(void)           
{
	//TODO
	return 0 ;   // return state before disable, value is used to re-enable in decamutexoff call
}
    6d0a:	2000      	movs	r0, #0
    6d0c:	4770      	bx	lr

00006d0e <decamutexoff>:
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
	//TODO
}
    6d0e:	4770      	bx	lr

00006d10 <deca_sleep>:
#include "deca_device_api.h"
#include "port.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
void deca_sleep(unsigned int time_ms)
{
    6d10:	b538      	push	{r3, r4, r5, lr}
    6d12:	2100      	movs	r1, #0
	return k_sleep(Z_TIMEOUT_MS(ms));
    6d14:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
    6d18:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    6d1c:	f240 30e7 	movw	r0, #999	; 0x3e7
    6d20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    6d24:	2300      	movs	r3, #0
    6d26:	fbc4 0105 	smlal	r0, r1, r4, r5
    6d2a:	f7f9 f9d7 	bl	dc <__aeabi_uldivmod>
	k_msleep(time_ms);
}
    6d2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return z_impl_k_sleep(timeout);
    6d32:	f7ff bc5d 	b.w	65f0 <z_impl_k_sleep>

00006d36 <port_set_dw1000_slowrate>:
{
    6d36:	b580      	push	{r7, lr}
    6d38:	af00      	add	r7, sp, #0
    set_spi_speed_slow();
    6d3a:	f7f9 feb1 	bl	aa0 <set_spi_speed_slow>
}
    6d3e:	bf00      	nop
    6d40:	bd80      	pop	{r7, pc}

00006d42 <port_set_dw1000_fastrate>:
{
    6d42:	b580      	push	{r7, lr}
    6d44:	af00      	add	r7, sp, #0
    set_spi_speed_fast();
    6d46:	f7f9 fecb 	bl	ae0 <set_spi_speed_fast>
}
    6d4a:	bf00      	nop
    6d4c:	bd80      	pop	{r7, pc}

00006d4e <gpio_init_callback>:
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
	callback->pin_mask = pin_mask;
    6d4e:	e9c0 1201 	strd	r1, r2, [r0, #4]
}
    6d52:	4770      	bx	lr

00006d54 <gpio_add_callback.isra.0>:
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
    6d54:	6883      	ldr	r3, [r0, #8]
    6d56:	69db      	ldr	r3, [r3, #28]
    6d58:	b10b      	cbz	r3, 6d5e <gpio_add_callback.isra.0+0xa>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
    6d5a:	2201      	movs	r2, #1
    6d5c:	4718      	bx	r3
}
    6d5e:	4770      	bx	lr

00006d60 <gpio_pin_configure.isra.0>:


extern int z_impl_gpio_pin_configure(const struct device * port, gpio_pin_t pin, gpio_flags_t flags);

__pinned_func
static inline int gpio_pin_configure(const struct device * port, gpio_pin_t pin, gpio_flags_t flags)
    6d60:	b470      	push	{r4, r5, r6}
    6d62:	4613      	mov	r3, r2
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    6d64:	02d4      	lsls	r4, r2, #11
	const struct gpio_driver_api *api =
    6d66:	f8d0 c008 	ldr.w	ip, [r0, #8]
	struct gpio_driver_data *data =
    6d6a:	6906      	ldr	r6, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    6d6c:	d506      	bpl.n	6d7c <gpio_pin_configure.isra.0+0x1c>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
    6d6e:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
    6d72:	d003      	beq.n	6d7c <gpio_pin_configure.isra.0+0x1c>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    6d74:	07da      	lsls	r2, r3, #31
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    6d76:	bf48      	it	mi
    6d78:	f483 2340 	eormi.w	r3, r3, #786432	; 0xc0000
		data->invert |= (gpio_port_pins_t)BIT(pin);
    6d7c:	6834      	ldr	r4, [r6, #0]
    6d7e:	2501      	movs	r5, #1
    6d80:	408d      	lsls	r5, r1
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    6d82:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    6d86:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    6d88:	bf4c      	ite	mi
    6d8a:	432c      	orrmi	r4, r5
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    6d8c:	43ac      	bicpl	r4, r5
    6d8e:	6034      	str	r4, [r6, #0]
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_GPIO_PIN_CONFIGURE);
	}
#endif
	compiler_barrier();
	return z_impl_gpio_pin_configure(port, pin, flags);
}
    6d90:	bc70      	pop	{r4, r5, r6}
	return api->pin_configure(port, pin, flags);
    6d92:	f8dc 3000 	ldr.w	r3, [ip]
    6d96:	4718      	bx	r3

00006d98 <gpio_pin_interrupt_configure.isra.0>:
static inline int gpio_pin_interrupt_configure(const struct device * port, gpio_pin_t pin, gpio_flags_t flags)
    6d98:	b430      	push	{r4, r5}
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    6d9a:	0213      	lsls	r3, r2, #8
	const struct gpio_driver_api *api =
    6d9c:	6884      	ldr	r4, [r0, #8]
	const struct gpio_driver_data *const data =
    6d9e:	6905      	ldr	r5, [r0, #16]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    6da0:	d506      	bpl.n	6db0 <gpio_pin_interrupt_configure.isra.0+0x18>
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
    6da2:	682d      	ldr	r5, [r5, #0]
    6da4:	2301      	movs	r3, #1
    6da6:	408b      	lsls	r3, r1
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    6da8:	422b      	tst	r3, r5
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
    6daa:	bf18      	it	ne
    6dac:	f082 62c0 	eorne.w	r2, r2, #100663296	; 0x6000000
	return api->pin_interrupt_configure(port, pin, mode, trig);
    6db0:	69a4      	ldr	r4, [r4, #24]
    6db2:	f002 63c0 	and.w	r3, r2, #100663296	; 0x6000000
    6db6:	46a4      	mov	ip, r4
    6db8:	f002 72b0 	and.w	r2, r2, #23068672	; 0x1600000
}
    6dbc:	bc30      	pop	{r4, r5}
    6dbe:	4760      	bx	ip

00006dc0 <uwb_transmit>:
{
    6dc0:	b538      	push	{r3, r4, r5, lr}
    6dc2:	460d      	mov	r5, r1
    if (dwt_writetxdata(length, data, 0) != DWT_SUCCESS)
    6dc4:	2200      	movs	r2, #0
    6dc6:	4601      	mov	r1, r0
    6dc8:	4628      	mov	r0, r5
    6dca:	f7ff fe13 	bl	69f4 <dwt_writetxdata>
    6dce:	4604      	mov	r4, r0
    6dd0:	b960      	cbnz	r0, 6dec <uwb_transmit+0x2c>
    dwt_writetxfctrl(length, 0, 0);
    6dd2:	4602      	mov	r2, r0
    6dd4:	4601      	mov	r1, r0
    6dd6:	4628      	mov	r0, r5
    6dd8:	f7f9 fb1c 	bl	414 <dwt_writetxfctrl>
    if (dwt_starttx(DWT_START_TX_IMMEDIATE) != DWT_SUCCESS)
    6ddc:	4620      	mov	r0, r4
    6dde:	f7f9 fc35 	bl	64c <dwt_starttx>
        return -2;
    6de2:	2800      	cmp	r0, #0
    6de4:	bf18      	it	ne
    6de6:	f06f 0001 	mvnne.w	r0, #1
}
    6dea:	bd38      	pop	{r3, r4, r5, pc}
        return -1;
    6dec:	f04f 30ff 	mov.w	r0, #4294967295
    6df0:	e7fb      	b.n	6dea <uwb_transmit+0x2a>

00006df2 <cbpprintf_external>:
}

int cbpprintf_external(cbprintf_cb out,
		       cbvprintf_external_formatter_func formatter,
		       void *ctx, void *packaged)
{
    6df2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    6df6:	4606      	mov	r6, r0
    6df8:	460d      	mov	r5, r1
    6dfa:	4617      	mov	r7, r2
	uint8_t *buf = packaged;
	struct cbprintf_package_hdr_ext *hdr = packaged;
	char *s, **ps;
	unsigned int i, args_size, s_nbr, ros_nbr, rws_nbr, s_idx;

	if (buf == NULL) {
    6dfc:	4698      	mov	r8, r3
    6dfe:	b32b      	cbz	r3, 6e4c <cbpprintf_external+0x5a>
		return -EINVAL;
	}

	/* Retrieve the size of the arg list and number of strings. */
	args_size = hdr->hdr.desc.len * sizeof(int);
    6e00:	f898 4000 	ldrb.w	r4, [r8]
	s_nbr     = hdr->hdr.desc.str_cnt;
    6e04:	f893 9001 	ldrb.w	r9, [r3, #1]
	ros_nbr   = hdr->hdr.desc.ro_str_cnt;
	rws_nbr   = hdr->hdr.desc.rw_str_cnt;

	/* Locate the string table */
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
    6e08:	78db      	ldrb	r3, [r3, #3]
	args_size = hdr->hdr.desc.len * sizeof(int);
    6e0a:	00a4      	lsls	r4, r4, #2
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
    6e0c:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	ros_nbr   = hdr->hdr.desc.ro_str_cnt;
    6e10:	f898 3002 	ldrb.w	r3, [r8, #2]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
    6e14:	441c      	add	r4, r3
    6e16:	4444      	add	r4, r8

	/*
	 * Patch in string pointers.
	 */
	for (i = 0; i < s_nbr; i++) {
    6e18:	f04f 0a00 	mov.w	sl, #0
    6e1c:	45ca      	cmp	sl, r9
    6e1e:	d309      	bcc.n	6e34 <cbpprintf_external+0x42>
	return formatter(out, ctx, fmt, u.ap);
    6e20:	f8d8 2004 	ldr.w	r2, [r8, #4]
    6e24:	f108 0308 	add.w	r3, r8, #8
    6e28:	4639      	mov	r1, r7
    6e2a:	4630      	mov	r0, r6
    6e2c:	46ac      	mov	ip, r5
	/* Skip past the header */
	buf += sizeof(*hdr);

	/* Turn this into a va_list and  print it */
	return cbprintf_via_va_list(out, formatter, ctx, hdr->fmt, buf);
}
    6e2e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return formatter(out, ctx, fmt, u.ap);
    6e32:	4760      	bx	ip
		ps = (char **)(buf + s_idx * sizeof(int));
    6e34:	f814 3b01 	ldrb.w	r3, [r4], #1
		*ps = s;
    6e38:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
		s += strlen(s) + 1;
    6e3c:	4620      	mov	r0, r4
    6e3e:	f000 fa78 	bl	7332 <strlen>
    6e42:	3001      	adds	r0, #1
    6e44:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
    6e46:	f10a 0a01 	add.w	sl, sl, #1
    6e4a:	e7e7      	b.n	6e1c <cbpprintf_external+0x2a>
}
    6e4c:	f06f 0015 	mvn.w	r0, #21
    6e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00006e54 <arch_printk_char_out>:
}
    6e54:	2000      	movs	r0, #0
    6e56:	4770      	bx	lr

00006e58 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    6e58:	b40f      	push	{r0, r1, r2, r3}
    6e5a:	b507      	push	{r0, r1, r2, lr}
    6e5c:	a904      	add	r1, sp, #16
    6e5e:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    6e62:	9101      	str	r1, [sp, #4]
		z_log_vprintk(fmt, ap);
    6e64:	f000 f98d 	bl	7182 <z_log_vprintk>

	vprintk(fmt, ap);

	va_end(ap);
}
    6e68:	b003      	add	sp, #12
    6e6a:	f85d eb04 	ldr.w	lr, [sp], #4
    6e6e:	b004      	add	sp, #16
    6e70:	4770      	bx	lr

00006e72 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    6e72:	4604      	mov	r4, r0
    6e74:	b508      	push	{r3, lr}
    6e76:	4608      	mov	r0, r1
    6e78:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    6e7a:	461a      	mov	r2, r3
    6e7c:	47a0      	blx	r4
	return z_impl_z_current_get();
    6e7e:	f7ff fbd1 	bl	6624 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    6e82:	f7fc fb79 	bl	3578 <z_impl_k_thread_abort>

00006e86 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    6e86:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    6e88:	f013 0307 	ands.w	r3, r3, #7
    6e8c:	d105      	bne.n	6e9a <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    6e8e:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    6e90:	2b00      	cmp	r3, #0
    6e92:	bf0c      	ite	eq
    6e94:	2000      	moveq	r0, #0
    6e96:	2003      	movne	r0, #3
    6e98:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    6e9a:	2b02      	cmp	r3, #2
    6e9c:	d105      	bne.n	6eaa <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    6e9e:	8b40      	ldrh	r0, [r0, #26]
    6ea0:	fab0 f080 	clz	r0, r0
    6ea4:	0940      	lsrs	r0, r0, #5
    6ea6:	0080      	lsls	r0, r0, #2
    6ea8:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    6eaa:	2b01      	cmp	r3, #1
    6eac:	d105      	bne.n	6eba <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    6eae:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    6eb0:	2b00      	cmp	r3, #0
    6eb2:	bf0c      	ite	eq
    6eb4:	2000      	moveq	r0, #0
    6eb6:	2005      	movne	r0, #5
    6eb8:	4770      	bx	lr
	int evt = EVT_NOP;
    6eba:	2000      	movs	r0, #0
}
    6ebc:	4770      	bx	lr

00006ebe <validate_args>:
{
    6ebe:	b510      	push	{r4, lr}
    6ec0:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    6ec2:	b100      	cbz	r0, 6ec6 <validate_args+0x8>
    6ec4:	b911      	cbnz	r1, 6ecc <validate_args+0xe>
		return -EINVAL;
    6ec6:	f06f 0015 	mvn.w	r0, #21
}
    6eca:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
    6ecc:	1d08      	adds	r0, r1, #4
    6ece:	f000 f895 	bl	6ffc <sys_notify_validate>
	if ((rv == 0)
    6ed2:	2800      	cmp	r0, #0
    6ed4:	d1f9      	bne.n	6eca <validate_args+0xc>
	    && ((cli->notify.flags
    6ed6:	68a3      	ldr	r3, [r4, #8]
    6ed8:	2b03      	cmp	r3, #3
    6eda:	d9f6      	bls.n	6eca <validate_args+0xc>
    6edc:	e7f3      	b.n	6ec6 <validate_args+0x8>

00006ede <notify_one>:
{
    6ede:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6ee2:	460d      	mov	r5, r1
    6ee4:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    6ee6:	4619      	mov	r1, r3
    6ee8:	1d28      	adds	r0, r5, #4
{
    6eea:	4690      	mov	r8, r2
    6eec:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    6eee:	f000 f896 	bl	701e <sys_notify_finalize>
	if (cb) {
    6ef2:	4604      	mov	r4, r0
    6ef4:	b138      	cbz	r0, 6f06 <notify_one+0x28>
		cb(mgr, cli, state, res);
    6ef6:	4633      	mov	r3, r6
    6ef8:	4642      	mov	r2, r8
    6efa:	4629      	mov	r1, r5
    6efc:	4638      	mov	r0, r7
    6efe:	46a4      	mov	ip, r4
}
    6f00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    6f04:	4760      	bx	ip
}
    6f06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006f0a <transition_complete>:
{
    6f0a:	b410      	push	{r4}
	__asm__ volatile(
    6f0c:	f04f 0420 	mov.w	r4, #32
    6f10:	f3ef 8211 	mrs	r2, BASEPRI
    6f14:	f384 8812 	msr	BASEPRI_MAX, r4
    6f18:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    6f1c:	6141      	str	r1, [r0, #20]
}
    6f1e:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    6f20:	2101      	movs	r1, #1
    6f22:	f7fa b8e9 	b.w	10f8 <process_event>

00006f26 <onoff_manager_init>:
{
    6f26:	b538      	push	{r3, r4, r5, lr}
    6f28:	460c      	mov	r4, r1
	if ((mgr == NULL)
    6f2a:	4605      	mov	r5, r0
    6f2c:	b158      	cbz	r0, 6f46 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    6f2e:	b151      	cbz	r1, 6f46 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    6f30:	680b      	ldr	r3, [r1, #0]
    6f32:	b143      	cbz	r3, 6f46 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    6f34:	684b      	ldr	r3, [r1, #4]
    6f36:	b133      	cbz	r3, 6f46 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    6f38:	221c      	movs	r2, #28
    6f3a:	2100      	movs	r1, #0
    6f3c:	f000 fa14 	bl	7368 <memset>
    6f40:	612c      	str	r4, [r5, #16]
	return 0;
    6f42:	2000      	movs	r0, #0
}
    6f44:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    6f46:	f06f 0015 	mvn.w	r0, #21
    6f4a:	e7fb      	b.n	6f44 <onoff_manager_init+0x1e>

00006f4c <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    6f4c:	b570      	push	{r4, r5, r6, lr}
    6f4e:	4605      	mov	r5, r0
    6f50:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    6f52:	f7ff ffb4 	bl	6ebe <validate_args>

	if (rv < 0) {
    6f56:	1e04      	subs	r4, r0, #0
    6f58:	db15      	blt.n	6f86 <onoff_request+0x3a>
    6f5a:	f04f 0320 	mov.w	r3, #32
    6f5e:	f3ef 8211 	mrs	r2, BASEPRI
    6f62:	f383 8812 	msr	BASEPRI_MAX, r3
    6f66:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    6f6a:	8b6b      	ldrh	r3, [r5, #26]
    6f6c:	8b2c      	ldrh	r4, [r5, #24]
    6f6e:	f64f 71ff 	movw	r1, #65535	; 0xffff
    6f72:	428b      	cmp	r3, r1
    6f74:	f004 0407 	and.w	r4, r4, #7
    6f78:	d107      	bne.n	6f8a <onoff_request+0x3e>
	__asm__ volatile(
    6f7a:	f382 8811 	msr	BASEPRI, r2
    6f7e:	f3bf 8f6f 	isb	sy
		rv = -EAGAIN;
    6f82:	f06f 040a 	mvn.w	r4, #10
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    6f86:	4620      	mov	r0, r4
    6f88:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    6f8a:	2c02      	cmp	r4, #2
    6f8c:	d10c      	bne.n	6fa8 <onoff_request+0x5c>
		mgr->refs += 1U;
    6f8e:	3301      	adds	r3, #1
    6f90:	836b      	strh	r3, [r5, #26]
    6f92:	f382 8811 	msr	BASEPRI, r2
    6f96:	f3bf 8f6f 	isb	sy
			notify_one(mgr, cli, state, 0);
    6f9a:	2300      	movs	r3, #0
    6f9c:	4622      	mov	r2, r4
    6f9e:	4631      	mov	r1, r6
    6fa0:	4628      	mov	r0, r5
    6fa2:	f7ff ff9c 	bl	6ede <notify_one>
    6fa6:	e7ee      	b.n	6f86 <onoff_request+0x3a>
	} else if ((state == ONOFF_STATE_OFF)
    6fa8:	2c06      	cmp	r4, #6
    6faa:	d814      	bhi.n	6fd6 <onoff_request+0x8a>
    6fac:	e8df f004 	tbb	[pc, r4]
    6fb0:	13131304 	.word	0x13131304
    6fb4:	1a04      	.short	0x1a04
    6fb6:	04          	.byte	0x04
    6fb7:	00          	.byte	0x00
	parent->next = child;
    6fb8:	2300      	movs	r3, #0
    6fba:	6033      	str	r3, [r6, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    6fbc:	686b      	ldr	r3, [r5, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    6fbe:	b93b      	cbnz	r3, 6fd0 <onoff_request+0x84>
	list->head = node;
    6fc0:	e9c5 6600 	strd	r6, r6, [r5]
	if (start) {
    6fc4:	b9ac      	cbnz	r4, 6ff2 <onoff_request+0xa6>
		process_event(mgr, EVT_RECHECK, key);
    6fc6:	2102      	movs	r1, #2
    6fc8:	4628      	mov	r0, r5
    6fca:	f7fa f895 	bl	10f8 <process_event>
    6fce:	e7da      	b.n	6f86 <onoff_request+0x3a>
	parent->next = child;
    6fd0:	601e      	str	r6, [r3, #0]
	list->tail = node;
    6fd2:	606e      	str	r6, [r5, #4]
}
    6fd4:	e7f6      	b.n	6fc4 <onoff_request+0x78>
    6fd6:	f382 8811 	msr	BASEPRI, r2
    6fda:	f3bf 8f6f 	isb	sy
		rv = -EIO;
    6fde:	f06f 0404 	mvn.w	r4, #4
    6fe2:	e7d0      	b.n	6f86 <onoff_request+0x3a>
    6fe4:	f382 8811 	msr	BASEPRI, r2
    6fe8:	f3bf 8f6f 	isb	sy
    6fec:	f06f 0485 	mvn.w	r4, #133	; 0x85
    6ff0:	e7c9      	b.n	6f86 <onoff_request+0x3a>
    6ff2:	f382 8811 	msr	BASEPRI, r2
    6ff6:	f3bf 8f6f 	isb	sy
		if (notify) {
    6ffa:	e7c4      	b.n	6f86 <onoff_request+0x3a>

00006ffc <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    6ffc:	4603      	mov	r3, r0
    6ffe:	b158      	cbz	r0, 7018 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x18>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    7000:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    7002:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    7006:	2a01      	cmp	r2, #1
    7008:	d003      	beq.n	7012 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x12>
    700a:	2a03      	cmp	r2, #3
    700c:	d104      	bne.n	7018 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x18>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    700e:	6802      	ldr	r2, [r0, #0]
    7010:	b112      	cbz	r2, 7018 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x18>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    7012:	2000      	movs	r0, #0
    7014:	6098      	str	r0, [r3, #8]
    7016:	4770      	bx	lr
    7018:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    701c:	4770      	bx	lr

0000701e <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    701e:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    7020:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    7022:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    7026:	2a03      	cmp	r2, #3
    7028:	f04f 0200 	mov.w	r2, #0
{
    702c:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    702e:	bf0c      	ite	eq
    7030:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    7032:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    7034:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    7036:	4770      	bx	lr

00007038 <_ldiv5>:
	uint32_t v_lo = *v;
    7038:	e9d0 2100 	ldrd	r2, r1, [r0]
{
    703c:	b530      	push	{r4, r5, lr}
	__asm__ ("" : "+r" (m));
    703e:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
	result += (uint64_t)v_lo * m;
    7042:	fba2 2403 	umull	r2, r4, r2, r3
    7046:	18d5      	adds	r5, r2, r3
    7048:	eb43 0504 	adc.w	r5, r3, r4
	result += (uint64_t)v_hi * m;
    704c:	fba1 1303 	umull	r1, r3, r1, r3
    7050:	1852      	adds	r2, r2, r1
    7052:	eb44 0403 	adc.w	r4, r4, r3
    7056:	1952      	adds	r2, r2, r5
    7058:	f144 0200 	adc.w	r2, r4, #0
	result += (uint64_t)v_hi * m;
    705c:	1889      	adds	r1, r1, r2
    705e:	f143 0300 	adc.w	r3, r3, #0
	*v = result;
    7062:	e9c0 1300 	strd	r1, r3, [r0]
}
    7066:	bd30      	pop	{r4, r5, pc}

00007068 <_get_digit>:
{
    7068:	b510      	push	{r4, lr}
	if (*digit_count > 0) {
    706a:	680a      	ldr	r2, [r1, #0]
    706c:	2a00      	cmp	r2, #0
{
    706e:	4603      	mov	r3, r0
	if (*digit_count > 0) {
    7070:	dd0f      	ble.n	7092 <_get_digit+0x2a>
		--*digit_count;
    7072:	3a01      	subs	r2, #1
    7074:	600a      	str	r2, [r1, #0]
		*fr *= 10U;
    7076:	681a      	ldr	r2, [r3, #0]
    7078:	6844      	ldr	r4, [r0, #4]
    707a:	200a      	movs	r0, #10
    707c:	fba2 1200 	umull	r1, r2, r2, r0
    7080:	fb00 2204 	mla	r2, r0, r4, r2
		rval = ((*fr >> 60) & 0xF) + '0';
    7084:	0f10      	lsrs	r0, r2, #28
		*fr &= (BIT64(60) - 1U);
    7086:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
    708a:	e9c3 1200 	strd	r1, r2, [r3]
		rval = ((*fr >> 60) & 0xF) + '0';
    708e:	3030      	adds	r0, #48	; 0x30
}
    7090:	bd10      	pop	{r4, pc}
		rval = '0';
    7092:	2030      	movs	r0, #48	; 0x30
    7094:	e7fc      	b.n	7090 <_get_digit+0x28>

00007096 <encode_uint>:
{
    7096:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    709a:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier) != 0;
    709c:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    709e:	2b6f      	cmp	r3, #111	; 0x6f
{
    70a0:	4680      	mov	r8, r0
    70a2:	460f      	mov	r7, r1
    70a4:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    70a6:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    70aa:	d029      	beq.n	7100 <encode_uint+0x6a>
    70ac:	d824      	bhi.n	70f8 <encode_uint+0x62>
		return 10;
    70ae:	2b58      	cmp	r3, #88	; 0x58
    70b0:	bf0c      	ite	eq
    70b2:	2610      	moveq	r6, #16
    70b4:	260a      	movne	r6, #10
	char *bp = bps + (bpe - bps);
    70b6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    70ba:	4632      	mov	r2, r6
    70bc:	2300      	movs	r3, #0
    70be:	4640      	mov	r0, r8
    70c0:	4639      	mov	r1, r7
    70c2:	f7f9 f80b 	bl	dc <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    70c6:	2a09      	cmp	r2, #9
    70c8:	b2d4      	uxtb	r4, r2
    70ca:	d81e      	bhi.n	710a <encode_uint+0x74>
    70cc:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    70ce:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    70d0:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    70d2:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    70d6:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    70da:	d301      	bcc.n	70e0 <encode_uint+0x4a>
    70dc:	45d1      	cmp	r9, sl
    70de:	d811      	bhi.n	7104 <encode_uint+0x6e>
	if (conv->flag_hash) {
    70e0:	782b      	ldrb	r3, [r5, #0]
    70e2:	069b      	lsls	r3, r3, #26
    70e4:	d505      	bpl.n	70f2 <encode_uint+0x5c>
		if (radix == 8) {
    70e6:	2e08      	cmp	r6, #8
    70e8:	d115      	bne.n	7116 <encode_uint+0x80>
			conv->altform_0 = true;
    70ea:	78ab      	ldrb	r3, [r5, #2]
    70ec:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    70f0:	70ab      	strb	r3, [r5, #2]
}
    70f2:	4648      	mov	r0, r9
    70f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    70f8:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    70fc:	2b70      	cmp	r3, #112	; 0x70
    70fe:	e7d7      	b.n	70b0 <encode_uint+0x1a>
	switch (specifier) {
    7100:	2608      	movs	r6, #8
    7102:	e7d8      	b.n	70b6 <encode_uint+0x20>
		value /= radix;
    7104:	4680      	mov	r8, r0
    7106:	460f      	mov	r7, r1
    7108:	e7d7      	b.n	70ba <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    710a:	f1bb 0f19 	cmp.w	fp, #25
    710e:	bf94      	ite	ls
    7110:	3437      	addls	r4, #55	; 0x37
    7112:	3457      	addhi	r4, #87	; 0x57
    7114:	e7db      	b.n	70ce <encode_uint+0x38>
		} else if (radix == 16) {
    7116:	2e10      	cmp	r6, #16
    7118:	d1eb      	bne.n	70f2 <encode_uint+0x5c>
			conv->altform_0c = true;
    711a:	78ab      	ldrb	r3, [r5, #2]
    711c:	f043 0310 	orr.w	r3, r3, #16
    7120:	e7e6      	b.n	70f0 <encode_uint+0x5a>

00007122 <outs>:
{
    7122:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7126:	4607      	mov	r7, r0
    7128:	4688      	mov	r8, r1
    712a:	4615      	mov	r5, r2
    712c:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    712e:	4614      	mov	r4, r2
    7130:	42b4      	cmp	r4, r6
    7132:	d305      	bcc.n	7140 <outs+0x1e>
    7134:	b10e      	cbz	r6, 713a <outs+0x18>
	return (int)count;
    7136:	1b60      	subs	r0, r4, r5
    7138:	e008      	b.n	714c <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    713a:	7823      	ldrb	r3, [r4, #0]
    713c:	2b00      	cmp	r3, #0
    713e:	d0fa      	beq.n	7136 <outs+0x14>
		int rc = out((int)*sp++, ctx);
    7140:	f814 0b01 	ldrb.w	r0, [r4], #1
    7144:	4641      	mov	r1, r8
    7146:	47b8      	blx	r7
		if (rc < 0) {
    7148:	2800      	cmp	r0, #0
    714a:	daf1      	bge.n	7130 <outs+0xe>
}
    714c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00007150 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_STRIP_PATHS, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    7150:	4770      	bx	lr

00007152 <dummy_timestamp>:
}
    7152:	2000      	movs	r0, #0
    7154:	4770      	bx	lr

00007156 <default_get_timestamp>:
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
    7156:	f000 bb82 	b.w	785e <sys_clock_cycle_get_32>

0000715a <atomic_inc>:
{
    715a:	4603      	mov	r3, r0
}
    715c:	f3bf 8f5b 	dmb	ish
    7160:	e853 0f00 	ldrex	r0, [r3]
    7164:	1c42      	adds	r2, r0, #1
    7166:	e843 2100 	strex	r1, r2, [r3]
    716a:	2900      	cmp	r1, #0
    716c:	d1f8      	bne.n	7160 <atomic_inc+0x6>
    716e:	f3bf 8f5b 	dmb	ish
    7172:	4770      	bx	lr

00007174 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(void)
{
    7174:	b508      	push	{r3, lr}
				COND_CODE_1(CONFIG_LOG_PROCESS_THREAD,
					K_MSEC(CONFIG_LOG_PROCESS_THREAD_STARTUP_DELAY_MS),
					K_NO_WAIT));
		k_thread_name_set(&logging_thread, "logging");
	} else {
		(void)z_log_init(false, false);
    7176:	2100      	movs	r1, #0
    7178:	4608      	mov	r0, r1
    717a:	f7fa ff39 	bl	1ff0 <z_log_init.isra.0>
	}

	return 0;
}
    717e:	2000      	movs	r0, #0
    7180:	bd08      	pop	{r3, pc}

00007182 <z_log_vprintk>:
{
    7182:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    7184:	2300      	movs	r3, #0
    7186:	e9cd 0102 	strd	r0, r1, [sp, #8]
    718a:	e9cd 3300 	strd	r3, r3, [sp]
    718e:	461a      	mov	r2, r3
    7190:	4619      	mov	r1, r3
    7192:	4618      	mov	r0, r3
    7194:	f7fb f832 	bl	21fc <z_impl_z_log_msg_runtime_vcreate>
}
    7198:	b005      	add	sp, #20
    719a:	f85d fb04 	ldr.w	pc, [sp], #4

0000719e <z_log_notify_backend_enabled>:
}
    719e:	4770      	bx	lr

000071a0 <z_log_get_tag>:
}
    71a0:	2000      	movs	r0, #0
    71a2:	4770      	bx	lr

000071a4 <z_log_msg_finalize>:
{
    71a4:	b570      	push	{r4, r5, r6, lr}
    71a6:	460e      	mov	r6, r1
    71a8:	4615      	mov	r5, r2
    71aa:	4619      	mov	r1, r3
	if (!msg) {
    71ac:	4604      	mov	r4, r0
    71ae:	b918      	cbnz	r0, 71b8 <z_log_msg_finalize+0x14>
}
    71b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_log_dropped(false);
    71b4:	f7fa bfcc 	b.w	2150 <z_log_dropped>
	if (data) {
    71b8:	b133      	cbz	r3, 71c8 <z_log_msg_finalize+0x24>
		uint8_t *d = msg->data + desc.package_len;
    71ba:	f3c2 234a 	ubfx	r3, r2, #9, #11
    71be:	3010      	adds	r0, #16
		memcpy(d, data, desc.data_len);
    71c0:	0d12      	lsrs	r2, r2, #20
    71c2:	4418      	add	r0, r3
    71c4:	f000 f8c5 	bl	7352 <memcpy>
	msg->hdr.source = source;
    71c8:	e9c4 5600 	strd	r5, r6, [r4]
	z_log_msg_commit(msg);
    71cc:	4620      	mov	r0, r4
}
    71ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_log_msg_commit(msg);
    71d2:	f7fa bfd5 	b.w	2180 <z_log_msg_commit>

000071d6 <out_func>:
{
    71d6:	b507      	push	{r0, r1, r2, lr}
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
    71d8:	e9d1 3200 	ldrd	r3, r2, [r1]
		char x = (char)c;
    71dc:	f88d 0007 	strb.w	r0, [sp, #7]
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
    71e0:	6852      	ldr	r2, [r2, #4]
    71e2:	2101      	movs	r1, #1
    71e4:	f10d 0007 	add.w	r0, sp, #7
    71e8:	4798      	blx	r3
}
    71ea:	2000      	movs	r0, #0
    71ec:	b003      	add	sp, #12
    71ee:	f85d fb04 	ldr.w	pc, [sp], #4

000071f2 <cr_out_func>:
	if (c == '\n') {
    71f2:	280a      	cmp	r0, #10
{
    71f4:	b538      	push	{r3, r4, r5, lr}
    71f6:	4604      	mov	r4, r0
    71f8:	460d      	mov	r5, r1
	if (c == '\n') {
    71fa:	d102      	bne.n	7202 <cr_out_func+0x10>
		out_func((int)'\r', ctx);
    71fc:	200d      	movs	r0, #13
    71fe:	f7ff ffea 	bl	71d6 <out_func>
	out_func(c, ctx);
    7202:	4629      	mov	r1, r5
    7204:	4620      	mov	r0, r4
    7206:	f7ff ffe6 	bl	71d6 <out_func>
}
    720a:	2000      	movs	r0, #0
    720c:	bd38      	pop	{r3, r4, r5, pc}

0000720e <buffer_write>:
{
    720e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7210:	4606      	mov	r6, r0
    7212:	460d      	mov	r5, r1
    7214:	4614      	mov	r4, r2
    7216:	461f      	mov	r7, r3
		processed = outf(buf, len, ctx);
    7218:	4621      	mov	r1, r4
    721a:	4628      	mov	r0, r5
    721c:	463a      	mov	r2, r7
    721e:	47b0      	blx	r6
	} while (len != 0);
    7220:	1a24      	subs	r4, r4, r0
		buf += processed;
    7222:	4405      	add	r5, r0
	} while (len != 0);
    7224:	d1f8      	bne.n	7218 <buffer_write+0xa>
}
    7226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00007228 <cbvprintf>:
{
    7228:	b513      	push	{r0, r1, r4, lr}
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
    722a:	2400      	movs	r4, #0
    722c:	9400      	str	r4, [sp, #0]
    722e:	f7fa f871 	bl	1314 <z_cbvprintf_impl>
}
    7232:	b002      	add	sp, #8
    7234:	bd10      	pop	{r4, pc}

00007236 <log_output_flush>:
{
    7236:	b510      	push	{r4, lr}
		     output->control_block->offset,
    7238:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
    723a:	6881      	ldr	r1, [r0, #8]
{
    723c:	4604      	mov	r4, r0
	buffer_write(output->func, output->buf,
    723e:	e9d2 2300 	ldrd	r2, r3, [r2]
    7242:	6800      	ldr	r0, [r0, #0]
    7244:	f7ff ffe3 	bl	720e <buffer_write>
	output->control_block->offset = 0;
    7248:	6863      	ldr	r3, [r4, #4]
    724a:	2200      	movs	r2, #0
    724c:	601a      	str	r2, [r3, #0]
}
    724e:	bd10      	pop	{r4, pc}

00007250 <log_backend_uart_init>:
}
    7250:	4770      	bx	lr

00007252 <pm_device_state_get>:
}

int pm_device_state_get(const struct device *dev,
			enum pm_device_state *state)
{
	struct pm_device *pm = dev->pm;
    7252:	6983      	ldr	r3, [r0, #24]

	if (pm == NULL) {
    7254:	b11b      	cbz	r3, 725e <pm_device_state_get+0xc>
		return -ENOSYS;
	}

	*state = pm->state;
    7256:	7a1b      	ldrb	r3, [r3, #8]
    7258:	700b      	strb	r3, [r1, #0]

	return 0;
    725a:	2000      	movs	r0, #0
    725c:	4770      	bx	lr
		return -ENOSYS;
    725e:	f06f 0057 	mvn.w	r0, #87	; 0x57
}
    7262:	4770      	bx	lr

00007264 <pm_device_is_busy>:
	return false;
}

bool pm_device_is_busy(const struct device *dev)
{
	struct pm_device *pm = dev->pm;
    7264:	6980      	ldr	r0, [r0, #24]

	if (pm == NULL) {
    7266:	b130      	cbz	r0, 7276 <pm_device_is_busy+0x12>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    7268:	f3bf 8f5b 	dmb	ish
    726c:	6840      	ldr	r0, [r0, #4]
    726e:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    7272:	f000 0001 	and.w	r0, r0, #1
		return false;
	}

	return atomic_test_bit(&pm->flags, PM_DEVICE_FLAG_BUSY);
}
    7276:	4770      	bx	lr

00007278 <pm_device_wakeup_is_enabled>:
	return atomic_cas(&pm->flags, flags, new_flags);
}

bool pm_device_wakeup_is_enabled(const struct device *dev)
{
	struct pm_device *pm = dev->pm;
    7278:	6980      	ldr	r0, [r0, #24]

	if (pm == NULL) {
    727a:	b130      	cbz	r0, 728a <pm_device_wakeup_is_enabled+0x12>
    727c:	f3bf 8f5b 	dmb	ish
    7280:	6840      	ldr	r0, [r0, #4]
    7282:	f3bf 8f5b 	dmb	ish
    7286:	f3c0 1000 	ubfx	r0, r0, #4, #1
		return false;
	}

	return atomic_test_bit(&pm->flags,
			       PM_DEVICE_FLAG_WS_ENABLED);
}
    728a:	4770      	bx	lr

0000728c <pm_device_state_is_locked>:
	}
}

bool pm_device_state_is_locked(const struct device *dev)
{
	struct pm_device *pm = dev->pm;
    728c:	6980      	ldr	r0, [r0, #24]

	if (pm == NULL) {
    728e:	b130      	cbz	r0, 729e <pm_device_state_is_locked+0x12>
    7290:	f3bf 8f5b 	dmb	ish
    7294:	6840      	ldr	r0, [r0, #4]
    7296:	f3bf 8f5b 	dmb	ish
    729a:	f3c0 1080 	ubfx	r0, r0, #6, #1
		return false;
	}

	return atomic_test_bit(&pm->flags,
			       PM_DEVICE_FLAG_STATE_LOCKED);
}
    729e:	4770      	bx	lr

000072a0 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
    72a0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    72a2:	ab0b      	add	r3, sp, #44	; 0x2c
    72a4:	9305      	str	r3, [sp, #20]
    72a6:	9303      	str	r3, [sp, #12]
    72a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    72aa:	9302      	str	r3, [sp, #8]
    72ac:	2300      	movs	r3, #0
    72ae:	e9cd 3300 	strd	r3, r3, [sp]
    72b2:	2201      	movs	r2, #1
    72b4:	4618      	mov	r0, r3
    72b6:	f7fa ffa1 	bl	21fc <z_impl_z_log_msg_runtime_vcreate>
}
    72ba:	b007      	add	sp, #28
    72bc:	f85d fb04 	ldr.w	pc, [sp], #4

000072c0 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    72c0:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    72c2:	6800      	ldr	r0, [r0, #0]
    72c4:	f7fb bcb0 	b.w	2c28 <z_arm_fatal_error>

000072c8 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    72c8:	2100      	movs	r1, #0
    72ca:	2001      	movs	r0, #1
    72cc:	f7fb bcac 	b.w	2c28 <z_arm_fatal_error>

000072d0 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    72d0:	b508      	push	{r3, lr}
	handler();
    72d2:	f7fb fd41 	bl	2d58 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    72d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    72da:	f7fb bdf9 	b.w	2ed0 <z_arm_exc_exit>

000072de <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
    72de:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    72e0:	ab0b      	add	r3, sp, #44	; 0x2c
    72e2:	9305      	str	r3, [sp, #20]
    72e4:	9303      	str	r3, [sp, #12]
    72e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    72e8:	9302      	str	r3, [sp, #8]
    72ea:	2300      	movs	r3, #0
    72ec:	e9cd 3300 	strd	r3, r3, [sp]
    72f0:	2201      	movs	r2, #1
    72f2:	4618      	mov	r0, r3
    72f4:	f7fa ff82 	bl	21fc <z_impl_z_log_msg_runtime_vcreate>
}
    72f8:	b007      	add	sp, #28
    72fa:	f85d fb04 	ldr.w	pc, [sp], #4

000072fe <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
    72fe:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    7300:	ab0b      	add	r3, sp, #44	; 0x2c
    7302:	9305      	str	r3, [sp, #20]
    7304:	9303      	str	r3, [sp, #12]
    7306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7308:	9302      	str	r3, [sp, #8]
    730a:	2300      	movs	r3, #0
    730c:	e9cd 3300 	strd	r3, r3, [sp]
    7310:	2201      	movs	r2, #1
    7312:	4618      	mov	r0, r3
    7314:	f7fa ff72 	bl	21fc <z_impl_z_log_msg_runtime_vcreate>
}
    7318:	b007      	add	sp, #28
    731a:	f85d fb04 	ldr.w	pc, [sp], #4

0000731e <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    731e:	3901      	subs	r1, #1
    7320:	4603      	mov	r3, r0
    7322:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    7326:	b90a      	cbnz	r2, 732c <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    7328:	701a      	strb	r2, [r3, #0]

	return dest;
}
    732a:	4770      	bx	lr
		*d = *s;
    732c:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    7330:	e7f7      	b.n	7322 <strcpy+0x4>

00007332 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    7332:	4603      	mov	r3, r0
	size_t n = 0;
    7334:	2000      	movs	r0, #0

	while (*s != '\0') {
    7336:	5c1a      	ldrb	r2, [r3, r0]
    7338:	b902      	cbnz	r2, 733c <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    733a:	4770      	bx	lr
		n++;
    733c:	3001      	adds	r0, #1
    733e:	e7fa      	b.n	7336 <strlen+0x4>

00007340 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    7340:	4603      	mov	r3, r0
	size_t n = 0;
    7342:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    7344:	5c1a      	ldrb	r2, [r3, r0]
    7346:	b10a      	cbz	r2, 734c <strnlen+0xc>
    7348:	4288      	cmp	r0, r1
    734a:	d100      	bne.n	734e <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    734c:	4770      	bx	lr
		n++;
    734e:	3001      	adds	r0, #1
    7350:	e7f8      	b.n	7344 <strnlen+0x4>

00007352 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    7352:	b510      	push	{r4, lr}
    7354:	1e43      	subs	r3, r0, #1
    7356:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    7358:	4291      	cmp	r1, r2
    735a:	d100      	bne.n	735e <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    735c:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    735e:	f811 4b01 	ldrb.w	r4, [r1], #1
    7362:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    7366:	e7f7      	b.n	7358 <memcpy+0x6>

00007368 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    7368:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    736a:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    736c:	4603      	mov	r3, r0
	while (n > 0) {
    736e:	4293      	cmp	r3, r2
    7370:	d100      	bne.n	7374 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    7372:	4770      	bx	lr
		*(d_byte++) = c_byte;
    7374:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    7378:	e7f9      	b.n	736e <memset+0x6>

0000737a <_stdout_hook_default>:
}
    737a:	f04f 30ff 	mov.w	r0, #4294967295
    737e:	4770      	bx	lr

00007380 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    7380:	2806      	cmp	r0, #6
    7382:	d108      	bne.n	7396 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    7384:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    7388:	2201      	movs	r2, #1
    738a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    738e:	f3bf 8f4f 	dsb	sy
        __WFE();
    7392:	bf20      	wfe
    while (true)
    7394:	e7fd      	b.n	7392 <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    7396:	4770      	bx	lr

00007398 <pm_state_exit_post_ops>:
    7398:	2300      	movs	r3, #0
    739a:	f383 8811 	msr	BASEPRI, r3
    739e:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    73a2:	4770      	bx	lr

000073a4 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    73a4:	6903      	ldr	r3, [r0, #16]
    73a6:	b2c9      	uxtb	r1, r1
    73a8:	220c      	movs	r2, #12
    73aa:	fb01 3302 	mla	r3, r1, r2, r3
    73ae:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    73b0:	f000 0007 	and.w	r0, r0, #7
    73b4:	4770      	bx	lr

000073b6 <set_on_state>:
	__asm__ volatile(
    73b6:	f04f 0320 	mov.w	r3, #32
    73ba:	f3ef 8211 	mrs	r2, BASEPRI
    73be:	f383 8812 	msr	BASEPRI_MAX, r3
    73c2:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    73c6:	6803      	ldr	r3, [r0, #0]
    73c8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    73cc:	f043 0302 	orr.w	r3, r3, #2
    73d0:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    73d2:	f382 8811 	msr	BASEPRI, r2
    73d6:	f3bf 8f6f 	isb	sy
}
    73da:	4770      	bx	lr

000073dc <stop>:
{
    73dc:	b570      	push	{r4, r5, r6, lr}
    73de:	b2c9      	uxtb	r1, r1
	struct nrf_clock_control_data *data = dev->data;
    73e0:	6903      	ldr	r3, [r0, #16]
	__asm__ volatile(
    73e2:	f04f 0420 	mov.w	r4, #32
    73e6:	f3ef 8511 	mrs	r5, BASEPRI
    73ea:	f384 8812 	msr	BASEPRI_MAX, r4
    73ee:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    73f2:	260c      	movs	r6, #12
    73f4:	fb06 3401 	mla	r4, r6, r1, r3
    73f8:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    73fa:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    73fe:	d008      	beq.n	7412 <stop+0x36>
    7400:	42a2      	cmp	r2, r4
    7402:	d006      	beq.n	7412 <stop+0x36>
	__asm__ volatile(
    7404:	f385 8811 	msr	BASEPRI, r5
    7408:	f3bf 8f6f 	isb	sy
		err = -EPERM;
    740c:	f04f 30ff 	mov.w	r0, #4294967295
}
    7410:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
    7412:	4371      	muls	r1, r6
    7414:	440b      	add	r3, r1
    7416:	2201      	movs	r2, #1
    7418:	641a      	str	r2, [r3, #64]	; 0x40
    741a:	f385 8811 	msr	BASEPRI, r5
    741e:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
    7422:	6843      	ldr	r3, [r0, #4]
    7424:	440b      	add	r3, r1
    7426:	685b      	ldr	r3, [r3, #4]
    7428:	4798      	blx	r3
	return 0;
    742a:	2000      	movs	r0, #0
    742c:	e7f0      	b.n	7410 <stop+0x34>

0000742e <api_stop>:
	return stop(dev, subsys, CTX_API);
    742e:	2280      	movs	r2, #128	; 0x80
    7430:	f7ff bfd4 	b.w	73dc <stop>

00007434 <async_start>:
{
    7434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7436:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    7438:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
    743a:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    743c:	f04f 0520 	mov.w	r5, #32
    7440:	f3ef 8611 	mrs	r6, BASEPRI
    7444:	f385 8812 	msr	BASEPRI_MAX, r5
    7448:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    744c:	250c      	movs	r5, #12
    744e:	4369      	muls	r1, r5
    7450:	440c      	add	r4, r1
    7452:	6c25      	ldr	r5, [r4, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    7454:	f005 0c07 	and.w	ip, r5, #7
    7458:	f1bc 0f01 	cmp.w	ip, #1
    745c:	d10b      	bne.n	7476 <async_start+0x42>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    745e:	6427      	str	r7, [r4, #64]	; 0x40
	__asm__ volatile(
    7460:	f386 8811 	msr	BASEPRI, r6
    7464:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
    7468:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    746c:	6843      	ldr	r3, [r0, #4]
    746e:	585b      	ldr	r3, [r3, r1]
    7470:	4798      	blx	r3
	return 0;
    7472:	2000      	movs	r0, #0
}
    7474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    7476:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
    747a:	42af      	cmp	r7, r5
    747c:	f386 8811 	msr	BASEPRI, r6
    7480:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
    7484:	bf0c      	ite	eq
    7486:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
    748a:	f04f 30ff 	movne.w	r0, #4294967295
    748e:	e7f1      	b.n	7474 <async_start+0x40>

00007490 <api_start>:
{
    7490:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    7492:	2480      	movs	r4, #128	; 0x80
    7494:	9400      	str	r4, [sp, #0]
    7496:	f7ff ffcd 	bl	7434 <async_start>
}
    749a:	b002      	add	sp, #8
    749c:	bd10      	pop	{r4, pc}

0000749e <onoff_started_callback>:
{
    749e:	b410      	push	{r4}
	return &data->mgr[type];
    74a0:	6900      	ldr	r0, [r0, #16]
    74a2:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    74a4:	241c      	movs	r4, #28
    74a6:	fb03 0004 	mla	r0, r3, r4, r0
    74aa:	2100      	movs	r1, #0
}
    74ac:	bc10      	pop	{r4}
	notify(mgr, 0);
    74ae:	4710      	bx	r2

000074b0 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    74b0:	2000      	movs	r0, #0
    74b2:	f000 b9f6 	b.w	78a2 <nrfx_clock_stop>

000074b6 <blocking_start_callback>:
{
    74b6:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    74b8:	f7fe bd72 	b.w	5fa0 <z_impl_k_sem_give>

000074bc <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    74bc:	6843      	ldr	r3, [r0, #4]
    74be:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    74c0:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    74c4:	600b      	str	r3, [r1, #0]
}
    74c6:	2000      	movs	r0, #0
    74c8:	4770      	bx	lr

000074ca <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    74ca:	6843      	ldr	r3, [r0, #4]
    74cc:	685b      	ldr	r3, [r3, #4]
	const uint32_t set_mask = value & mask;
    74ce:	ea02 0001 	and.w	r0, r2, r1
	const uint32_t clear_mask = (~set_mask) & mask;
    74d2:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
    74d6:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    74da:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    74de:	2000      	movs	r0, #0
    74e0:	4770      	bx	lr

000074e2 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    74e2:	6843      	ldr	r3, [r0, #4]
    74e4:	685b      	ldr	r3, [r3, #4]
}
    74e6:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    74e8:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    74ec:	4770      	bx	lr

000074ee <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    74ee:	6843      	ldr	r3, [r0, #4]
    74f0:	685b      	ldr	r3, [r3, #4]
}
    74f2:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    74f4:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    74f8:	4770      	bx	lr

000074fa <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    74fa:	6843      	ldr	r3, [r0, #4]
    74fc:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    74fe:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	const uint32_t set_mask = value & mask;
    7502:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
    7506:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
    7508:	f8c2 0508 	str.w	r0, [r2, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    750c:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
}
    7510:	2000      	movs	r0, #0
    7512:	4770      	bx	lr

00007514 <gpio_nrfx_manage_callback>:
{
    7514:	b510      	push	{r4, lr}
	return port->data;
    7516:	6903      	ldr	r3, [r0, #16]
	return list->head;
    7518:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
    751a:	b1f8      	cbz	r0, 755c <gpio_nrfx_manage_callback+0x48>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    751c:	4288      	cmp	r0, r1
    751e:	d119      	bne.n	7554 <gpio_nrfx_manage_callback+0x40>
Z_GENLIST_REMOVE(slist, snode)
    7520:	689c      	ldr	r4, [r3, #8]
	return node->next;
    7522:	6808      	ldr	r0, [r1, #0]
	list->head = node;
    7524:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    7526:	42a1      	cmp	r1, r4
    7528:	d100      	bne.n	752c <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    752a:	6098      	str	r0, [r3, #8]
	parent->next = child;
    752c:	2000      	movs	r0, #0
    752e:	6008      	str	r0, [r1, #0]
	if (set) {
    7530:	b12a      	cbz	r2, 753e <gpio_nrfx_manage_callback+0x2a>
	return list->head;
    7532:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    7534:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    7536:	689a      	ldr	r2, [r3, #8]
	list->head = node;
    7538:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    753a:	b902      	cbnz	r2, 753e <gpio_nrfx_manage_callback+0x2a>
	list->tail = node;
    753c:	6099      	str	r1, [r3, #8]
	return 0;
    753e:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    7540:	e010      	b.n	7564 <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    7542:	4281      	cmp	r1, r0
    7544:	d106      	bne.n	7554 <gpio_nrfx_manage_callback+0x40>
	return node->next;
    7546:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
    7548:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    754a:	6898      	ldr	r0, [r3, #8]
    754c:	4281      	cmp	r1, r0
    754e:	d1ed      	bne.n	752c <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    7550:	609c      	str	r4, [r3, #8]
}
    7552:	e7eb      	b.n	752c <gpio_nrfx_manage_callback+0x18>
	return node->next;
    7554:	4604      	mov	r4, r0
    7556:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    7558:	2800      	cmp	r0, #0
    755a:	d1f2      	bne.n	7542 <gpio_nrfx_manage_callback+0x2e>
			if (!set) {
    755c:	2a00      	cmp	r2, #0
    755e:	d1e8      	bne.n	7532 <gpio_nrfx_manage_callback+0x1e>
				return -EINVAL;
    7560:	f06f 0015 	mvn.w	r0, #21
}
    7564:	bd10      	pop	{r4, pc}

00007566 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    7566:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    7568:	6843      	ldr	r3, [r0, #4]
    756a:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
    756c:	7a05      	ldrb	r5, [r0, #8]
    756e:	6844      	ldr	r4, [r0, #4]
    7570:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
    7574:	42a3      	cmp	r3, r4
    7576:	d302      	bcc.n	757e <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
    7578:	f06f 0001 	mvn.w	r0, #1
}
    757c:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    757e:	795c      	ldrb	r4, [r3, #5]
    7580:	428c      	cmp	r4, r1
    7582:	d001      	beq.n	7588 <pinctrl_lookup_state+0x22>
		(*state)++;
    7584:	3308      	adds	r3, #8
    7586:	e7f0      	b.n	756a <pinctrl_lookup_state+0x4>
			return 0;
    7588:	2000      	movs	r0, #0
    758a:	e7f7      	b.n	757c <pinctrl_lookup_state+0x16>

0000758c <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    758c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7590:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    7594:	2701      	movs	r7, #1
    p_reg->OUTSET = set_mask;
    7596:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    759a:	4281      	cmp	r1, r0
    759c:	d102      	bne.n	75a4 <pinctrl_configure_pins+0x18>
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
    759e:	2000      	movs	r0, #0
}
    75a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    75a4:	6805      	ldr	r5, [r0, #0]
		uint32_t pin = NRF_GET_PIN(pins[i]);
    75a6:	f005 037f 	and.w	r3, r5, #127	; 0x7f
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    75aa:	f3c5 2443 	ubfx	r4, r5, #9, #4
			pin = 0xFFFFFFFFU;
    75ae:	2b7f      	cmp	r3, #127	; 0x7f
		switch (NRF_GET_FUN(pins[i])) {
    75b0:	ea4f 4515 	mov.w	r5, r5, lsr #16
			pin = 0xFFFFFFFFU;
    75b4:	bf08      	it	eq
    75b6:	f04f 33ff 	moveq.w	r3, #4294967295
		switch (NRF_GET_FUN(pins[i])) {
    75ba:	2d19      	cmp	r5, #25
    75bc:	d86a      	bhi.n	7694 <pinctrl_configure_pins+0x108>
    75be:	e8df f005 	tbb	[pc, r5]
    75c2:	170d      	.short	0x170d
    75c4:	2e221f1c 	.word	0x2e221f1c
    75c8:	6969691f 	.word	0x6969691f
    75cc:	69553269 	.word	0x69553269
    75d0:	69696969 	.word	0x69696969
    75d4:	69696969 	.word	0x69696969
    75d8:	66636058 	.word	0x66636058
			NRF_PSEL_UART(reg, TXD) = pin;
    75dc:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
    *p_pin = pin_number & 0x1F;
    75e0:	f003 051f 	and.w	r5, r3, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    75e4:	fa07 f505 	lsl.w	r5, r7, r5
    p_reg->OUTSET = set_mask;
    75e8:	f8c6 5508 	str.w	r5, [r6, #1288]	; 0x508
}
    75ec:	2501      	movs	r5, #1
    75ee:	e002      	b.n	75f6 <pinctrl_configure_pins+0x6a>
			NRF_PSEL_UART(reg, RXD) = pin;
    75f0:	f8c2 3514 	str.w	r3, [r2, #1300]	; 0x514
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    75f4:	2500      	movs	r5, #0
    75f6:	46ac      	mov	ip, r5
    75f8:	e01c      	b.n	7634 <pinctrl_configure_pins+0xa8>
			NRF_PSEL_UART(reg, RTS) = pin;
    75fa:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			if (write != NO_WRITE) {
    75fe:	e7ef      	b.n	75e0 <pinctrl_configure_pins+0x54>
			NRF_PSEL_UART(reg, CTS) = pin;
    7600:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
			if (write != NO_WRITE) {
    7604:	e7f6      	b.n	75f4 <pinctrl_configure_pins+0x68>
			NRF_PSEL_SPIM(reg, SCK) = pin;
    7606:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    760a:	2500      	movs	r5, #0
    *p_pin = pin_number & 0x1F;
    760c:	f003 0c1f 	and.w	ip, r3, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    7610:	fa07 fc0c 	lsl.w	ip, r7, ip
    p_reg->OUTCLR = clr_mask;
    7614:	f8c6 c50c 	str.w	ip, [r6, #1292]	; 0x50c
}
    7618:	f04f 0c01 	mov.w	ip, #1
    761c:	e00a      	b.n	7634 <pinctrl_configure_pins+0xa8>
			NRF_PSEL_SPIM(reg, MOSI) = pin;
    761e:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			pin = 0xFFFFFFFFU;
    7622:	2501      	movs	r5, #1
    7624:	e7f2      	b.n	760c <pinctrl_configure_pins+0x80>
			NRF_PSEL_TWIM(reg, SCL) = pin;
    7626:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
    762a:	2c00      	cmp	r4, #0
    762c:	d1e2      	bne.n	75f4 <pinctrl_configure_pins+0x68>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    762e:	2500      	movs	r5, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    7630:	46ac      	mov	ip, r5
				drive = NRF_DRIVE_S0D1;
    7632:	2406      	movs	r4, #6
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
    7634:	f850 eb04 	ldr.w	lr, [r0], #4
    7638:	f40e 5800 	and.w	r8, lr, #8192	; 0x2000
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    763c:	f1b8 0f00 	cmp.w	r8, #0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    7640:	f3ce 1ec1 	ubfx	lr, lr, #7, #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    7644:	ea4f 2404 	mov.w	r4, r4, lsl #8
    7648:	bf18      	it	ne
    764a:	f04f 0c00 	movne.w	ip, #0
    *p_pin = pin_number & 0x1F;
    764e:	f003 031f 	and.w	r3, r3, #31
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    7652:	ea44 048e 	orr.w	r4, r4, lr, lsl #2
    7656:	bf18      	it	ne
    7658:	2501      	movne	r5, #1
    765a:	ea44 040c 	orr.w	r4, r4, ip
    reg->PIN_CNF[pin_number] = cnf;
    765e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    7662:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    7666:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    766a:	e796      	b.n	759a <pinctrl_configure_pins+0xe>
			NRF_PSEL_TWIM(reg, SDA) = pin;
    766c:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
    7670:	e7db      	b.n	762a <pinctrl_configure_pins+0x9e>
			NRF_PSEL_PWM(reg, OUT[0]) = pin;
    7672:	f8c2 3560 	str.w	r3, [r2, #1376]	; 0x560
			write = NRF_GET_INVERT(pins[i]);
    7676:	6805      	ldr	r5, [r0, #0]
    7678:	f3c5 3580 	ubfx	r5, r5, #14, #1
    if (value == 0)
    767c:	2d00      	cmp	r5, #0
    767e:	d0d0      	beq.n	7622 <pinctrl_configure_pins+0x96>
    7680:	e7ae      	b.n	75e0 <pinctrl_configure_pins+0x54>
			NRF_PSEL_PWM(reg, OUT[1]) = pin;
    7682:	f8c2 3564 	str.w	r3, [r2, #1380]	; 0x564
			write = NRF_GET_INVERT(pins[i]);
    7686:	e7f6      	b.n	7676 <pinctrl_configure_pins+0xea>
			NRF_PSEL_PWM(reg, OUT[2]) = pin;
    7688:	f8c2 3568 	str.w	r3, [r2, #1384]	; 0x568
			write = NRF_GET_INVERT(pins[i]);
    768c:	e7f3      	b.n	7676 <pinctrl_configure_pins+0xea>
			NRF_PSEL_PWM(reg, OUT[3]) = pin;
    768e:	f8c2 356c 	str.w	r3, [r2, #1388]	; 0x56c
    7692:	e7f0      	b.n	7676 <pinctrl_configure_pins+0xea>
		switch (NRF_GET_FUN(pins[i])) {
    7694:	f06f 0085 	mvn.w	r0, #133	; 0x85
    7698:	e782      	b.n	75a0 <pinctrl_configure_pins+0x14>

0000769a <uart_nrfx_config_get>:
	struct uart_nrfx_data *data = dev->data;
    769a:	6902      	ldr	r2, [r0, #16]
{
    769c:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    769e:	e892 0003 	ldmia.w	r2, {r0, r1}
    76a2:	e883 0003 	stmia.w	r3, {r0, r1}
}
    76a6:	2000      	movs	r0, #0
    76a8:	4770      	bx	lr

000076aa <pinctrl_apply_state>:
 * @retval -ENOENT If given state id does not exist.
 * @retval -errno Negative errno for other failures.
 */
static inline int pinctrl_apply_state(const struct pinctrl_dev_config *config,
				      uint8_t id)
{
    76aa:	b513      	push	{r0, r1, r4, lr}
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    76ac:	aa01      	add	r2, sp, #4
{
    76ae:	4604      	mov	r4, r0
	ret = pinctrl_lookup_state(config, id, &state);
    76b0:	f7ff ff59 	bl	7566 <pinctrl_lookup_state>
	if (ret < 0) {
    76b4:	2800      	cmp	r0, #0
    76b6:	db05      	blt.n	76c4 <pinctrl_apply_state+0x1a>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    76b8:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    76ba:	6822      	ldr	r2, [r4, #0]
    76bc:	7919      	ldrb	r1, [r3, #4]
    76be:	6818      	ldr	r0, [r3, #0]
    76c0:	f7ff ff64 	bl	758c <pinctrl_configure_pins>
}
    76c4:	b002      	add	sp, #8
    76c6:	bd10      	pop	{r4, pc}

000076c8 <irq_connect1>:
#ifdef CONFIG_SPI_0_NRF_SPI
SPI_NRFX_SPI_DEFINE(0);
#endif

#ifdef CONFIG_SPI_1_NRF_SPI
SPI_NRFX_SPI_DEFINE(1);
    76c8:	2200      	movs	r2, #0
    76ca:	2101      	movs	r1, #1
    76cc:	2004      	movs	r0, #4
    76ce:	f7fb bb2b 	b.w	2d28 <z_arm_irq_priority_set>

000076d2 <irq_connect2>:
#endif

#ifdef CONFIG_SPI_2_NRF_SPI
SPI_NRFX_SPI_DEFINE(2);
    76d2:	2200      	movs	r2, #0
    76d4:	2101      	movs	r1, #1
    76d6:	2023      	movs	r0, #35	; 0x23
    76d8:	f7fb bb26 	b.w	2d28 <z_arm_irq_priority_set>

000076dc <spi_context_get_next_buf.constprop.0>:
static inline void *spi_context_get_next_buf(const struct spi_buf **current,
    76dc:	b510      	push	{r4, lr}
	while (*count) {
    76de:	680b      	ldr	r3, [r1, #0]
    76e0:	b913      	cbnz	r3, 76e8 <spi_context_get_next_buf.constprop.0+0xc>
	*buf_len = 0;
    76e2:	6013      	str	r3, [r2, #0]
	return NULL;
    76e4:	4618      	mov	r0, r3
    76e6:	e005      	b.n	76f4 <spi_context_get_next_buf.constprop.0+0x18>
		if (((*current)->len / dfs) != 0) {
    76e8:	6803      	ldr	r3, [r0, #0]
    76ea:	685c      	ldr	r4, [r3, #4]
    76ec:	b11c      	cbz	r4, 76f6 <spi_context_get_next_buf.constprop.0+0x1a>
			*buf_len = (*current)->len / dfs;
    76ee:	6014      	str	r4, [r2, #0]
			return (*current)->buf;
    76f0:	6803      	ldr	r3, [r0, #0]
    76f2:	6818      	ldr	r0, [r3, #0]
}
    76f4:	bd10      	pop	{r4, pc}
		++(*current);
    76f6:	3308      	adds	r3, #8
    76f8:	6003      	str	r3, [r0, #0]
		--(*count);
    76fa:	680b      	ldr	r3, [r1, #0]
    76fc:	3b01      	subs	r3, #1
    76fe:	600b      	str	r3, [r1, #0]
    7700:	e7ed      	b.n	76de <spi_context_get_next_buf.constprop.0+0x2>

00007702 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
    7702:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    7704:	ab0b      	add	r3, sp, #44	; 0x2c
    7706:	9305      	str	r3, [sp, #20]
    7708:	9303      	str	r3, [sp, #12]
    770a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    770c:	9302      	str	r3, [sp, #8]
    770e:	2300      	movs	r3, #0
    7710:	e9cd 3300 	strd	r3, r3, [sp]
    7714:	2201      	movs	r2, #1
    7716:	4618      	mov	r0, r3
    7718:	f7fa fd70 	bl	21fc <z_impl_z_log_msg_runtime_vcreate>
}
    771c:	b007      	add	sp, #28
    771e:	f85d fb04 	ldr.w	pc, [sp], #4

00007722 <pinctrl_apply_state>:
{
    7722:	b513      	push	{r0, r1, r4, lr}
	ret = pinctrl_lookup_state(config, id, &state);
    7724:	aa01      	add	r2, sp, #4
{
    7726:	4604      	mov	r4, r0
	ret = pinctrl_lookup_state(config, id, &state);
    7728:	f7ff ff1d 	bl	7566 <pinctrl_lookup_state>
	if (ret < 0) {
    772c:	2800      	cmp	r0, #0
    772e:	db05      	blt.n	773c <pinctrl_apply_state+0x1a>
	return pinctrl_apply_state_direct(config, state);
    7730:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    7732:	6822      	ldr	r2, [r4, #0]
    7734:	7919      	ldrb	r1, [r3, #4]
    7736:	6818      	ldr	r0, [r3, #0]
    7738:	f7ff ff28 	bl	758c <pinctrl_configure_pins>
}
    773c:	b002      	add	sp, #8
    773e:	bd10      	pop	{r4, pc}

00007740 <spi_nrfx_pm_action>:
{
    7740:	b570      	push	{r4, r5, r6, lr}
	switch (action) {
    7742:	460c      	mov	r4, r1
	struct spi_nrfx_data *dev_data = dev->data;
    7744:	6906      	ldr	r6, [r0, #16]
	const struct spi_nrfx_config *dev_config = dev->config;
    7746:	6845      	ldr	r5, [r0, #4]
	switch (action) {
    7748:	b139      	cbz	r1, 775a <spi_nrfx_pm_action+0x1a>
    774a:	2901      	cmp	r1, #1
    774c:	d10f      	bne.n	776e <spi_nrfx_pm_action+0x2e>
		ret = pinctrl_apply_state(dev_config->pcfg,
    774e:	2100      	movs	r1, #0
		ret = pinctrl_apply_state(dev_config->pcfg,
    7750:	6a28      	ldr	r0, [r5, #32]
}
    7752:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		ret = pinctrl_apply_state(dev_config->pcfg,
    7756:	f7ff bfe4 	b.w	7722 <pinctrl_apply_state>
		if (dev_data->initialized) {
    775a:	f896 305d 	ldrb.w	r3, [r6, #93]	; 0x5d
    775e:	b123      	cbz	r3, 776a <spi_nrfx_pm_action+0x2a>
			nrfx_spi_uninit(&dev_config->spi);
    7760:	4628      	mov	r0, r5
    7762:	f7fd ffb1 	bl	56c8 <nrfx_spi_uninit>
			dev_data->initialized = false;
    7766:	f886 405d 	strb.w	r4, [r6, #93]	; 0x5d
		ret = pinctrl_apply_state(dev_config->pcfg,
    776a:	2101      	movs	r1, #1
    776c:	e7f0      	b.n	7750 <spi_nrfx_pm_action+0x10>
}
    776e:	f06f 0085 	mvn.w	r0, #133	; 0x85
    7772:	bd70      	pop	{r4, r5, r6, pc}

00007774 <gpio_pin_set_dt.isra.0>:
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
    7774:	4603      	mov	r3, r0
    7776:	460a      	mov	r2, r1
	return gpio_pin_set(spec->port, spec->pin, value);
    7778:	6800      	ldr	r0, [r0, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    777a:	7919      	ldrb	r1, [r3, #4]
    777c:	2301      	movs	r3, #1
    777e:	fa03 f101 	lsl.w	r1, r3, r1
    7782:	6903      	ldr	r3, [r0, #16]
    7784:	681b      	ldr	r3, [r3, #0]
    7786:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
    7788:	bf18      	it	ne
    778a:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
    778e:	b112      	cbz	r2, 7796 <gpio_pin_set_dt.isra.0+0x22>
	return api->port_set_bits_raw(port, pins);
    7790:	6883      	ldr	r3, [r0, #8]
    7792:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
    7794:	4718      	bx	r3
    7796:	6883      	ldr	r3, [r0, #8]
    7798:	691b      	ldr	r3, [r3, #16]
    779a:	e7fb      	b.n	7794 <gpio_pin_set_dt.isra.0+0x20>

0000779c <_spi_context_cs_control>:
{
    779c:	b538      	push	{r3, r4, r5, lr}
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
    779e:	6803      	ldr	r3, [r0, #0]
{
    77a0:	4604      	mov	r4, r0
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
    77a2:	b1e3      	cbz	r3, 77de <_spi_context_cs_control+0x42>
    77a4:	6898      	ldr	r0, [r3, #8]
    77a6:	b1d0      	cbz	r0, 77de <_spi_context_cs_control+0x42>
    77a8:	6805      	ldr	r5, [r0, #0]
    77aa:	b1c5      	cbz	r5, 77de <_spi_context_cs_control+0x42>
		if (on) {
    77ac:	b149      	cbz	r1, 77c2 <_spi_context_cs_control+0x26>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 1);
    77ae:	2101      	movs	r1, #1
    77b0:	f7ff ffe0 	bl	7774 <gpio_pin_set_dt.isra.0>
			k_busy_wait(ctx->config->cs->delay);
    77b4:	6823      	ldr	r3, [r4, #0]
    77b6:	689b      	ldr	r3, [r3, #8]
    77b8:	6898      	ldr	r0, [r3, #8]
}
    77ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_impl_k_busy_wait(usec_to_wait);
    77be:	f000 ba2d 	b.w	7c1c <z_impl_k_busy_wait>
			if (!force_off &&
    77c2:	b912      	cbnz	r2, 77ca <_spi_context_cs_control+0x2e>
    77c4:	889b      	ldrh	r3, [r3, #4]
    77c6:	04db      	lsls	r3, r3, #19
    77c8:	d409      	bmi.n	77de <_spi_context_cs_control+0x42>
			k_busy_wait(ctx->config->cs->delay);
    77ca:	6880      	ldr	r0, [r0, #8]
    77cc:	f000 fa26 	bl	7c1c <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
    77d0:	6823      	ldr	r3, [r4, #0]
    77d2:	2100      	movs	r1, #0
    77d4:	6898      	ldr	r0, [r3, #8]
}
    77d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
    77da:	f7ff bfcb 	b.w	7774 <gpio_pin_set_dt.isra.0>
}
    77de:	bd38      	pop	{r3, r4, r5, pc}

000077e0 <spi_context_unlock_unconditionally>:
{
    77e0:	b510      	push	{r4, lr}
	_spi_context_cs_control(ctx, false, true);
    77e2:	2201      	movs	r2, #1
    77e4:	2100      	movs	r1, #0
{
    77e6:	4604      	mov	r4, r0
	_spi_context_cs_control(ctx, false, true);
    77e8:	f7ff ffd8 	bl	779c <_spi_context_cs_control>
	if (!k_sem_count_get(&ctx->lock)) {
    77ec:	69a3      	ldr	r3, [r4, #24]
    77ee:	b933      	cbnz	r3, 77fe <spi_context_unlock_unconditionally+0x1e>
		ctx->owner = NULL;
    77f0:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
    77f2:	f104 0010 	add.w	r0, r4, #16
}
    77f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    77fa:	f7fe bbd1 	b.w	5fa0 <z_impl_k_sem_give>
    77fe:	bd10      	pop	{r4, pc}

00007800 <spi_nrfx_release>:
{
    7800:	b510      	push	{r4, lr}
	struct spi_nrfx_data *dev_data = dev->data;
    7802:	6900      	ldr	r0, [r0, #16]
	if (!spi_context_configured(&dev_data->ctx, spi_cfg)) {
    7804:	6803      	ldr	r3, [r0, #0]
    7806:	428b      	cmp	r3, r1
    7808:	d106      	bne.n	7818 <spi_nrfx_release+0x18>
	if (dev_data->busy) {
    780a:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
    780e:	b934      	cbnz	r4, 781e <spi_nrfx_release+0x1e>
	spi_context_unlock_unconditionally(&dev_data->ctx);
    7810:	f7ff ffe6 	bl	77e0 <spi_context_unlock_unconditionally>
	return 0;
    7814:	4620      	mov	r0, r4
}
    7816:	bd10      	pop	{r4, pc}
		return -EINVAL;
    7818:	f06f 0015 	mvn.w	r0, #21
    781c:	e7fb      	b.n	7816 <spi_nrfx_release+0x16>
		return -EBUSY;
    781e:	f06f 000f 	mvn.w	r0, #15
    7822:	e7f8      	b.n	7816 <spi_nrfx_release+0x16>

00007824 <finish_transaction.isra.0>:
static void finish_transaction(const struct device *dev, int error)
    7824:	b538      	push	{r3, r4, r5, lr}
	_spi_context_cs_control(ctx, on, false);
    7826:	2200      	movs	r2, #0
    7828:	4604      	mov	r4, r0
    782a:	460d      	mov	r5, r1
    782c:	4611      	mov	r1, r2
    782e:	f7ff ffb5 	bl	779c <_spi_context_cs_control>
	ctx->sync_status = status;
    7832:	6325      	str	r5, [r4, #48]	; 0x30
    7834:	f104 0020 	add.w	r0, r4, #32
    7838:	f7fe fbb2 	bl	5fa0 <z_impl_k_sem_give>
	dev_data->busy = false;
    783c:	2300      	movs	r3, #0
    783e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
    7842:	bd38      	pop	{r3, r4, r5, pc}

00007844 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    7844:	4770      	bx	lr

00007846 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    7846:	f100 0350 	add.w	r3, r0, #80	; 0x50
    784a:	009b      	lsls	r3, r3, #2
    784c:	b29b      	uxth	r3, r3
    784e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    7852:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    7856:	2200      	movs	r2, #0
    7858:	601a      	str	r2, [r3, #0]
    785a:	681b      	ldr	r3, [r3, #0]
}
    785c:	4770      	bx	lr

0000785e <sys_clock_cycle_get_32>:
{
    785e:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    7860:	f7fc fefc 	bl	465c <z_nrf_rtc_timer_read>
}
    7864:	bd08      	pop	{r3, pc}

00007866 <nrf52_errata_108>:
            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    7866:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    786a:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
    786e:	1c42      	adds	r2, r0, #1
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    7870:	bf04      	itt	eq
    7872:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
    7876:	f893 0fe0 	ldrbeq.w	r0, [r3, #4064]	; 0xfe0
}
    787a:	1f83      	subs	r3, r0, #6
    787c:	4258      	negs	r0, r3
    787e:	4158      	adcs	r0, r3
    7880:	4770      	bx	lr

00007882 <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    7882:	4700      	bx	r0

00007884 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    7884:	f000 b9ca 	b.w	7c1c <z_impl_k_busy_wait>

00007888 <nrfx_clock_enable>:
{
    7888:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    788a:	2000      	movs	r0, #0
    788c:	f7fb fa3e 	bl	2d0c <arch_irq_is_enabled>
    7890:	b908      	cbnz	r0, 7896 <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    7892:	f7fb fa19 	bl	2cc8 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    7896:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    789a:	2200      	movs	r2, #0
    789c:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    78a0:	bd08      	pop	{r3, pc}

000078a2 <nrfx_clock_stop>:
    clock_stop(domain);
    78a2:	f7fd ba37 	b.w	4d14 <clock_stop>

000078a6 <nrf_gpio_cfg_sense_set>:
    *p_pin = pin_number & 0x1F;
    78a6:	f000 001f 	and.w	r0, r0, #31
    78aa:	0080      	lsls	r0, r0, #2
    78ac:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    78b0:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
    cnf &= ~to_update;
    78b4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    78b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    78bc:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
}
    78c0:	4770      	bx	lr

000078c2 <transfer_byte>:
{
    78c2:	b537      	push	{r0, r1, r2, r4, r5, lr}
    return p_reg->RXD;
    78c4:	f8d0 3518 	ldr.w	r3, [r0, #1304]	; 0x518
    if (p_cb->bytes_transferred < p_cb->evt.xfer_desc.rx_length)
    78c8:	698a      	ldr	r2, [r1, #24]
    78ca:	b2db      	uxtb	r3, r3
    volatile uint8_t rx_data = nrf_spi_rxd_get(p_spi);
    78cc:	f88d 3007 	strb.w	r3, [sp, #7]
    if (p_cb->bytes_transferred < p_cb->evt.xfer_desc.rx_length)
    78d0:	6a0b      	ldr	r3, [r1, #32]
    78d2:	4293      	cmp	r3, r2
        p_cb->evt.xfer_desc.p_rx_buffer[p_cb->bytes_transferred] = rx_data;
    78d4:	bf3e      	ittt	cc
    78d6:	694a      	ldrcc	r2, [r1, #20]
    78d8:	f89d 4007 	ldrbcc.w	r4, [sp, #7]
    78dc:	54d4      	strbcc	r4, [r2, r3]
    ++p_cb->bytes_transferred;
    78de:	6a0b      	ldr	r3, [r1, #32]
    if (p_cb->abort)
    78e0:	f891 5024 	ldrb.w	r5, [r1, #36]	; 0x24
        if (bytes_used < p_cb->evt.xfer_desc.tx_length)
    78e4:	690c      	ldr	r4, [r1, #16]
    ++p_cb->bytes_transferred;
    78e6:	1c5a      	adds	r2, r3, #1
    78e8:	620a      	str	r2, [r1, #32]
    size_t bytes_used = p_cb->bytes_transferred + 1;
    78ea:	3302      	adds	r3, #2
    if (p_cb->abort)
    78ec:	b135      	cbz	r5, 78fc <transfer_byte+0x3a>
        if (bytes_used < p_cb->evt.xfer_desc.tx_length)
    78ee:	42a3      	cmp	r3, r4
        if (bytes_used < p_cb->evt.xfer_desc.rx_length)
    78f0:	698c      	ldr	r4, [r1, #24]
            p_cb->evt.xfer_desc.tx_length = bytes_used;
    78f2:	bf38      	it	cc
    78f4:	610b      	strcc	r3, [r1, #16]
        if (bytes_used < p_cb->evt.xfer_desc.rx_length)
    78f6:	429c      	cmp	r4, r3
            p_cb->evt.xfer_desc.rx_length = bytes_used;
    78f8:	bf88      	it	hi
    78fa:	618b      	strhi	r3, [r1, #24]
    if (bytes_used < p_cb->evt.xfer_desc.tx_length)
    78fc:	690d      	ldr	r5, [r1, #16]
    78fe:	429d      	cmp	r5, r3
    7900:	d905      	bls.n	790e <transfer_byte+0x4c>
        nrf_spi_txd_set(p_spi, p_cb->evt.xfer_desc.p_tx_buffer[bytes_used]);
    7902:	68ca      	ldr	r2, [r1, #12]
    p_reg->TXD = data;
    7904:	5cd3      	ldrb	r3, [r2, r3]
    7906:	f8c0 351c 	str.w	r3, [r0, #1308]	; 0x51c
    return (p_cb->bytes_transferred < p_cb->evt.xfer_desc.tx_length ||
    790a:	2001      	movs	r0, #1
    790c:	e00a      	b.n	7924 <transfer_byte+0x62>
    else if (bytes_used < p_cb->evt.xfer_desc.rx_length)
    790e:	698c      	ldr	r4, [r1, #24]
    7910:	429c      	cmp	r4, r3
    7912:	d901      	bls.n	7918 <transfer_byte+0x56>
    7914:	7fcb      	ldrb	r3, [r1, #31]
    7916:	e7f6      	b.n	7906 <transfer_byte+0x44>
    return (p_cb->bytes_transferred < p_cb->evt.xfer_desc.tx_length ||
    7918:	42aa      	cmp	r2, r5
    791a:	d3f6      	bcc.n	790a <transfer_byte+0x48>
    791c:	42a2      	cmp	r2, r4
    791e:	bf2c      	ite	cs
    7920:	2000      	movcs	r0, #0
    7922:	2001      	movcc	r0, #1
}
    7924:	b003      	add	sp, #12
    7926:	bd30      	pop	{r4, r5, pc}

00007928 <irq_handler>:
{
    7928:	b510      	push	{r4, lr}
    792a:	4603      	mov	r3, r0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    792c:	2200      	movs	r2, #0
    792e:	f8c0 2108 	str.w	r2, [r0, #264]	; 0x108
    7932:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    7936:	460c      	mov	r4, r1
    if (!transfer_byte(p_spi, p_cb))
    7938:	f7ff ffc3 	bl	78c2 <transfer_byte>
    793c:	b9a8      	cbnz	r0, 796a <irq_handler+0x42>
    if (p_cb->ss_pin != NRFX_SPI_PIN_NOT_USED)
    793e:	7f8b      	ldrb	r3, [r1, #30]
    7940:	2bff      	cmp	r3, #255	; 0xff
    7942:	d008      	beq.n	7956 <irq_handler+0x2e>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    7944:	2201      	movs	r2, #1
    *p_pin = pin_number & 0x1F;
    7946:	f003 031f 	and.w	r3, r3, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    794a:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->OUTSET = set_mask;
    794e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7952:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    p_cb->transfer_in_progress = false;
    7956:	2300      	movs	r3, #0
    p_cb->handler(&p_cb->evt, p_cb->p_context);
    7958:	4620      	mov	r0, r4
    p_cb->transfer_in_progress = false;
    795a:	7763      	strb	r3, [r4, #29]
    p_cb->evt.type = NRFX_SPI_EVENT_DONE;
    795c:	7223      	strb	r3, [r4, #8]
    p_cb->handler(&p_cb->evt, p_cb->p_context);
    795e:	6861      	ldr	r1, [r4, #4]
    7960:	f850 3b08 	ldr.w	r3, [r0], #8
}
    7964:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    p_cb->handler(&p_cb->evt, p_cb->p_context);
    7968:	4718      	bx	r3
}
    796a:	bd10      	pop	{r4, pc}

0000796c <_GetAvailWriteSpace>:
  RdOff = pRing->RdOff;
    796c:	6903      	ldr	r3, [r0, #16]
  WrOff = pRing->WrOff;
    796e:	68c2      	ldr	r2, [r0, #12]
  if (RdOff <= WrOff) {
    7970:	4293      	cmp	r3, r2
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
    7972:	bf9c      	itt	ls
    7974:	6881      	ldrls	r1, [r0, #8]
    7976:	185b      	addls	r3, r3, r1
    r = RdOff - WrOff - 1u;
    7978:	3b01      	subs	r3, #1
    797a:	1a98      	subs	r0, r3, r2
}
    797c:	4770      	bx	lr

0000797e <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    797e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Rem = pRing->SizeOfBuffer - WrOff;
    7982:	e9d0 8402 	ldrd	r8, r4, [r0, #8]
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    7986:	4605      	mov	r5, r0
  Rem = pRing->SizeOfBuffer - WrOff;
    7988:	eba8 0604 	sub.w	r6, r8, r4
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    798c:	6840      	ldr	r0, [r0, #4]
  if (Rem > NumBytes) {
    798e:	4296      	cmp	r6, r2
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    7990:	4420      	add	r0, r4
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    7992:	460f      	mov	r7, r1
    pRing->WrOff = WrOff + NumBytes;
    7994:	4414      	add	r4, r2
  if (Rem > NumBytes) {
    7996:	d904      	bls.n	79a2 <_WriteNoCheck+0x24>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    7998:	f7ff fcdb 	bl	7352 <memcpy>
    pRing->WrOff = WrOff + NumBytes;
    799c:	60ec      	str	r4, [r5, #12]
}
    799e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    79a2:	4632      	mov	r2, r6
    NumBytesAtOnce = NumBytes - Rem;
    79a4:	eba4 0408 	sub.w	r4, r4, r8
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    79a8:	f7ff fcd3 	bl	7352 <memcpy>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    79ac:	6868      	ldr	r0, [r5, #4]
    79ae:	4622      	mov	r2, r4
    79b0:	19b9      	adds	r1, r7, r6
    79b2:	e7f1      	b.n	7998 <_WriteNoCheck+0x1a>

000079b4 <_WriteBlocking>:
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    79b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  WrOff = pRing->WrOff;
    79b8:	68c5      	ldr	r5, [r0, #12]
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    79ba:	4606      	mov	r6, r0
    79bc:	4689      	mov	r9, r1
    79be:	4617      	mov	r7, r2
  NumBytesWritten = 0u;
    79c0:	f04f 0800 	mov.w	r8, #0
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
    79c4:	6933      	ldr	r3, [r6, #16]
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    79c6:	68b4      	ldr	r4, [r6, #8]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    79c8:	6870      	ldr	r0, [r6, #4]
    if (RdOff > WrOff) {
    79ca:	429d      	cmp	r5, r3
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    79cc:	bf28      	it	cs
    79ce:	191b      	addcs	r3, r3, r4
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
    79d0:	1b64      	subs	r4, r4, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    79d2:	42bc      	cmp	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    79d4:	f103 33ff 	add.w	r3, r3, #4294967295
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    79d8:	bf28      	it	cs
    79da:	463c      	movcs	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    79dc:	1b5b      	subs	r3, r3, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    79de:	429c      	cmp	r4, r3
    79e0:	bf28      	it	cs
    79e2:	461c      	movcs	r4, r3
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
    79e4:	4649      	mov	r1, r9
    79e6:	4428      	add	r0, r5
    79e8:	4622      	mov	r2, r4
    79ea:	f7ff fcb2 	bl	7352 <memcpy>
    if (WrOff == pRing->SizeOfBuffer) {
    79ee:	68b3      	ldr	r3, [r6, #8]
    WrOff           += NumBytesToWrite;
    79f0:	4425      	add	r5, r4
      WrOff = 0u;
    79f2:	42ab      	cmp	r3, r5
    79f4:	bf08      	it	eq
    79f6:	2500      	moveq	r5, #0
  } while (NumBytes);
    79f8:	1b3f      	subs	r7, r7, r4
    NumBytesWritten += NumBytesToWrite;
    79fa:	44a0      	add	r8, r4
    pBuffer         += NumBytesToWrite;
    79fc:	44a1      	add	r9, r4
    pRing->WrOff = WrOff;
    79fe:	60f5      	str	r5, [r6, #12]
  } while (NumBytes);
    7a00:	d1e0      	bne.n	79c4 <_WriteBlocking+0x10>
}
    7a02:	4640      	mov	r0, r8
    7a04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00007a08 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    7a08:	f7fd bf4e 	b.w	58a8 <_DoInit>

00007a0c <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(void)
{
    7a0c:	b508      	push	{r3, lr}

	SEGGER_RTT_Init();
    7a0e:	f7ff fffb 	bl	7a08 <SEGGER_RTT_Init>

	return 0;
}
    7a12:	2000      	movs	r0, #0
    7a14:	bd08      	pop	{r3, pc}

00007a16 <z_device_state_init>:
}
    7a16:	4770      	bx	lr

00007a18 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    7a18:	b140      	cbz	r0, 7a2c <z_device_is_ready+0x14>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    7a1a:	68c3      	ldr	r3, [r0, #12]
    7a1c:	7858      	ldrb	r0, [r3, #1]
    7a1e:	f010 0001 	ands.w	r0, r0, #1
    7a22:	bf1e      	ittt	ne
    7a24:	7818      	ldrbne	r0, [r3, #0]
    7a26:	fab0 f080 	clzne	r0, r0
    7a2a:	0940      	lsrne	r0, r0, #5
}
    7a2c:	4770      	bx	lr

00007a2e <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
    7a2e:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    7a30:	ab0b      	add	r3, sp, #44	; 0x2c
    7a32:	9305      	str	r3, [sp, #20]
    7a34:	9303      	str	r3, [sp, #12]
    7a36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7a38:	9302      	str	r3, [sp, #8]
    7a3a:	2300      	movs	r3, #0
    7a3c:	e9cd 3300 	strd	r3, r3, [sp]
    7a40:	2201      	movs	r2, #1
    7a42:	4618      	mov	r0, r3
    7a44:	f7fa fbda 	bl	21fc <z_impl_z_log_msg_runtime_vcreate>
}
    7a48:	b007      	add	sp, #28
    7a4a:	f85d fb04 	ldr.w	pc, [sp], #4

00007a4e <z_early_memset>:
	(void) memset(dst, c, n);
    7a4e:	f7ff bc8b 	b.w	7368 <memset>

00007a52 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    7a52:	f7ff bc7e 	b.w	7352 <memcpy>

00007a56 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    7a56:	f3ef 8005 	mrs	r0, IPSR
}
    7a5a:	3800      	subs	r0, #0
    7a5c:	bf18      	it	ne
    7a5e:	2001      	movne	r0, #1
    7a60:	4770      	bx	lr

00007a62 <k_thread_name_get>:
}
    7a62:	2000      	movs	r0, #0
    7a64:	4770      	bx	lr

00007a66 <z_pm_save_idle_exit>:
{
    7a66:	b508      	push	{r3, lr}
	pm_system_resume();
    7a68:	f7fa feca 	bl	2800 <pm_system_resume>
}
    7a6c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    7a70:	f7ff bee8 	b.w	7844 <sys_clock_idle_exit>

00007a74 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    7a74:	f990 300e 	ldrsb.w	r3, [r0, #14]
    7a78:	428b      	cmp	r3, r1
    7a7a:	d001      	beq.n	7a80 <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    7a7c:	f7fe bc56 	b.w	632c <z_set_prio>
}
    7a80:	2000      	movs	r0, #0
    7a82:	4770      	bx	lr

00007a84 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    7a84:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    7a88:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    7a8a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7a8c:	2300      	movs	r3, #0
	node->prev = NULL;
    7a8e:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    7a92:	4770      	bx	lr

00007a94 <unpend_thread_no_timeout>:
{
    7a94:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    7a96:	f7ff fff5 	bl	7a84 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    7a9a:	7b43      	ldrb	r3, [r0, #13]
    7a9c:	f023 0302 	bic.w	r3, r3, #2
    7aa0:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    7aa2:	2300      	movs	r3, #0
    7aa4:	6083      	str	r3, [r0, #8]
}
    7aa6:	bd08      	pop	{r3, pc}

00007aa8 <add_to_waitq_locked>:
{
    7aa8:	b538      	push	{r3, r4, r5, lr}
    7aaa:	4604      	mov	r4, r0
    7aac:	460d      	mov	r5, r1
	unready_thread(thread);
    7aae:	f7fe fbbf 	bl	6230 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    7ab2:	7b63      	ldrb	r3, [r4, #13]
    7ab4:	f043 0302 	orr.w	r3, r3, #2
    7ab8:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    7aba:	b1e5      	cbz	r5, 7af6 <add_to_waitq_locked+0x4e>
		thread->base.pended_on = wait_q;
    7abc:	60a5      	str	r5, [r4, #8]
	return list->head == list;
    7abe:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7ac0:	429d      	cmp	r5, r3
    7ac2:	d109      	bne.n	7ad8 <add_to_waitq_locked+0x30>
	sys_dnode_t *const tail = list->tail;
    7ac4:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    7ac6:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    7aca:	601c      	str	r4, [r3, #0]
	list->tail = node;
    7acc:	606c      	str	r4, [r5, #4]
}
    7ace:	e012      	b.n	7af6 <add_to_waitq_locked+0x4e>
	return (node == list->tail) ? NULL : node->next;
    7ad0:	686a      	ldr	r2, [r5, #4]
    7ad2:	4293      	cmp	r3, r2
    7ad4:	d0f6      	beq.n	7ac4 <add_to_waitq_locked+0x1c>
    7ad6:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7ad8:	2b00      	cmp	r3, #0
    7ada:	d0f3      	beq.n	7ac4 <add_to_waitq_locked+0x1c>
	int32_t b1 = thread_1->base.prio;
    7adc:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    7ae0:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    7ae4:	428a      	cmp	r2, r1
    7ae6:	d0f3      	beq.n	7ad0 <add_to_waitq_locked+0x28>
		if (z_sched_prio_cmp(thread, t) > 0) {
    7ae8:	4291      	cmp	r1, r2
    7aea:	ddf1      	ble.n	7ad0 <add_to_waitq_locked+0x28>
	sys_dnode_t *const prev = successor->prev;
    7aec:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    7aee:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    7af2:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    7af4:	605c      	str	r4, [r3, #4]
}
    7af6:	bd38      	pop	{r3, r4, r5, pc}

00007af8 <z_ready_thread>:
{
    7af8:	b510      	push	{r4, lr}
	__asm__ volatile(
    7afa:	f04f 0320 	mov.w	r3, #32
    7afe:	f3ef 8411 	mrs	r4, BASEPRI
    7b02:	f383 8812 	msr	BASEPRI_MAX, r3
    7b06:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    7b0a:	f7fe fb5d 	bl	61c8 <ready_thread>
	__asm__ volatile(
    7b0e:	f384 8811 	msr	BASEPRI, r4
    7b12:	f3bf 8f6f 	isb	sy
}
    7b16:	bd10      	pop	{r4, pc}

00007b18 <z_sched_wake_thread>:
{
    7b18:	b538      	push	{r3, r4, r5, lr}
    7b1a:	4604      	mov	r4, r0
	__asm__ volatile(
    7b1c:	f04f 0320 	mov.w	r3, #32
    7b20:	f3ef 8511 	mrs	r5, BASEPRI
    7b24:	f383 8812 	msr	BASEPRI_MAX, r3
    7b28:	f3bf 8f6f 	isb	sy
		if (!killed) {
    7b2c:	7b43      	ldrb	r3, [r0, #13]
    7b2e:	f013 0f28 	tst.w	r3, #40	; 0x28
    7b32:	d10b      	bne.n	7b4c <z_sched_wake_thread+0x34>
			if (thread->base.pended_on != NULL) {
    7b34:	6883      	ldr	r3, [r0, #8]
    7b36:	b10b      	cbz	r3, 7b3c <z_sched_wake_thread+0x24>
				unpend_thread_no_timeout(thread);
    7b38:	f7ff ffac 	bl	7a94 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    7b3c:	7b63      	ldrb	r3, [r4, #13]
			if (is_timeout) {
    7b3e:	b951      	cbnz	r1, 7b56 <z_sched_wake_thread+0x3e>
    7b40:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    7b44:	7363      	strb	r3, [r4, #13]
			ready_thread(thread);
    7b46:	4620      	mov	r0, r4
    7b48:	f7fe fb3e 	bl	61c8 <ready_thread>
	__asm__ volatile(
    7b4c:	f385 8811 	msr	BASEPRI, r5
    7b50:	f3bf 8f6f 	isb	sy
}
    7b54:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    7b56:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
}
    7b5a:	e7f3      	b.n	7b44 <z_sched_wake_thread+0x2c>

00007b5c <z_thread_timeout>:
	z_sched_wake_thread(thread, true);
    7b5c:	2101      	movs	r1, #1
    7b5e:	3818      	subs	r0, #24
    7b60:	f7ff bfda 	b.w	7b18 <z_sched_wake_thread>

00007b64 <z_unpend_first_thread>:
{
    7b64:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    7b66:	f04f 0320 	mov.w	r3, #32
    7b6a:	f3ef 8511 	mrs	r5, BASEPRI
    7b6e:	f383 8812 	msr	BASEPRI_MAX, r3
    7b72:	f3bf 8f6f 	isb	sy
	return list->head == list;
    7b76:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7b78:	42a0      	cmp	r0, r4
    7b7a:	d00d      	beq.n	7b98 <z_unpend_first_thread+0x34>
		if (thread != NULL) {
    7b7c:	b134      	cbz	r4, 7b8c <z_unpend_first_thread+0x28>
			unpend_thread_no_timeout(thread);
    7b7e:	4620      	mov	r0, r4
    7b80:	f7ff ff88 	bl	7a94 <unpend_thread_no_timeout>
    7b84:	f104 0018 	add.w	r0, r4, #24
    7b88:	f000 f81e 	bl	7bc8 <z_abort_timeout>
	__asm__ volatile(
    7b8c:	f385 8811 	msr	BASEPRI, r5
    7b90:	f3bf 8f6f 	isb	sy
}
    7b94:	4620      	mov	r0, r4
    7b96:	bd38      	pop	{r3, r4, r5, pc}
    7b98:	2400      	movs	r4, #0
    7b9a:	e7f7      	b.n	7b8c <z_unpend_first_thread+0x28>

00007b9c <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    7b9c:	4603      	mov	r3, r0
    7b9e:	b920      	cbnz	r0, 7baa <z_reschedule_irqlock+0xe>
    7ba0:	f3ef 8205 	mrs	r2, IPSR
    7ba4:	b90a      	cbnz	r2, 7baa <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    7ba6:	f7fb b8f7 	b.w	2d98 <arch_swap>
    7baa:	f383 8811 	msr	BASEPRI, r3
    7bae:	f3bf 8f6f 	isb	sy
}
    7bb2:	4770      	bx	lr

00007bb4 <z_reschedule_unlocked>:
	__asm__ volatile(
    7bb4:	f04f 0320 	mov.w	r3, #32
    7bb8:	f3ef 8011 	mrs	r0, BASEPRI
    7bbc:	f383 8812 	msr	BASEPRI_MAX, r3
    7bc0:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    7bc4:	f7ff bfea 	b.w	7b9c <z_reschedule_irqlock>

00007bc8 <z_abort_timeout>:
{
    7bc8:	b510      	push	{r4, lr}
    7bca:	f04f 0220 	mov.w	r2, #32
    7bce:	f3ef 8411 	mrs	r4, BASEPRI
    7bd2:	f382 8812 	msr	BASEPRI_MAX, r2
    7bd6:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    7bda:	6803      	ldr	r3, [r0, #0]
    7bdc:	b13b      	cbz	r3, 7bee <z_abort_timeout+0x26>
			remove_timeout(to);
    7bde:	f7fe fdcb 	bl	6778 <remove_timeout>
			ret = 0;
    7be2:	2000      	movs	r0, #0
	__asm__ volatile(
    7be4:	f384 8811 	msr	BASEPRI, r4
    7be8:	f3bf 8f6f 	isb	sy
}
    7bec:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    7bee:	f06f 0015 	mvn.w	r0, #21
    7bf2:	e7f7      	b.n	7be4 <z_abort_timeout+0x1c>

00007bf4 <z_get_next_timeout_expiry>:
{
    7bf4:	b510      	push	{r4, lr}
	__asm__ volatile(
    7bf6:	f04f 0320 	mov.w	r3, #32
    7bfa:	f3ef 8411 	mrs	r4, BASEPRI
    7bfe:	f383 8812 	msr	BASEPRI_MAX, r3
    7c02:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    7c06:	f7fe fd97 	bl	6738 <next_timeout>
	__asm__ volatile(
    7c0a:	f384 8811 	msr	BASEPRI, r4
    7c0e:	f3bf 8f6f 	isb	sy
}
    7c12:	bd10      	pop	{r4, pc}

00007c14 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    7c14:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    7c16:	f7fe feab 	bl	6970 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    7c1a:	bd08      	pop	{r3, pc}

00007c1c <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    7c1c:	b108      	cbz	r0, 7c22 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    7c1e:	f7fb bdab 	b.w	3778 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    7c22:	4770      	bx	lr

00007c24 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    7c24:	4770      	bx	lr
	...
