                   ramulator.warmup_time                 227                                      # Time in second taken to complete the warmup phase.
               ramulator.simulation_time                 321                                      # Time in second taken to complete the simulation.
               ramulator.active_cycles_0           104441588                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0           104441588                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           567138017                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            5.409623                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
               ramulator.opened_cycles_0                   0                                      # Total cycles during which the level _0 had an opened row.
             ramulator.active_cycles_0_0           104441588                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0           104598644                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           567138017                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            5.409623                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
             ramulator.opened_cycles_0_0                   0                                      # Total cycles during which the level _0_0 had an opened row.
           ramulator.active_cycles_0_0_0            60114206                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0            60114206                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0            71153606                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.678696                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
           ramulator.opened_cycles_0_0_0                   0                                      # Total cycles during which the level _0_0_0 had an opened row.
           ramulator.active_cycles_0_0_1            59810448                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1            59810448                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1            70691601                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.674289                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
           ramulator.opened_cycles_0_0_1                   0                                      # Total cycles during which the level _0_0_1 had an opened row.
           ramulator.active_cycles_0_0_2            60130521                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2            60130521                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2            71121903                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.678393                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
           ramulator.opened_cycles_0_0_2                   0                                      # Total cycles during which the level _0_0_2 had an opened row.
           ramulator.active_cycles_0_0_3            59714868                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3            59714868                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3            70518160                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.672635                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
           ramulator.opened_cycles_0_0_3                   0                                      # Total cycles during which the level _0_0_3 had an opened row.
           ramulator.active_cycles_0_0_4            60154810                                      # Total active cycles for level _0_0_4
             ramulator.busy_cycles_0_0_4            60154810                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4
        ramulator.serving_requests_0_0_4            71112309                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
ramulator.average_serving_requests_0_0_4            0.678302                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
           ramulator.opened_cycles_0_0_4                   0                                      # Total cycles during which the level _0_0_4 had an opened row.
           ramulator.active_cycles_0_0_5            59746443                                      # Total active cycles for level _0_0_5
             ramulator.busy_cycles_0_0_5            59746443                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5
        ramulator.serving_requests_0_0_5            70568695                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
ramulator.average_serving_requests_0_0_5            0.673117                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
           ramulator.opened_cycles_0_0_5                   0                                      # Total cycles during which the level _0_0_5 had an opened row.
           ramulator.active_cycles_0_0_6            60225622                                      # Total active cycles for level _0_0_6
             ramulator.busy_cycles_0_0_6            60225622                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6
        ramulator.serving_requests_0_0_6            71223729                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
ramulator.average_serving_requests_0_0_6            0.679365                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
           ramulator.opened_cycles_0_0_6                   0                                      # Total cycles during which the level _0_0_6 had an opened row.
           ramulator.active_cycles_0_0_7            59842787                                      # Total active cycles for level _0_0_7
             ramulator.busy_cycles_0_0_7            59842787                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7
        ramulator.serving_requests_0_0_7            70747907                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
ramulator.average_serving_requests_0_0_7            0.674826                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
           ramulator.opened_cycles_0_0_7                   0                                      # Total cycles during which the level _0_0_7 had an opened row.
      ramulator.read_transaction_bytes_0           686050560                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0           357665856                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core             4978601                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              603007                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core            10726461                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core             3026175                                      # Number of row hits for read requests per channel per core
                                     [0]            206750.0                                      # 
                                     [1]           1572807.0                                      # 
                                     [2]            272512.0                                      # 
                                     [3]            974106.0                                      # 
ramulator.read_row_misses_channel_0_core              334478                                      # Number of row misses for read requests per channel per core
                                     [0]             49721.0                                      # 
                                     [1]            139516.0                                      # 
                                     [2]             32613.0                                      # 
                                     [3]            112628.0                                      # 
ramulator.read_row_conflicts_channel_0_core             7358887                                      # Number of row conflicts for read requests per channel per core
                                     [0]           2670538.0                                      # 
                                     [1]           2577856.0                                      # 
                                     [2]           1163700.0                                      # 
                                     [3]            946793.0                                      # 
 ramulator.write_row_hits_channel_0_core             1952426                                      # Number of row hits for write requests per channel per core
                                     [0]           1952426.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
ramulator.write_row_misses_channel_0_core              268529                                      # Number of row misses for write requests per channel per core
                                     [0]            268529.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
ramulator.write_row_conflicts_channel_0_core             3367574                                      # Number of row conflicts for write requests per channel per core
                                     [0]           3367574.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
      ramulator.useless_activates_0_core                6716                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0          156.037909                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0          1672656944                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
    ramulator.read_latency_sum_per_core0          1672656944                                      # The memory latency cycles (in memory time domain) sum for all read requests per core
                                     [0]         404763465.0                                      # 
                                     [1]         654046302.0                                      # 
                                     [2]         230082872.0                                      # 
                                     [3]         383764305.0                                      # 
    ramulator.read_latency_avg_per_core0          636.100414                                      # The average memory latency cycles (in memory time domain) per request per each core
                                     [0]               138.3                                      # 
                                     [1]               152.5                                      # 
                                     [2]               156.6                                      # 
                                     [3]               188.7                                      # 
        ramulator.req_queue_length_avg_0           44.704982                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0          4686813617                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0           15.085367                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0          1581530762                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0           29.619615                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0          3105282855                                      # Write queue length sum per memory cycle per channel.
    ramulator.crow_invPRE_channel_0_core                   0                                      # Number of Precharge commands issued to be able to activate an entry in the CROW table.
    ramulator.crow_invACT_channel_0_core                   0                                      # Number of Activate command issued to fully activate the entry to invalidate from the CROW table.
ramulator.crow_full_restore_channel_0_core                   0                                      # Number of Activate commands issued to fully restore an entry that is being discarded due to inserting a new entry.
ramulator.crow_skip_full_restore_channel_0_core                   0                                      # Number of times full restore was not needed (FR bit not set) when discarding an entry due to inserting a new one.
  ramulator.crow_num_hits_channel_0_core                   0                                      # Number of hits to the CROW table (without additional activations needed for full restoration).
ramulator.crow_num_all_hits_channel_0_core                   0                                      # Number of hits to the CROW table.
ramulator.crow_num_misses_channel_0_core                   0                                      # Number of misses to the CROW table.
ramulator.crow_num_copies_channel_0_core                   0                                      # Number of row copy operation CROW performed.
ramulator.crow_num_fr_set_channel_0_core                   0                                      # Number of times FR bit is set when precharging.
ramulator.crow_num_fr_notset_channel_0_core                   0                                      # Number of times FR bit is not set when precharging.
ramulator.crow_num_fr_ref_channel_0_core                   0                                      # Number of times FR bit is set since the row won't be refreshed soon.
ramulator.crow_num_fr_restore_channel_0_core                   0                                      # Number of times FR bit is set since the row is not fully restored.
ramulator.crow_num_hits_with_fr_channel_0_core                   0                                      # Number of CROWTable hits to FR bit set entries.
ramulator.crow_bypass_copying_channel_0_core                   0                                      # Number of rows not copied to a copy row due to having only rows above the hit threshold already cached.
ramulator.crow_cycles_trcd_stall_channel_0_core                   0                                      # Number of cycles for which the command bus was idle but there was a request waiting for tRCD.
ramulator.crow_cycles_tras_stall_channel_0_core                   0                                      # Number of cycles for which the command bus was idle but there was a request waiting for tRAS.
ramulator.tl_dram_invalidate_due_to_write_channel_0_core                   0                                      # Number of TL-DRAM cached rows invalidated during activation due to pending writes.
ramulator.tl_dram_precharge_cached_row_due_to_write_channel_0_core                   0                                      # Number of TL-DRAM cached rows precharged to write data.
ramulator.tl_dram_precharge_failed_due_to_timing_channel_0_core                   0                                      # Number of cycles failed to issue a PRE command to TL-DRAM cache row.
              ramulator.record_read_hits           2162827.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]            206750.0                                      # 
                                     [1]            830053.0                                      # 
                                     [2]            238827.0                                      # 
                                     [3]            887197.0                                      # 
            ramulator.record_read_misses            262062.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]             49721.0                                      # 
                                     [1]             75822.0                                      # 
                                     [2]             28695.0                                      # 
                                     [3]            107824.0                                      # 
         ramulator.record_read_conflicts           5831914.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]           2670538.0                                      # 
                                     [1]           1266422.0                                      # 
                                     [2]           1024592.0                                      # 
                                     [3]            870362.0                                      # 
             ramulator.record_write_hits           1952426.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]           1952426.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
           ramulator.record_write_misses            268529.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]            268529.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
        ramulator.record_write_conflicts           3367574.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]           3367574.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
     ramulator.record_read_latency_avg_0          637.073487                                      # The memory latency cycles (in memory time domain) average per core in this channel
                                     [0]               138.3                                      # 
                                     [1]               151.4                                      # 
                                     [2]               156.5                                      # 
                                     [3]               190.8                                      # 
                 ramulator.dram_capacity          2147483648                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles           104838731                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests            16308092                                      # Number of incoming requests to DRAM
                 ramulator.read_requests            10719555                                      # Number of incoming read requests to DRAM per core
                                     [0]           2927008.0                                      # 
                                     [1]           4290188.0                                      # 
                                     [2]           1468830.0                                      # 
                                     [3]           2033529.0                                      # 
                ramulator.write_requests             5588537                                      # Number of incoming write requests to DRAM per core
                                     [0]           5588537.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
       ramulator.ramulator_active_cycles           104441589                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel          16308092.0                                      # Number of incoming requests to each DRAM channel
                                     [0]          16308092.0                                      # 
ramulator.incoming_read_reqs_per_channel          10719555.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]          10719555.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         12800000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum          4686813617                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum          1581530762                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum          3105282855                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg           44.704982                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg           15.085367                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg           29.619615                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests           8256800.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]           2927008.0                                      # 
                                     [1]           2172294.0                                      # 
                                     [2]           1292115.0                                      # 
                                     [3]           1865383.0                                      # 
         ramulator.record_write_requests           5588537.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           5588537.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
            ramulator.L3_cache_read_miss             9698710                                      # cache read miss count
           ramulator.L3_cache_write_miss             1020888                                      # cache write miss count
        ramulator.L3_cache_prefetch_miss                   0                                      # cache prefetch miss count
         ramulator.L3_cache_prefetch_hit                   0                                      # prefetch requests that were already in the cache
           ramulator.L3_cache_total_miss            10719598                                      # cache total miss count
             ramulator.L3_cache_eviction            10719564                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access             9701965                                      # cache read access count
         ramulator.L3_cache_write_access             5591857                                      # cache write access count
      ramulator.L3_cache_prefetch_access                   0                                      # cache prefetch access count
         ramulator.L3_cache_total_access            15293822                                      # cache total access count
             ramulator.L3_cache_mshr_hit                  20                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                  14                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           419354924                                      # cpu cycle number
            ramulator.record_cycs_core_0           419354924                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0            99973132                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0           104581839                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0            99973132                                      # cpu instruction number
            ramulator.record_cycs_core_1           203609502                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_1            67550017                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_1           104581839                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_1           141429599                                      # cpu instruction number
            ramulator.record_cycs_core_2           371157479                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_2           196467353                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_2           104581839                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_2           220792482                                      # cpu instruction number
            ramulator.record_cycs_core_3           391602735                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_3           101423259                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_3           104581839                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_3           106144933                                      # cpu instruction number
