-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_qat_2x2_w16a16/amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block4.vhd
-- Created: 2025-02-27 17:51:51
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block4
-- Source Path: model_qat_2x2_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 3/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block4 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block4;


ARCHITECTURE rtl OF amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block4 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"02f3", X"fc59", X"0670", X"1402", X"0532", X"e186", X"0443", X"e4bf", X"0166", X"c695", X"cec0", X"fff7", X"d8f1", X"f884",
                                                        X"b8a3", X"ff0b", X"fb95", X"1b20", X"eda1", X"0cff", X"e10d", X"123c", X"e5b5", X"fca0", X"15bd", X"079c", X"0d4d", X"f16e",
                                                        X"e684", X"fe03", X"e78e", X"009a", X"fa03", X"1d3b", X"e01c", X"f85e", X"dc03", X"f4b6", X"ee9f", X"e66d", X"c503", X"fba6",
                                                        X"ebc9", X"056d", X"ea64", X"0a38", X"fd01", X"08b4", X"00e2", X"ee39", X"0863", X"0453", X"011e", X"1c92", X"f579", X"d23e",
                                                        X"05cc", X"092e", X"1d35", X"fd57", X"e702", X"e430", X"f0ad", X"15c0", X"f429", X"04f9", X"0239", X"f864", X"d327", X"0bd3",
                                                        X"1450", X"1d2d", X"0792", X"f28a", X"f6f2", X"f735", X"e220", X"ba3f", X"1726", X"e639", X"ebed", X"ed68", X"f9f7", X"f660",
                                                        X"ed41", X"d913", X"1ba2", X"f803", X"037f", X"f1e6", X"d839", X"ea6c", X"129c", X"04c6", X"10bf", X"07ac", X"f6d4", X"cd78",
                                                        X"e2f0", X"f452", X"d218", X"110e", X"f275", X"f247", X"010c", X"037d", X"e673", X"e29c", X"ff32", X"d0f1", X"01d8", X"d26d",
                                                        X"c746", X"edd7", X"fbd8", X"fa92", X"f0cb", X"ee1d", X"f17c", X"fcef", X"f03d", X"f888", X"d794", X"e6ea", X"07ae", X"fa90",
                                                        X"edc3", X"0488");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"0488";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

