## list of settings for present release
set rel "0.80a_sup1"
set vcrel "0.80a_sup1"
set layout_tag "D900 Final TC Release"
set p4_release_root "products/lpddr5x_mphy/project/d900-lpddr5xm-tsmc5ff12"
# set releaseBranch "rel0.80_sup1_prerel_rel0.80_sup1"
set process "tsmc5ff-12"
set metal_stack "15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z"
set metal_stack_ip "15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z"
set metal_stack_cover "15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z"
## legal pin layers
set layers "M0 M1 M2 M3 M4 M5 M6 M7 M8 M8 M9 M10 M11 M12 M13 M14 M15 M16 MTOP MTOP-1 OVERLAP AP"
## legal supply pin layers
set supply_pins "M8 M14 M15 M16 MTOP MTOP-1 AP"
#set supply_pins_override(dwc_lpddr5xmphy_lcdl) "M4"
## days since release files were created, for pin check/timing collateral validation
set reference_date_time "21 days ago"
## release GDS/CDL, default 'calibre'
##   allows using 'icv' GDS/CDL files for release, **only** applies to TSMC N7 where Calibre is waived
##   allows using 'HIPRE' GDS/CDL files from GenHiprePkg
set release_gds_cdl "icv"
## release GDS of shim macros, default 'drcint'
#set release_gds_shim "drcint"
## version for LEF comparison
#set lef_diff_rel "1.00a"
## cells to prune from CDL
set cdl_prune_cells "cvcp* cvpp* vflag* vsync"
## layers to tag in UTILITY library macro for CKT release to customer
##   Note -tsmc read from 'process' variable, so not necessary for TSMC processes unless needing extra layers
#set utility_tag_layers "63:63 60:63"
## email list for CKT release to DI
set releaseMailDist "sg-ckt-d900-leads@synopsys.com,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja,oscroft,aparik,echeung,guttman"
## email list for CKT release of HSPICE, IBIS, and UTILITY release
set releasePmMailDist "sg-ckt-d900-leads@synopsys.com,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja,oscroft,aparik,echeung,guttman"
set calibre_verifs "true"