
build/mBrd.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001a  00800100  000002ae  00000342  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002ae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  0080011a  0080011a  0000035c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000035c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000038c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000200  00000000  00000000  000003cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001ae0  00000000  00000000  000005cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b94  00000000  00000000  000020ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009d8  00000000  00000000  00002c40  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000428  00000000  00000000  00003618  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000b99  00000000  00000000  00003a40  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000003b6  00000000  00000000  000045d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001c0  00000000  00000000  0000498f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 0d 01 	jmp	0x21a	; 0x21a <__vector_17>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ee ea       	ldi	r30, 0xAE	; 174
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	aa 31       	cpi	r26, 0x1A	; 26
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	aa e1       	ldi	r26, 0x1A	; 26
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ac 31       	cpi	r26, 0x1C	; 28
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 4f 01 	call	0x29e	; 0x29e <main>
  9e:	0c 94 55 01 	jmp	0x2aa	; 0x2aa <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <SetBit>:
void ClearBit(uint8_t volatile * const port, uint8_t const bit) {
    *port &= ~(1<<bit);
}

void ToggleBit(uint8_t volatile * const port, uint8_t const bit) {
    *port ^= (1<<bit);
  a6:	fc 01       	movw	r30, r24
  a8:	40 81       	ld	r20, Z
  aa:	21 e0       	ldi	r18, 0x01	; 1
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <SetBit+0xe>
  b0:	22 0f       	add	r18, r18
  b2:	33 1f       	adc	r19, r19
  b4:	6a 95       	dec	r22
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <SetBit+0xa>
  b8:	24 2b       	or	r18, r20
  ba:	20 83       	st	Z, r18
  bc:	08 95       	ret

000000be <ClearBit>:
  be:	fc 01       	movw	r30, r24
  c0:	90 81       	ld	r25, Z
  c2:	21 e0       	ldi	r18, 0x01	; 1
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <ClearBit+0xe>
  c8:	22 0f       	add	r18, r18
  ca:	33 1f       	adc	r19, r19
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <ClearBit+0xa>
  d0:	20 95       	com	r18
  d2:	29 23       	and	r18, r25
  d4:	20 83       	st	Z, r18
  d6:	08 95       	ret

000000d8 <BitIsSet>:
}

bool BitIsSet(uint8_t volatile * const port, uint8_t const bit) {
    return *port & (1<<bit);
  d8:	fc 01       	movw	r30, r24
  da:	80 81       	ld	r24, Z
  dc:	21 e0       	ldi	r18, 0x01	; 1
  de:	30 e0       	ldi	r19, 0x00	; 0
  e0:	02 c0       	rjmp	.+4      	; 0xe6 <BitIsSet+0xe>
  e2:	22 0f       	add	r18, r18
  e4:	33 1f       	adc	r19, r19
  e6:	6a 95       	dec	r22
  e8:	e2 f7       	brpl	.-8      	; 0xe2 <BitIsSet+0xa>
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	28 23       	and	r18, r24
  ee:	39 23       	and	r19, r25
  f0:	81 e0       	ldi	r24, 0x01	; 1
  f2:	23 2b       	or	r18, r19
  f4:	09 f4       	brne	.+2      	; 0xf8 <BitIsSet+0x20>
  f6:	80 e0       	ldi	r24, 0x00	; 0
}
  f8:	08 95       	ret

000000fa <DebugLedsTurnAllOn>:
{
    SetBit(DebugLeds_port, debug_led1);
    SetBit(DebugLeds_port, debug_led2);
    SetBit(DebugLeds_port, debug_led3);
    SetBit(DebugLeds_port, debug_led4);
}
  fa:	cf 93       	push	r28
  fc:	df 93       	push	r29
  fe:	c0 91 17 01 	lds	r28, 0x0117	; 0x800117 <DebugLeds_ddr>
 102:	d0 91 18 01 	lds	r29, 0x0118	; 0x800118 <DebugLeds_ddr+0x1>
 106:	60 91 14 01 	lds	r22, 0x0114	; 0x800114 <debug_led1>
 10a:	ce 01       	movw	r24, r28
 10c:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 110:	60 91 13 01 	lds	r22, 0x0113	; 0x800113 <debug_led2>
 114:	ce 01       	movw	r24, r28
 116:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 11a:	60 91 12 01 	lds	r22, 0x0112	; 0x800112 <debug_led3>
 11e:	ce 01       	movw	r24, r28
 120:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 124:	60 91 11 01 	lds	r22, 0x0111	; 0x800111 <debug_led4>
 128:	ce 01       	movw	r24, r28
 12a:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 12e:	df 91       	pop	r29
 130:	cf 91       	pop	r28
 132:	08 95       	ret

00000134 <DebugLedsTurnRed>:
 134:	68 2f       	mov	r22, r24
 136:	80 91 15 01 	lds	r24, 0x0115	; 0x800115 <DebugLeds_port>
 13a:	90 91 16 01 	lds	r25, 0x0116	; 0x800116 <DebugLeds_port+0x1>
 13e:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 142:	08 95       	ret

00000144 <DebugLedsTurnAllGreen>:

void DebugLedsTurnAllGreen(void)
{
 144:	cf 93       	push	r28
 146:	df 93       	push	r29
    ClearBit(DebugLeds_port, debug_led1);
 148:	c0 91 15 01 	lds	r28, 0x0115	; 0x800115 <DebugLeds_port>
 14c:	d0 91 16 01 	lds	r29, 0x0116	; 0x800116 <DebugLeds_port+0x1>
 150:	60 91 14 01 	lds	r22, 0x0114	; 0x800114 <debug_led1>
 154:	ce 01       	movw	r24, r28
 156:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
    ClearBit(DebugLeds_port, debug_led2);
 15a:	60 91 13 01 	lds	r22, 0x0113	; 0x800113 <debug_led2>
 15e:	ce 01       	movw	r24, r28
 160:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
    ClearBit(DebugLeds_port, debug_led3);
 164:	60 91 12 01 	lds	r22, 0x0112	; 0x800112 <debug_led3>
 168:	ce 01       	movw	r24, r28
 16a:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
    ClearBit(DebugLeds_port, debug_led4);
 16e:	60 91 11 01 	lds	r22, 0x0111	; 0x800111 <debug_led4>
 172:	ce 01       	movw	r24, r28
 174:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
}
 178:	df 91       	pop	r29
 17a:	cf 91       	pop	r28
 17c:	08 95       	ret

0000017e <ClearPendingSpiInterrupt>:
void SpiEnableInterrupt(void)
{
    GlobalInterruptDisable();
    ClearPendingSpiInterrupt();
    EnableTransferCompleteInterrupt();
    GlobalInterruptEnable();
 17e:	e0 91 09 01 	lds	r30, 0x0109	; 0x800109 <Spi_spsr>
 182:	f0 91 0a 01 	lds	r31, 0x010A	; 0x80010a <Spi_spsr+0x1>
 186:	80 81       	ld	r24, Z
 188:	e0 91 07 01 	lds	r30, 0x0107	; 0x800107 <Spi_spdr>
 18c:	f0 91 08 01 	lds	r31, 0x0108	; 0x800108 <Spi_spdr+0x1>
 190:	80 81       	ld	r24, Z
 192:	08 95       	ret

00000194 <ReadSpiDataRegister_Implementation>:
 194:	e0 91 07 01 	lds	r30, 0x0107	; 0x800107 <Spi_spdr>
 198:	f0 91 08 01 	lds	r31, 0x0108	; 0x800108 <Spi_spdr+0x1>
 19c:	80 81       	ld	r24, Z
 19e:	08 95       	ret

000001a0 <SpiTransferIsDone_Implementation>:
 1a0:	60 91 04 01 	lds	r22, 0x0104	; 0x800104 <Spi_InterruptFlag>
 1a4:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <Spi_spsr>
 1a8:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <Spi_spsr+0x1>
 1ac:	0e 94 6c 00 	call	0xd8	; 0xd8 <BitIsSet>
 1b0:	08 95       	ret

000001b2 <SpiSlaveSignalDataIsReady>:
}
void SpiSlaveSignalDataIsReady(void)
{
    ClearBit(Spi_port, Spi_Miso);
 1b2:	60 91 06 01 	lds	r22, 0x0106	; 0x800106 <Spi_Miso>
 1b6:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <Spi_port>
 1ba:	90 91 0e 01 	lds	r25, 0x010E	; 0x80010e <Spi_port+0x1>
 1be:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 1c2:	08 95       	ret

000001c4 <SpiSlaveSignalDataIsNotReady>:
}
void SpiSlaveSignalDataIsNotReady(void)
{
    SetBit(Spi_port, Spi_Miso);
 1c4:	60 91 06 01 	lds	r22, 0x0106	; 0x800106 <Spi_Miso>
 1c8:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <Spi_port>
 1cc:	90 91 0e 01 	lds	r25, 0x010E	; 0x80010e <Spi_port+0x1>
 1d0:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 1d4:	08 95       	ret

000001d6 <SpiSlaveInit>:
{
    SetBit(Spi_ddr, Spi_Miso);
}
void SpiSlaveInit(void)
{
    SpiSlaveSignalDataIsNotReady(); // MISO idles high
 1d6:	0e 94 e2 00 	call	0x1c4	; 0x1c4 <SpiSlaveSignalDataIsNotReady>
//
/* =====[ Spi Slave ]===== */
//
static void SetMisoAsOutput(void)
{
    SetBit(Spi_ddr, Spi_Miso);
 1da:	60 91 06 01 	lds	r22, 0x0106	; 0x800106 <Spi_Miso>
 1de:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <Spi_ddr>
 1e2:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <Spi_ddr+0x1>
 1e6:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
    ClearBit(Spi_spcr, Spi_ClockRateBit1);
    SetBit(Spi_spsr, Spi_DoubleClockRate);
}
static void EnableSpi(void)
{
    SetBit(Spi_spcr, Spi_Enable);
 1ea:	60 91 05 01 	lds	r22, 0x0105	; 0x800105 <Spi_Enable>
 1ee:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <Spi_spcr>
 1f2:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <Spi_spcr+0x1>
 1f6:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
    // SPI slaves usually only weakly pull-up MISO when not in use.
    SetMisoAsOutput();         // pin-direction is user-defined
    // Desperate attempts... this should already be clear
    /* ClearBit(Spi_spcr, Spi_MasterSlaveSelect); // be the slave */
    EnableSpi();
    ClearPendingSpiInterrupt();
 1fa:	0e 94 bf 00 	call	0x17e	; 0x17e <ClearPendingSpiInterrupt>
 1fe:	08 95       	ret

00000200 <SpiSlaveRead>:
{
    SetBit(Spi_port, Spi_Miso);
}
uint8_t SpiSlaveRead(void)
{
    while( !SpiTransferIsDone() );
 200:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <SpiTransferIsDone>
 204:	f0 91 03 01 	lds	r31, 0x0103	; 0x800103 <SpiTransferIsDone+0x1>
 208:	09 95       	icall
 20a:	88 23       	and	r24, r24
 20c:	c9 f3       	breq	.-14     	; 0x200 <SpiSlaveRead>
    return ReadSpiDataRegister();
 20e:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <ReadSpiDataRegister>
 212:	f0 91 01 01 	lds	r31, 0x0101	; 0x800101 <ReadSpiDataRegister+0x1>
 216:	09 95       	icall
}
 218:	08 95       	ret

0000021a <__vector_17>:
    // This test only passes after flipping SW2 to SPI.
    /* SpiSlaveInit_should_make_Miso_output_a_hard_high(); // PASS 2018-08-03 */
    //
    // This test does not pass if the SPI master is enabled.
    /* SpiSlaveSignalDataIsReady_outputs_a_hard_low(); // FAIL 2018-08-03 */
    DebugLedsTurnRed(debug_led4);
 21a:	1f 92       	push	r1
 21c:	0f 92       	push	r0
 21e:	0f b6       	in	r0, 0x3f	; 63
 220:	0f 92       	push	r0
 222:	11 24       	eor	r1, r1
 224:	2f 93       	push	r18
 226:	3f 93       	push	r19
 228:	4f 93       	push	r20
 22a:	5f 93       	push	r21
 22c:	6f 93       	push	r22
 22e:	7f 93       	push	r23
 230:	8f 93       	push	r24
 232:	9f 93       	push	r25
 234:	af 93       	push	r26
 236:	bf 93       	push	r27
 238:	ef 93       	push	r30
 23a:	ff 93       	push	r31
 23c:	e0 91 1a 01 	lds	r30, 0x011A	; 0x80011a <__data_end>
 240:	f0 91 1b 01 	lds	r31, 0x011B	; 0x80011b <__data_end+0x1>
 244:	09 95       	icall
 246:	ff 91       	pop	r31
 248:	ef 91       	pop	r30
 24a:	bf 91       	pop	r27
 24c:	af 91       	pop	r26
 24e:	9f 91       	pop	r25
 250:	8f 91       	pop	r24
 252:	7f 91       	pop	r23
 254:	6f 91       	pop	r22
 256:	5f 91       	pop	r21
 258:	4f 91       	pop	r20
 25a:	3f 91       	pop	r19
 25c:	2f 91       	pop	r18
 25e:	0f 90       	pop	r0
 260:	0f be       	out	0x3f, r0	; 63
 262:	0f 90       	pop	r0
 264:	1f 90       	pop	r1
 266:	18 95       	reti

00000268 <App_version_of_Slave_receives_request_without_interrupts>:
 268:	80 e0       	ldi	r24, 0x00	; 0
 26a:	0e 94 9a 00 	call	0x134	; 0x134 <DebugLedsTurnRed>
 26e:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <SpiSlaveInit>
 272:	1e bc       	out	0x2e, r1	; 46
 274:	0e 94 00 01 	call	0x200	; 0x200 <SpiSlaveRead>
 278:	81 e0       	ldi	r24, 0x01	; 1
 27a:	0e 94 9a 00 	call	0x134	; 0x134 <DebugLedsTurnRed>
 27e:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <SpiSlaveSignalDataIsReady>
 282:	66 e0       	ldi	r22, 0x06	; 6
 284:	8c e4       	ldi	r24, 0x4C	; 76
 286:	90 e0       	ldi	r25, 0x00	; 0
 288:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 28c:	66 e0       	ldi	r22, 0x06	; 6
 28e:	8c e4       	ldi	r24, 0x4C	; 76
 290:	90 e0       	ldi	r25, 0x00	; 0
 292:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 296:	82 e0       	ldi	r24, 0x02	; 2
 298:	0e 94 9a 00 	call	0x134	; 0x134 <DebugLedsTurnRed>
 29c:	ff cf       	rjmp	.-2      	; 0x29c <App_version_of_Slave_receives_request_without_interrupts+0x34>

0000029e <main>:
    while (1);
}
int main()
{
    /* test_DebugLeds(); // All tests pass 2018-07-30 */
    DebugLedsTurnAllOn();
 29e:	0e 94 7d 00 	call	0xfa	; 0xfa <DebugLedsTurnAllOn>
    DebugLedsTurnAllGreen();
 2a2:	0e 94 a2 00 	call	0x144	; 0x144 <DebugLedsTurnAllGreen>
    /* Turn_led3_red_when_SpiSlave_receives_a_byte(); // PASS 2018-07-31 */
    /* SpiSlaveRead_and_show_received_data_on_debug_leds(); // PASS 2018-08-01 */
    /* SPI_interrupt_routine_turns_debug_led1_red(); // PASS 2018-08-01 */
    /* SPI_read_in_ISR_and_show_data_on_debug_leds(); // PASS 2018-08-01 */
    /* Slave_receives_request_and_sends_response_when_ready(); // PASS 2018-08-02 */
    App_version_of_Slave_receives_request_without_interrupts();
 2a6:	0e 94 34 01 	call	0x268	; 0x268 <App_version_of_Slave_receives_request_without_interrupts>

000002aa <_exit>:
 2aa:	f8 94       	cli

000002ac <__stop_program>:
 2ac:	ff cf       	rjmp	.-2      	; 0x2ac <__stop_program>
