{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596542706690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596542706693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  4 17:35:06 2020 " "Processing started: Tue Aug  4 17:35:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596542706693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596542706693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fibo1 -c fibo1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fibo1 -c fibo1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596542706694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596542707150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596542707150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibo1.sv 1 1 " "Found 1 design units, including 1 entities, in source file fibo1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fibo1 " "Found entity 1: fibo1" {  } { { "fibo1.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci1/fibo1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596542729339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596542729339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fubo_out fibo1.sv(23) " "Verilog HDL Implicit Net warning at fibo1.sv(23): created implicit net for \"fubo_out\"" {  } { { "fibo1.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci1/fibo1.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596542729340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fibo1 " "Elaborating entity \"fibo1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596542729456 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fubo_out fibo1.sv(23) " "Verilog HDL or VHDL warning at fibo1.sv(23): object \"fubo_out\" assigned a value but never read" {  } { { "fibo1.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci1/fibo1.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596542729459 "|fibo1"}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "32 0 31 0 F fibo1.sv(15) " "Verilog HDL error at fibo1.sv(15): index 32 cannot fall outside the declared range \[0:31\] for dimension 0 of array \"F\"" {  } { { "fibo1.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci1/fibo1.sv" 15 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596542729515 ""}
{ "Error" "EVRFX_VERI_TASK_FUNCTION_FAILED" "fibo fibo1.sv(23) " "Verilog HDL error at fibo1.sv(23): failed to elaborate task or function \"fibo\"" {  } { { "fibo1.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci1/fibo1.sv" 23 0 0 } }  } 0 10903 "Verilog HDL error at %2!s!: failed to elaborate task or function \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596542729518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 fibo1.sv(23) " "Verilog HDL assignment warning at fibo1.sv(23): truncated value with size 16 to match size of target (1)" {  } { { "fibo1.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci1/fibo1.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596542729518 "|fibo1"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596542729528 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "830 " "Peak virtual memory: 830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596542729571 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug  4 17:35:29 2020 " "Processing ended: Tue Aug  4 17:35:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596542729571 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596542729571 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596542729571 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596542729571 ""}
