<!doctype html public "-//IETF//DTD HTML//EN"><HTML><HEAD><TITLE>PowerPC 604 Risc Microprocessor</TITLE><META NAME="GENERATOR" CONTENT="Internet Assistant for Word 1.00"><META NAME="AUTHOR" CONTENT="Unknown"></HEAD><BODY bgcolor="FFFFFF">
<IMG SRC="ppclogo.gif">
<H1>PowerPC 604 RISC Microprocessor<BR>100, 120, 133, 150MHz</H1>
<TABLE>

<TR><Td ALIGN=LEFT colspan=3>
<HR SIZE=5 WIDTH=480 NOSHADE ALIGN=LEFT>
<FONT SIZE=4><B><I>Highlights</I></B></FONT>
<HR SIZE=3 WIDTH=480 NOSHADE ALIGN=LEFT>

<TR><Td ALIGN=LEFT width=250><B>Dispatch Unit</B>
<UL>
<LI>8-instruction buffer<LI>Dispatches 4 instructions per cycle</UL>

<B> Six Execution Units</B><UL>
<LI>Branch
<LI>3 integer
<LI>Floating point (IEEE-754 single<BR> and double precision)<LI>Load/store
</UL>

<B>Advanced CPU Design</B><UL><LI>Speculative execution past 2 unresolved branches<LI>16-entry reorder buffer<LI>2-entry reservation station per execution unit<LI>Register renaming on GPR, FPR, and CH</UL><B>Dynamic Branch Prediction</B><UL><LI>Branch prediction in fetch, decode and dispatch stages<LI>64-entry, fully associative branch target address cache<LI>512-entry branch history table</UL><B>Caches</B><UL><LI>16K bytes, 4-way set associative instruction cache<LI>16K bytes, 4-way set associative data cache<LI>Non-blocking, write-thru or copy-back data cache<LI>Byte parity on both caches<LI>Software cache disable, locking and invalidate</UL>
<TD width=250>
<B>Memory Management</B><UL><LI>52-bit virtual and 32-bit real addressing 4 instruction,data block address translation registers</B><LI>128-entry, 2-way set associative instruction TLB<LI>128-entry, 2-way set associative data TLB</UL>
<B>Multiprocessing Support</B><UL><LI>Coherent cache access (MESI)<LI>Bus snooping<LI>Separate data cache tag array</UL>
<B>Bus Interface Unit</B><UL><LI>32-bit address and 64-bit data buses with byte parity<LI>60x bus compatible (split transaction, pipelined)<LI>An optional mode optimized for fast secondary cache<LI>Up to 66 MHz bus clock<LI>On-chip PLL to generate 1x, 1.5x, 2x or 3x processor clockfrom the bus clock</UL><B>Software/System Support</B><UL><LI>Performance monitor functions<LI>Instruction and data address breakpoints<LI>Nap mode power management<LI>IEEE 1149.1 (JTAG) interface</UL><BR><BR><BR><BR<BR><BR><BR><BR><BR><BR>
<TD width=300>
<h3><B><I> Product Description </I></B> </h3>
The PowerPC 604<sup>TM</sup> microprocessor delivers the next generationof performance to the desktop, today. The PowerPC 604 processorline extends desktop performance beyond 200 SPECint92, and can delivergreater than twice the performance of most desktop processorsshipping today.<P>The PowerPC 604 RISC microprocessor is a 32-bit implementationof the PowerPC ArchitectureTM, and is software and bus compatiblewith thePowerPC 601<sup>TM</sup> and PowerPC 603<sup>TM</sup> microprocessors.
It can sustaina maximum rate of 4 instructions per cycle to provide balancedhigh integer and floating point performance suitable for desktoppersonal computers, workstations and midrange servers.<P>The PowerPC 604 microprocessor uses a 6-stage pipeline to achieveits high speed design: fetch, decode, dispatch, execute, completionand writeback. It uses a superscalar design to provide six independentexecution units: branch, three integer, floating point and load/store.It also uses dynamic branch prediction techniques to enhance instructionprefetching as well as speculative execution techniques to takeadvantage of the improved instruction prefetching and multipleexecution units. Instructions are executed out-of-order, and arecompleted in-order to support precise exceptions.
<BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR>
</TABLE>




<TABLE>
<TR><TH ALIGN=LEFT colspan=3>
<HR SIZE=5 WIDTH=480 NOSHADE ALIGN=LEFT>
<FONT SIZE=4><B><I>Specifications</I></B></FONT>
<HR SIZE=3 WIDTH=480 NOSHADE ALIGN=LEFT>

<TR>
<Th ALIGN=LEFT>Technology:
<TD colspan=2 ALIGN=LEFT> 0.5 micron CMOS, four levels of metal </TD>

<TD rowspan=9 colspan=2 width=300>

&copy International Business Machines Corporation 1995
<P>Printed in the United States of America
<P>10-95
<P>All Rights Reserved
<P>&reg IBM and the IBM logo are registered trademarks of the IBM Corporation.
<P><sup>TM</sup>PowerPC, the PowerPC  logo, PowerPC Architecture,  PowerPC 601, PowerPC 603  and  PowerPC 604 are trademarks of the IBM Corporation. 
<P>The performance information contained in this document are <B>estimates</b> based on various assumptions, including, but not limited to, the characteristics of the systems that the products described in this document are incorporated. Such systems may not be presently available, and IBM makes no commitments to make such systems available in the future. All performance data contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary. The information contained in this document (which includes, but is not limited to, the aforementioned performance information) is subject to change without notice.
<P>The products described in this document are NOT intended for use in implantation or other life support applications where malfunction may result in injury or death to persons. The information contained in this document does not effect or change IBM's product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. 
<P>
<B>
THE INFORMATION CONTAINED IN  THIS DOCUMENT IS PROVIDED ON  AN "AS IS" BASIS. In no event will IBM be liable for any damages arising directly or indirectly from any use of the information contained in this document.
</B>
<P>
IBM Microelectronics  Division<BR>
1580 Route 52, Bldg. 504<br>
Hopewell Junction, NY<br> 
12533-6531<br>
Tel: 1-800-POWERPC
<P>
The IBM home page can be found at 
http://www.ibm.com/
<P>The IBM Microelectronics Division home page can be found at http://www.chips.ibm.com/
<P>Information about IBM PowerPC microprocessors can be found at http://www.chips.ibm.com/products/ppc/.
<P>Fast Fax Service 415-855-4121

<TR><TH ALIGN=LEFT> Die Size: <TD COLSPAN=2>12.4mm x 15.8mm, 196mm<sup>2</sup>

<TR><TH ALIGN=LEFT>Number of Transistors <TD COLSPAN=2>3.6 million (approx. 1.5 million for logic)

<TR><Th ALIGN=LEFT>Performance: <BR><BR><BR>
<TD ALIGN=LEFT COLSPAN=2>
Estimated 160 SPECint92, 165 SPECfp92 @ 100 MHz<BR>
Estimated 180 SPECint92, 180 SPECfp92 @ 120 MHz<BR>
Estimated 200 SPECint92, 200 SPECfp92 @ 133 MHz<BR>
Estimated 185-228 SPECint92 @ 150MHz<sup>*</sup><BR>
<sup>*</sup>Dependent on memory and L2 subsystem components specified.

<TR><TH ALIGN=LEFT>Power Supply:<TD COLSPAN=2 ALIGN=LEFT> 3.3V

<TR><TH ALIGN=LEFT>Power Dissipation (typ.) <TD COLSPAN=2 ALIGN=LEFT>14 W @ 100 MHz (est)

<TR><Td ALIGN=LEFT>Signal I/O <TD COLSPAN=2 ALIGN=LEFT> 171, CMOS/TTL compatible
<TR><Td ALIGN=LEFT>Packaging: <TD COLSPAN=2 ALIGN=LEFT> 304 pin CQFP or 256 pin BGA
<TR><Td ALIGN=LEFT><B>Part Numbers:</B>
<td align=center>C4FP<br>
IBM25PPC604FD-100-C<BR>
IBM25PPC604FD-120-C<br>
IBM25PPC604FD-133-C<BR>
IBM25PPC604FD-150-E<BR>

<td align=center>BGA<br>
IBM25PPC604BD-100-C<br>
IBM25PPC604BD-120-C<BR>
IBM25PPC604BD-133-C<BR>
IBM25PPC604BD-150-E<BR>


<TR><TD align=center colspan=3><IMG SRC="/products/ppc/DataSheets/604/604-bloc.gif">

<TD rowspan=2>
<FONT SIZE=2>
<B>UNITED STATES<BR>AND CANADA</B><P>IBM Microelectronics Division<BR>1580 Route 52, Bldg. 504<BR>Hopewell Junction, NY<BR>12533-6531<P>Tel: 1-(800)-POWERPC</FONT>
<BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR>

<TD rowspan=2>
<FONT SIZE=2>
<B>JAPAN</B><P>IBM<P>800, Ichimiyake,<BR>Yasu-cho, Yasu-gun<BR>Shiga-ken, Japan 520-23<BR><P>Tel: (81) 775-87-4745<BR>Fax: (81) 775-87-4735<P><B>EUROPE</B><P>IBM<BR>Informations Systeme<BR>GmbH<BR>Laatzener Str. 1<BR>30539 Hannover<BR>Germany<BR>
(49) 511-516-3444 (English)<BR>
(49) 511-516-3555 (German)<BR>
Fax: (49) 511-516-3888
</FONT>
</TABLE>
</BODY></HTML>