ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	NMI_Handler:
  27              	.LFB134:
  28              		.file 1 "Core/Src/stm32f4xx_it.c"
   1:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_it.c **** /**
   3:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   5:Core/Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_it.c ****   * @attention
   8:Core/Src/stm32f4xx_it.c ****   *
   9:Core/Src/stm32f4xx_it.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/stm32f4xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f4xx_it.c ****   *
  12:Core/Src/stm32f4xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f4xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f4xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f4xx_it.c ****   *
  16:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f4xx_it.c ****   */
  18:Core/Src/stm32f4xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f4xx_it.c **** 
  20:Core/Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f4xx_it.c **** #include "main.h"
  22:Core/Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  23:Core/Src/stm32f4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_it.c **** 
  27:Core/Src/stm32f4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_it.c **** 
  30:Core/Src/stm32f4xx_it.c **** /* USER CODE END TD */
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 2


  31:Core/Src/stm32f4xx_it.c **** 
  32:Core/Src/stm32f4xx_it.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f4xx_it.c **** 
  35:Core/Src/stm32f4xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f4xx_it.c **** 
  37:Core/Src/stm32f4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f4xx_it.c **** 
  40:Core/Src/stm32f4xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f4xx_it.c **** 
  42:Core/Src/stm32f4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_it.c **** 
  45:Core/Src/stm32f4xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_it.c **** 
  47:Core/Src/stm32f4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_it.c **** 
  50:Core/Src/stm32f4xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_it.c **** 
  52:Core/Src/stm32f4xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f4xx_it.c **** 
  55:Core/Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32f4xx_it.c **** 
  57:Core/Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32f4xx_it.c **** extern CAN_HandleTypeDef hcan1;
  59:Core/Src/stm32f4xx_it.c **** extern CAN_HandleTypeDef hcan2;
  60:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  61:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  62:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
  63:Core/Src/stm32f4xx_it.c **** extern UART_HandleTypeDef huart2;
  64:Core/Src/stm32f4xx_it.c **** extern UART_HandleTypeDef huart3;
  65:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim1;
  66:Core/Src/stm32f4xx_it.c **** 
  67:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN EV */
  68:Core/Src/stm32f4xx_it.c **** 
  69:Core/Src/stm32f4xx_it.c **** /* USER CODE END EV */
  70:Core/Src/stm32f4xx_it.c **** 
  71:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  72:Core/Src/stm32f4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  73:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  74:Core/Src/stm32f4xx_it.c **** /**
  75:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  76:Core/Src/stm32f4xx_it.c ****   */
  77:Core/Src/stm32f4xx_it.c **** void NMI_Handler(void)
  78:Core/Src/stm32f4xx_it.c **** {
  29              		.loc 1 78 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.L2:
  79:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  80:Core/Src/stm32f4xx_it.c **** 
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 3


  81:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  82:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  83:Core/Src/stm32f4xx_it.c ****    while (1)
  36              		.loc 1 83 4 discriminator 1 view .LVU1
  84:Core/Src/stm32f4xx_it.c ****   {
  85:Core/Src/stm32f4xx_it.c ****   }
  37              		.loc 1 85 3 discriminator 1 view .LVU2
  83:Core/Src/stm32f4xx_it.c ****   {
  38              		.loc 1 83 10 discriminator 1 view .LVU3
  39 0000 FEE7     		b	.L2
  40              		.cfi_endproc
  41              	.LFE134:
  43              		.section	.text.HardFault_Handler,"ax",%progbits
  44              		.align	1
  45              		.global	HardFault_Handler
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  49              		.fpu fpv4-sp-d16
  51              	HardFault_Handler:
  52              	.LFB135:
  86:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  87:Core/Src/stm32f4xx_it.c **** }
  88:Core/Src/stm32f4xx_it.c **** 
  89:Core/Src/stm32f4xx_it.c **** /**
  90:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  91:Core/Src/stm32f4xx_it.c ****   */
  92:Core/Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  93:Core/Src/stm32f4xx_it.c **** {
  53              		.loc 1 93 1 view -0
  54              		.cfi_startproc
  55              		@ Volatile: function does not return.
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  59              	.L4:
  94:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  95:Core/Src/stm32f4xx_it.c **** 
  96:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  97:Core/Src/stm32f4xx_it.c ****   while (1)
  60              		.loc 1 97 3 discriminator 1 view .LVU5
  98:Core/Src/stm32f4xx_it.c ****   {
  99:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 100:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 101:Core/Src/stm32f4xx_it.c ****   }
  61              		.loc 1 101 3 discriminator 1 view .LVU6
  97:Core/Src/stm32f4xx_it.c ****   {
  62              		.loc 1 97 9 discriminator 1 view .LVU7
  63 0000 FEE7     		b	.L4
  64              		.cfi_endproc
  65              	.LFE135:
  67              		.section	.text.MemManage_Handler,"ax",%progbits
  68              		.align	1
  69              		.global	MemManage_Handler
  70              		.syntax unified
  71              		.thumb
  72              		.thumb_func
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 4


  73              		.fpu fpv4-sp-d16
  75              	MemManage_Handler:
  76              	.LFB136:
 102:Core/Src/stm32f4xx_it.c **** }
 103:Core/Src/stm32f4xx_it.c **** 
 104:Core/Src/stm32f4xx_it.c **** /**
 105:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Memory management fault.
 106:Core/Src/stm32f4xx_it.c ****   */
 107:Core/Src/stm32f4xx_it.c **** void MemManage_Handler(void)
 108:Core/Src/stm32f4xx_it.c **** {
  77              		.loc 1 108 1 view -0
  78              		.cfi_startproc
  79              		@ Volatile: function does not return.
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83              	.L6:
 109:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 110:Core/Src/stm32f4xx_it.c **** 
 111:Core/Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 112:Core/Src/stm32f4xx_it.c ****   while (1)
  84              		.loc 1 112 3 discriminator 1 view .LVU9
 113:Core/Src/stm32f4xx_it.c ****   {
 114:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 115:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 116:Core/Src/stm32f4xx_it.c ****   }
  85              		.loc 1 116 3 discriminator 1 view .LVU10
 112:Core/Src/stm32f4xx_it.c ****   {
  86              		.loc 1 112 9 discriminator 1 view .LVU11
  87 0000 FEE7     		b	.L6
  88              		.cfi_endproc
  89              	.LFE136:
  91              		.section	.text.BusFault_Handler,"ax",%progbits
  92              		.align	1
  93              		.global	BusFault_Handler
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	BusFault_Handler:
 100              	.LFB137:
 117:Core/Src/stm32f4xx_it.c **** }
 118:Core/Src/stm32f4xx_it.c **** 
 119:Core/Src/stm32f4xx_it.c **** /**
 120:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 121:Core/Src/stm32f4xx_it.c ****   */
 122:Core/Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 123:Core/Src/stm32f4xx_it.c **** {
 101              		.loc 1 123 1 view -0
 102              		.cfi_startproc
 103              		@ Volatile: function does not return.
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107              	.L8:
 124:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 125:Core/Src/stm32f4xx_it.c **** 
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 5


 126:Core/Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 127:Core/Src/stm32f4xx_it.c ****   while (1)
 108              		.loc 1 127 3 discriminator 1 view .LVU13
 128:Core/Src/stm32f4xx_it.c ****   {
 129:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 130:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 131:Core/Src/stm32f4xx_it.c ****   }
 109              		.loc 1 131 3 discriminator 1 view .LVU14
 127:Core/Src/stm32f4xx_it.c ****   {
 110              		.loc 1 127 9 discriminator 1 view .LVU15
 111 0000 FEE7     		b	.L8
 112              		.cfi_endproc
 113              	.LFE137:
 115              		.section	.text.UsageFault_Handler,"ax",%progbits
 116              		.align	1
 117              		.global	UsageFault_Handler
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu fpv4-sp-d16
 123              	UsageFault_Handler:
 124              	.LFB138:
 132:Core/Src/stm32f4xx_it.c **** }
 133:Core/Src/stm32f4xx_it.c **** 
 134:Core/Src/stm32f4xx_it.c **** /**
 135:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 136:Core/Src/stm32f4xx_it.c ****   */
 137:Core/Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 138:Core/Src/stm32f4xx_it.c **** {
 125              		.loc 1 138 1 view -0
 126              		.cfi_startproc
 127              		@ Volatile: function does not return.
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		@ link register save eliminated.
 131              	.L10:
 139:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 140:Core/Src/stm32f4xx_it.c **** 
 141:Core/Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 142:Core/Src/stm32f4xx_it.c ****   while (1)
 132              		.loc 1 142 3 discriminator 1 view .LVU17
 143:Core/Src/stm32f4xx_it.c ****   {
 144:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 145:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 146:Core/Src/stm32f4xx_it.c ****   }
 133              		.loc 1 146 3 discriminator 1 view .LVU18
 142:Core/Src/stm32f4xx_it.c ****   {
 134              		.loc 1 142 9 discriminator 1 view .LVU19
 135 0000 FEE7     		b	.L10
 136              		.cfi_endproc
 137              	.LFE138:
 139              		.section	.text.DebugMon_Handler,"ax",%progbits
 140              		.align	1
 141              		.global	DebugMon_Handler
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 6


 145              		.fpu fpv4-sp-d16
 147              	DebugMon_Handler:
 148              	.LFB139:
 147:Core/Src/stm32f4xx_it.c **** }
 148:Core/Src/stm32f4xx_it.c **** 
 149:Core/Src/stm32f4xx_it.c **** /**
 150:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Debug monitor.
 151:Core/Src/stm32f4xx_it.c ****   */
 152:Core/Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 153:Core/Src/stm32f4xx_it.c **** {
 149              		.loc 1 153 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 154:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 155:Core/Src/stm32f4xx_it.c **** 
 156:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 157:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 158:Core/Src/stm32f4xx_it.c **** 
 159:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 160:Core/Src/stm32f4xx_it.c **** }
 154              		.loc 1 160 1 view .LVU21
 155 0000 7047     		bx	lr
 156              		.cfi_endproc
 157              	.LFE139:
 159              		.section	.text.DMA1_Stream1_IRQHandler,"ax",%progbits
 160              		.align	1
 161              		.global	DMA1_Stream1_IRQHandler
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu fpv4-sp-d16
 167              	DMA1_Stream1_IRQHandler:
 168              	.LFB140:
 161:Core/Src/stm32f4xx_it.c **** 
 162:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 163:Core/Src/stm32f4xx_it.c **** /* STM32F4xx Peripheral Interrupt Handlers                                    */
 164:Core/Src/stm32f4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 165:Core/Src/stm32f4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 166:Core/Src/stm32f4xx_it.c **** /* please refer to the startup file (startup_stm32f4xx.s).                    */
 167:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 168:Core/Src/stm32f4xx_it.c **** 
 169:Core/Src/stm32f4xx_it.c **** /**
 170:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream1 global interrupt.
 171:Core/Src/stm32f4xx_it.c ****   */
 172:Core/Src/stm32f4xx_it.c **** void DMA1_Stream1_IRQHandler(void)
 173:Core/Src/stm32f4xx_it.c **** {
 169              		.loc 1 173 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173 0000 08B5     		push	{r3, lr}
 174              		.cfi_def_cfa_offset 8
 175              		.cfi_offset 3, -8
 176              		.cfi_offset 14, -4
 174:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 7


 175:Core/Src/stm32f4xx_it.c **** 
 176:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream1_IRQn 0 */
 177:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart3_rx);
 177              		.loc 1 177 3 view .LVU23
 178 0002 0248     		ldr	r0, .L14
 179 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 180              	.LVL0:
 178:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */
 179:Core/Src/stm32f4xx_it.c **** 
 180:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream1_IRQn 1 */
 181:Core/Src/stm32f4xx_it.c **** }
 181              		.loc 1 181 1 is_stmt 0 view .LVU24
 182 0008 08BD     		pop	{r3, pc}
 183              	.L15:
 184 000a 00BF     		.align	2
 185              	.L14:
 186 000c 00000000 		.word	hdma_usart3_rx
 187              		.cfi_endproc
 188              	.LFE140:
 190              		.section	.text.DMA1_Stream5_IRQHandler,"ax",%progbits
 191              		.align	1
 192              		.global	DMA1_Stream5_IRQHandler
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 196              		.fpu fpv4-sp-d16
 198              	DMA1_Stream5_IRQHandler:
 199              	.LFB141:
 182:Core/Src/stm32f4xx_it.c **** 
 183:Core/Src/stm32f4xx_it.c **** /**
 184:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream5 global interrupt.
 185:Core/Src/stm32f4xx_it.c ****   */
 186:Core/Src/stm32f4xx_it.c **** void DMA1_Stream5_IRQHandler(void)
 187:Core/Src/stm32f4xx_it.c **** {
 200              		.loc 1 187 1 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204 0000 08B5     		push	{r3, lr}
 205              		.cfi_def_cfa_offset 8
 206              		.cfi_offset 3, -8
 207              		.cfi_offset 14, -4
 188:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
 189:Core/Src/stm32f4xx_it.c **** 
 190:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream5_IRQn 0 */
 191:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart2_rx);
 208              		.loc 1 191 3 view .LVU26
 209 0002 0248     		ldr	r0, .L18
 210 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 211              	.LVL1:
 192:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
 193:Core/Src/stm32f4xx_it.c **** 
 194:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream5_IRQn 1 */
 195:Core/Src/stm32f4xx_it.c **** }
 212              		.loc 1 195 1 is_stmt 0 view .LVU27
 213 0008 08BD     		pop	{r3, pc}
 214              	.L19:
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 8


 215 000a 00BF     		.align	2
 216              	.L18:
 217 000c 00000000 		.word	hdma_usart2_rx
 218              		.cfi_endproc
 219              	.LFE141:
 221              		.section	.text.DMA1_Stream6_IRQHandler,"ax",%progbits
 222              		.align	1
 223              		.global	DMA1_Stream6_IRQHandler
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 227              		.fpu fpv4-sp-d16
 229              	DMA1_Stream6_IRQHandler:
 230              	.LFB142:
 196:Core/Src/stm32f4xx_it.c **** 
 197:Core/Src/stm32f4xx_it.c **** /**
 198:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream6 global interrupt.
 199:Core/Src/stm32f4xx_it.c ****   */
 200:Core/Src/stm32f4xx_it.c **** void DMA1_Stream6_IRQHandler(void)
 201:Core/Src/stm32f4xx_it.c **** {
 231              		.loc 1 201 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235 0000 08B5     		push	{r3, lr}
 236              		.cfi_def_cfa_offset 8
 237              		.cfi_offset 3, -8
 238              		.cfi_offset 14, -4
 202:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */
 203:Core/Src/stm32f4xx_it.c **** 
 204:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream6_IRQn 0 */
 205:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart2_tx);
 239              		.loc 1 205 3 view .LVU29
 240 0002 0248     		ldr	r0, .L22
 241 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 242              	.LVL2:
 206:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */
 207:Core/Src/stm32f4xx_it.c **** 
 208:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream6_IRQn 1 */
 209:Core/Src/stm32f4xx_it.c **** }
 243              		.loc 1 209 1 is_stmt 0 view .LVU30
 244 0008 08BD     		pop	{r3, pc}
 245              	.L23:
 246 000a 00BF     		.align	2
 247              	.L22:
 248 000c 00000000 		.word	hdma_usart2_tx
 249              		.cfi_endproc
 250              	.LFE142:
 252              		.section	.text.CAN1_TX_IRQHandler,"ax",%progbits
 253              		.align	1
 254              		.global	CAN1_TX_IRQHandler
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 258              		.fpu fpv4-sp-d16
 260              	CAN1_TX_IRQHandler:
 261              	.LFB143:
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 9


 210:Core/Src/stm32f4xx_it.c **** 
 211:Core/Src/stm32f4xx_it.c **** /**
 212:Core/Src/stm32f4xx_it.c ****   * @brief This function handles CAN1 TX interrupts.
 213:Core/Src/stm32f4xx_it.c ****   */
 214:Core/Src/stm32f4xx_it.c **** void CAN1_TX_IRQHandler(void)
 215:Core/Src/stm32f4xx_it.c **** {
 262              		.loc 1 215 1 is_stmt 1 view -0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 0
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266 0000 08B5     		push	{r3, lr}
 267              		.cfi_def_cfa_offset 8
 268              		.cfi_offset 3, -8
 269              		.cfi_offset 14, -4
 216:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_TX_IRQn 0 */
 217:Core/Src/stm32f4xx_it.c **** 
 218:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_TX_IRQn 0 */
 219:Core/Src/stm32f4xx_it.c ****   HAL_CAN_IRQHandler(&hcan1);
 270              		.loc 1 219 3 view .LVU32
 271 0002 0248     		ldr	r0, .L26
 272 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 273              	.LVL3:
 220:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_TX_IRQn 1 */
 221:Core/Src/stm32f4xx_it.c **** 
 222:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_TX_IRQn 1 */
 223:Core/Src/stm32f4xx_it.c **** }
 274              		.loc 1 223 1 is_stmt 0 view .LVU33
 275 0008 08BD     		pop	{r3, pc}
 276              	.L27:
 277 000a 00BF     		.align	2
 278              	.L26:
 279 000c 00000000 		.word	hcan1
 280              		.cfi_endproc
 281              	.LFE143:
 283              		.section	.text.CAN1_RX0_IRQHandler,"ax",%progbits
 284              		.align	1
 285              		.global	CAN1_RX0_IRQHandler
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 289              		.fpu fpv4-sp-d16
 291              	CAN1_RX0_IRQHandler:
 292              	.LFB144:
 224:Core/Src/stm32f4xx_it.c **** 
 225:Core/Src/stm32f4xx_it.c **** /**
 226:Core/Src/stm32f4xx_it.c ****   * @brief This function handles CAN1 RX0 interrupts.
 227:Core/Src/stm32f4xx_it.c ****   */
 228:Core/Src/stm32f4xx_it.c **** void CAN1_RX0_IRQHandler(void)
 229:Core/Src/stm32f4xx_it.c **** {
 293              		.loc 1 229 1 is_stmt 1 view -0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 0
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297 0000 08B5     		push	{r3, lr}
 298              		.cfi_def_cfa_offset 8
 299              		.cfi_offset 3, -8
 300              		.cfi_offset 14, -4
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 10


 230:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
 231:Core/Src/stm32f4xx_it.c **** 
 232:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_RX0_IRQn 0 */
 233:Core/Src/stm32f4xx_it.c ****   HAL_CAN_IRQHandler(&hcan1);
 301              		.loc 1 233 3 view .LVU35
 302 0002 0248     		ldr	r0, .L30
 303 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 304              	.LVL4:
 234:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
 235:Core/Src/stm32f4xx_it.c **** 
 236:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_RX0_IRQn 1 */
 237:Core/Src/stm32f4xx_it.c **** }
 305              		.loc 1 237 1 is_stmt 0 view .LVU36
 306 0008 08BD     		pop	{r3, pc}
 307              	.L31:
 308 000a 00BF     		.align	2
 309              	.L30:
 310 000c 00000000 		.word	hcan1
 311              		.cfi_endproc
 312              	.LFE144:
 314              		.section	.text.CAN1_RX1_IRQHandler,"ax",%progbits
 315              		.align	1
 316              		.global	CAN1_RX1_IRQHandler
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 320              		.fpu fpv4-sp-d16
 322              	CAN1_RX1_IRQHandler:
 323              	.LFB145:
 238:Core/Src/stm32f4xx_it.c **** 
 239:Core/Src/stm32f4xx_it.c **** /**
 240:Core/Src/stm32f4xx_it.c ****   * @brief This function handles CAN1 RX1 interrupt.
 241:Core/Src/stm32f4xx_it.c ****   */
 242:Core/Src/stm32f4xx_it.c **** void CAN1_RX1_IRQHandler(void)
 243:Core/Src/stm32f4xx_it.c **** {
 324              		.loc 1 243 1 is_stmt 1 view -0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 0
 327              		@ frame_needed = 0, uses_anonymous_args = 0
 328 0000 08B5     		push	{r3, lr}
 329              		.cfi_def_cfa_offset 8
 330              		.cfi_offset 3, -8
 331              		.cfi_offset 14, -4
 244:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_RX1_IRQn 0 */
 245:Core/Src/stm32f4xx_it.c **** 
 246:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_RX1_IRQn 0 */
 247:Core/Src/stm32f4xx_it.c ****   HAL_CAN_IRQHandler(&hcan1);
 332              		.loc 1 247 3 view .LVU38
 333 0002 0248     		ldr	r0, .L34
 334 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 335              	.LVL5:
 248:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_RX1_IRQn 1 */
 249:Core/Src/stm32f4xx_it.c **** 
 250:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_RX1_IRQn 1 */
 251:Core/Src/stm32f4xx_it.c **** }
 336              		.loc 1 251 1 is_stmt 0 view .LVU39
 337 0008 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 11


 338              	.L35:
 339 000a 00BF     		.align	2
 340              	.L34:
 341 000c 00000000 		.word	hcan1
 342              		.cfi_endproc
 343              	.LFE145:
 345              		.section	.text.CAN1_SCE_IRQHandler,"ax",%progbits
 346              		.align	1
 347              		.global	CAN1_SCE_IRQHandler
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 351              		.fpu fpv4-sp-d16
 353              	CAN1_SCE_IRQHandler:
 354              	.LFB146:
 252:Core/Src/stm32f4xx_it.c **** 
 253:Core/Src/stm32f4xx_it.c **** /**
 254:Core/Src/stm32f4xx_it.c ****   * @brief This function handles CAN1 SCE interrupt.
 255:Core/Src/stm32f4xx_it.c ****   */
 256:Core/Src/stm32f4xx_it.c **** void CAN1_SCE_IRQHandler(void)
 257:Core/Src/stm32f4xx_it.c **** {
 355              		.loc 1 257 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359 0000 08B5     		push	{r3, lr}
 360              		.cfi_def_cfa_offset 8
 361              		.cfi_offset 3, -8
 362              		.cfi_offset 14, -4
 258:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_SCE_IRQn 0 */
 259:Core/Src/stm32f4xx_it.c **** 
 260:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_SCE_IRQn 0 */
 261:Core/Src/stm32f4xx_it.c ****   HAL_CAN_IRQHandler(&hcan1);
 363              		.loc 1 261 3 view .LVU41
 364 0002 0248     		ldr	r0, .L38
 365 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 366              	.LVL6:
 262:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_SCE_IRQn 1 */
 263:Core/Src/stm32f4xx_it.c **** 
 264:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_SCE_IRQn 1 */
 265:Core/Src/stm32f4xx_it.c **** }
 367              		.loc 1 265 1 is_stmt 0 view .LVU42
 368 0008 08BD     		pop	{r3, pc}
 369              	.L39:
 370 000a 00BF     		.align	2
 371              	.L38:
 372 000c 00000000 		.word	hcan1
 373              		.cfi_endproc
 374              	.LFE146:
 376              		.section	.text.TIM1_UP_TIM10_IRQHandler,"ax",%progbits
 377              		.align	1
 378              		.global	TIM1_UP_TIM10_IRQHandler
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 382              		.fpu fpv4-sp-d16
 384              	TIM1_UP_TIM10_IRQHandler:
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 12


 385              	.LFB147:
 266:Core/Src/stm32f4xx_it.c **** 
 267:Core/Src/stm32f4xx_it.c **** /**
 268:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
 269:Core/Src/stm32f4xx_it.c ****   */
 270:Core/Src/stm32f4xx_it.c **** void TIM1_UP_TIM10_IRQHandler(void)
 271:Core/Src/stm32f4xx_it.c **** {
 386              		.loc 1 271 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390 0000 08B5     		push	{r3, lr}
 391              		.cfi_def_cfa_offset 8
 392              		.cfi_offset 3, -8
 393              		.cfi_offset 14, -4
 272:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
 273:Core/Src/stm32f4xx_it.c **** 
 274:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
 275:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 394              		.loc 1 275 3 view .LVU44
 395 0002 0248     		ldr	r0, .L42
 396 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 397              	.LVL7:
 276:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
 277:Core/Src/stm32f4xx_it.c **** 
 278:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
 279:Core/Src/stm32f4xx_it.c **** }
 398              		.loc 1 279 1 is_stmt 0 view .LVU45
 399 0008 08BD     		pop	{r3, pc}
 400              	.L43:
 401 000a 00BF     		.align	2
 402              	.L42:
 403 000c 00000000 		.word	htim1
 404              		.cfi_endproc
 405              	.LFE147:
 407              		.section	.text.USART2_IRQHandler,"ax",%progbits
 408              		.align	1
 409              		.global	USART2_IRQHandler
 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
 413              		.fpu fpv4-sp-d16
 415              	USART2_IRQHandler:
 416              	.LFB148:
 280:Core/Src/stm32f4xx_it.c **** 
 281:Core/Src/stm32f4xx_it.c **** /**
 282:Core/Src/stm32f4xx_it.c ****   * @brief This function handles USART2 global interrupt.
 283:Core/Src/stm32f4xx_it.c ****   */
 284:Core/Src/stm32f4xx_it.c **** void USART2_IRQHandler(void)
 285:Core/Src/stm32f4xx_it.c **** {
 417              		.loc 1 285 1 is_stmt 1 view -0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 0
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421 0000 08B5     		push	{r3, lr}
 422              		.cfi_def_cfa_offset 8
 423              		.cfi_offset 3, -8
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 13


 424              		.cfi_offset 14, -4
 286:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 0 */
 287:Core/Src/stm32f4xx_it.c **** 
 288:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART2_IRQn 0 */
 289:Core/Src/stm32f4xx_it.c ****   HAL_UART_IRQHandler(&huart2);
 425              		.loc 1 289 3 view .LVU47
 426 0002 0248     		ldr	r0, .L46
 427 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 428              	.LVL8:
 290:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 1 */
 291:Core/Src/stm32f4xx_it.c **** 
 292:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART2_IRQn 1 */
 293:Core/Src/stm32f4xx_it.c **** }
 429              		.loc 1 293 1 is_stmt 0 view .LVU48
 430 0008 08BD     		pop	{r3, pc}
 431              	.L47:
 432 000a 00BF     		.align	2
 433              	.L46:
 434 000c 00000000 		.word	huart2
 435              		.cfi_endproc
 436              	.LFE148:
 438              		.section	.text.USART3_IRQHandler,"ax",%progbits
 439              		.align	1
 440              		.global	USART3_IRQHandler
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 444              		.fpu fpv4-sp-d16
 446              	USART3_IRQHandler:
 447              	.LFB149:
 294:Core/Src/stm32f4xx_it.c **** 
 295:Core/Src/stm32f4xx_it.c **** /**
 296:Core/Src/stm32f4xx_it.c ****   * @brief This function handles USART3 global interrupt.
 297:Core/Src/stm32f4xx_it.c ****   */
 298:Core/Src/stm32f4xx_it.c **** void USART3_IRQHandler(void)
 299:Core/Src/stm32f4xx_it.c **** {
 448              		.loc 1 299 1 is_stmt 1 view -0
 449              		.cfi_startproc
 450              		@ args = 0, pretend = 0, frame = 0
 451              		@ frame_needed = 0, uses_anonymous_args = 0
 452 0000 08B5     		push	{r3, lr}
 453              		.cfi_def_cfa_offset 8
 454              		.cfi_offset 3, -8
 455              		.cfi_offset 14, -4
 300:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART3_IRQn 0 */
 301:Core/Src/stm32f4xx_it.c **** 
 302:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART3_IRQn 0 */
 303:Core/Src/stm32f4xx_it.c ****   HAL_UART_IRQHandler(&huart3);
 456              		.loc 1 303 3 view .LVU50
 457 0002 0248     		ldr	r0, .L50
 458 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 459              	.LVL9:
 304:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART3_IRQn 1 */
 305:Core/Src/stm32f4xx_it.c **** 
 306:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART3_IRQn 1 */
 307:Core/Src/stm32f4xx_it.c **** }
 460              		.loc 1 307 1 is_stmt 0 view .LVU51
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 14


 461 0008 08BD     		pop	{r3, pc}
 462              	.L51:
 463 000a 00BF     		.align	2
 464              	.L50:
 465 000c 00000000 		.word	huart3
 466              		.cfi_endproc
 467              	.LFE149:
 469              		.section	.text.CAN2_TX_IRQHandler,"ax",%progbits
 470              		.align	1
 471              		.global	CAN2_TX_IRQHandler
 472              		.syntax unified
 473              		.thumb
 474              		.thumb_func
 475              		.fpu fpv4-sp-d16
 477              	CAN2_TX_IRQHandler:
 478              	.LFB150:
 308:Core/Src/stm32f4xx_it.c **** 
 309:Core/Src/stm32f4xx_it.c **** /**
 310:Core/Src/stm32f4xx_it.c ****   * @brief This function handles CAN2 TX interrupts.
 311:Core/Src/stm32f4xx_it.c ****   */
 312:Core/Src/stm32f4xx_it.c **** void CAN2_TX_IRQHandler(void)
 313:Core/Src/stm32f4xx_it.c **** {
 479              		.loc 1 313 1 is_stmt 1 view -0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 0
 482              		@ frame_needed = 0, uses_anonymous_args = 0
 483 0000 08B5     		push	{r3, lr}
 484              		.cfi_def_cfa_offset 8
 485              		.cfi_offset 3, -8
 486              		.cfi_offset 14, -4
 314:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN2_TX_IRQn 0 */
 315:Core/Src/stm32f4xx_it.c **** 
 316:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN2_TX_IRQn 0 */
 317:Core/Src/stm32f4xx_it.c ****   HAL_CAN_IRQHandler(&hcan2);
 487              		.loc 1 317 3 view .LVU53
 488 0002 0248     		ldr	r0, .L54
 489 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 490              	.LVL10:
 318:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN2_TX_IRQn 1 */
 319:Core/Src/stm32f4xx_it.c **** 
 320:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN2_TX_IRQn 1 */
 321:Core/Src/stm32f4xx_it.c **** }
 491              		.loc 1 321 1 is_stmt 0 view .LVU54
 492 0008 08BD     		pop	{r3, pc}
 493              	.L55:
 494 000a 00BF     		.align	2
 495              	.L54:
 496 000c 00000000 		.word	hcan2
 497              		.cfi_endproc
 498              	.LFE150:
 500              		.section	.text.CAN2_RX0_IRQHandler,"ax",%progbits
 501              		.align	1
 502              		.global	CAN2_RX0_IRQHandler
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 506              		.fpu fpv4-sp-d16
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 15


 508              	CAN2_RX0_IRQHandler:
 509              	.LFB151:
 322:Core/Src/stm32f4xx_it.c **** 
 323:Core/Src/stm32f4xx_it.c **** /**
 324:Core/Src/stm32f4xx_it.c ****   * @brief This function handles CAN2 RX0 interrupts.
 325:Core/Src/stm32f4xx_it.c ****   */
 326:Core/Src/stm32f4xx_it.c **** void CAN2_RX0_IRQHandler(void)
 327:Core/Src/stm32f4xx_it.c **** {
 510              		.loc 1 327 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514 0000 08B5     		push	{r3, lr}
 515              		.cfi_def_cfa_offset 8
 516              		.cfi_offset 3, -8
 517              		.cfi_offset 14, -4
 328:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN2_RX0_IRQn 0 */
 329:Core/Src/stm32f4xx_it.c **** 
 330:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN2_RX0_IRQn 0 */
 331:Core/Src/stm32f4xx_it.c ****   HAL_CAN_IRQHandler(&hcan2);
 518              		.loc 1 331 3 view .LVU56
 519 0002 0248     		ldr	r0, .L58
 520 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 521              	.LVL11:
 332:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN2_RX0_IRQn 1 */
 333:Core/Src/stm32f4xx_it.c **** 
 334:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN2_RX0_IRQn 1 */
 335:Core/Src/stm32f4xx_it.c **** }
 522              		.loc 1 335 1 is_stmt 0 view .LVU57
 523 0008 08BD     		pop	{r3, pc}
 524              	.L59:
 525 000a 00BF     		.align	2
 526              	.L58:
 527 000c 00000000 		.word	hcan2
 528              		.cfi_endproc
 529              	.LFE151:
 531              		.section	.text.CAN2_RX1_IRQHandler,"ax",%progbits
 532              		.align	1
 533              		.global	CAN2_RX1_IRQHandler
 534              		.syntax unified
 535              		.thumb
 536              		.thumb_func
 537              		.fpu fpv4-sp-d16
 539              	CAN2_RX1_IRQHandler:
 540              	.LFB152:
 336:Core/Src/stm32f4xx_it.c **** 
 337:Core/Src/stm32f4xx_it.c **** /**
 338:Core/Src/stm32f4xx_it.c ****   * @brief This function handles CAN2 RX1 interrupt.
 339:Core/Src/stm32f4xx_it.c ****   */
 340:Core/Src/stm32f4xx_it.c **** void CAN2_RX1_IRQHandler(void)
 341:Core/Src/stm32f4xx_it.c **** {
 541              		.loc 1 341 1 is_stmt 1 view -0
 542              		.cfi_startproc
 543              		@ args = 0, pretend = 0, frame = 0
 544              		@ frame_needed = 0, uses_anonymous_args = 0
 545 0000 08B5     		push	{r3, lr}
 546              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 16


 547              		.cfi_offset 3, -8
 548              		.cfi_offset 14, -4
 342:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN2_RX1_IRQn 0 */
 343:Core/Src/stm32f4xx_it.c **** 
 344:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN2_RX1_IRQn 0 */
 345:Core/Src/stm32f4xx_it.c ****   HAL_CAN_IRQHandler(&hcan2);
 549              		.loc 1 345 3 view .LVU59
 550 0002 0248     		ldr	r0, .L62
 551 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 552              	.LVL12:
 346:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN2_RX1_IRQn 1 */
 347:Core/Src/stm32f4xx_it.c **** 
 348:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN2_RX1_IRQn 1 */
 349:Core/Src/stm32f4xx_it.c **** }
 553              		.loc 1 349 1 is_stmt 0 view .LVU60
 554 0008 08BD     		pop	{r3, pc}
 555              	.L63:
 556 000a 00BF     		.align	2
 557              	.L62:
 558 000c 00000000 		.word	hcan2
 559              		.cfi_endproc
 560              	.LFE152:
 562              		.section	.text.CAN2_SCE_IRQHandler,"ax",%progbits
 563              		.align	1
 564              		.global	CAN2_SCE_IRQHandler
 565              		.syntax unified
 566              		.thumb
 567              		.thumb_func
 568              		.fpu fpv4-sp-d16
 570              	CAN2_SCE_IRQHandler:
 571              	.LFB153:
 350:Core/Src/stm32f4xx_it.c **** 
 351:Core/Src/stm32f4xx_it.c **** /**
 352:Core/Src/stm32f4xx_it.c ****   * @brief This function handles CAN2 SCE interrupt.
 353:Core/Src/stm32f4xx_it.c ****   */
 354:Core/Src/stm32f4xx_it.c **** void CAN2_SCE_IRQHandler(void)
 355:Core/Src/stm32f4xx_it.c **** {
 572              		.loc 1 355 1 is_stmt 1 view -0
 573              		.cfi_startproc
 574              		@ args = 0, pretend = 0, frame = 0
 575              		@ frame_needed = 0, uses_anonymous_args = 0
 576 0000 08B5     		push	{r3, lr}
 577              		.cfi_def_cfa_offset 8
 578              		.cfi_offset 3, -8
 579              		.cfi_offset 14, -4
 356:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN2_SCE_IRQn 0 */
 357:Core/Src/stm32f4xx_it.c **** 
 358:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN2_SCE_IRQn 0 */
 359:Core/Src/stm32f4xx_it.c ****   HAL_CAN_IRQHandler(&hcan2);
 580              		.loc 1 359 3 view .LVU62
 581 0002 0248     		ldr	r0, .L66
 582 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 583              	.LVL13:
 360:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN2_SCE_IRQn 1 */
 361:Core/Src/stm32f4xx_it.c **** 
 362:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN2_SCE_IRQn 1 */
 363:Core/Src/stm32f4xx_it.c **** }
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 17


 584              		.loc 1 363 1 is_stmt 0 view .LVU63
 585 0008 08BD     		pop	{r3, pc}
 586              	.L67:
 587 000a 00BF     		.align	2
 588              	.L66:
 589 000c 00000000 		.word	hcan2
 590              		.cfi_endproc
 591              	.LFE153:
 593              		.text
 594              	.Letext0:
 595              		.file 2 "c:\\users\\30806\\.eide\\tools\\gcc_arm\\arm-none-eabi\\include\\machine\\_default_types.
 596              		.file 3 "c:\\users\\30806\\.eide\\tools\\gcc_arm\\arm-none-eabi\\include\\sys\\_stdint.h"
 597              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 598              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 599              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 600              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 601              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 602              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 603              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_it.c
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:18     .text.NMI_Handler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:26     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:44     .text.HardFault_Handler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:51     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:68     .text.MemManage_Handler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:75     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:92     .text.BusFault_Handler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:99     .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:116    .text.UsageFault_Handler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:123    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:140    .text.DebugMon_Handler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:147    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:160    .text.DMA1_Stream1_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:167    .text.DMA1_Stream1_IRQHandler:00000000 DMA1_Stream1_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:186    .text.DMA1_Stream1_IRQHandler:0000000c $d
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:191    .text.DMA1_Stream5_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:198    .text.DMA1_Stream5_IRQHandler:00000000 DMA1_Stream5_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:217    .text.DMA1_Stream5_IRQHandler:0000000c $d
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:222    .text.DMA1_Stream6_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:229    .text.DMA1_Stream6_IRQHandler:00000000 DMA1_Stream6_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:248    .text.DMA1_Stream6_IRQHandler:0000000c $d
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:253    .text.CAN1_TX_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:260    .text.CAN1_TX_IRQHandler:00000000 CAN1_TX_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:279    .text.CAN1_TX_IRQHandler:0000000c $d
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:284    .text.CAN1_RX0_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:291    .text.CAN1_RX0_IRQHandler:00000000 CAN1_RX0_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:310    .text.CAN1_RX0_IRQHandler:0000000c $d
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:315    .text.CAN1_RX1_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:322    .text.CAN1_RX1_IRQHandler:00000000 CAN1_RX1_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:341    .text.CAN1_RX1_IRQHandler:0000000c $d
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:346    .text.CAN1_SCE_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:353    .text.CAN1_SCE_IRQHandler:00000000 CAN1_SCE_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:372    .text.CAN1_SCE_IRQHandler:0000000c $d
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:377    .text.TIM1_UP_TIM10_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:384    .text.TIM1_UP_TIM10_IRQHandler:00000000 TIM1_UP_TIM10_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:403    .text.TIM1_UP_TIM10_IRQHandler:0000000c $d
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:408    .text.USART2_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:415    .text.USART2_IRQHandler:00000000 USART2_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:434    .text.USART2_IRQHandler:0000000c $d
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:439    .text.USART3_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:446    .text.USART3_IRQHandler:00000000 USART3_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:465    .text.USART3_IRQHandler:0000000c $d
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:470    .text.CAN2_TX_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:477    .text.CAN2_TX_IRQHandler:00000000 CAN2_TX_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:496    .text.CAN2_TX_IRQHandler:0000000c $d
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:501    .text.CAN2_RX0_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:508    .text.CAN2_RX0_IRQHandler:00000000 CAN2_RX0_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:527    .text.CAN2_RX0_IRQHandler:0000000c $d
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:532    .text.CAN2_RX1_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:539    .text.CAN2_RX1_IRQHandler:00000000 CAN2_RX1_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:558    .text.CAN2_RX1_IRQHandler:0000000c $d
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:563    .text.CAN2_SCE_IRQHandler:00000000 $t
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:570    .text.CAN2_SCE_IRQHandler:00000000 CAN2_SCE_IRQHandler
C:\Users\30806\AppData\Local\Temp\cclnjg4U.s:589    .text.CAN2_SCE_IRQHandler:0000000c $d

ARM GAS  C:\Users\30806\AppData\Local\Temp\cclnjg4U.s 			page 19


UNDEFINED SYMBOLS
HAL_DMA_IRQHandler
hdma_usart3_rx
hdma_usart2_rx
hdma_usart2_tx
HAL_CAN_IRQHandler
hcan1
HAL_TIM_IRQHandler
htim1
HAL_UART_IRQHandler
huart2
huart3
hcan2
