$date
	Sun Aug 09 20:32:30 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Simulacion $end
$var wire 1 ! led3 $end
$var wire 1 " led2 $end
$var wire 1 # led1 $end
$var reg 1 $ p1 $end
$var reg 1 % p2 $end
$var reg 1 & p3 $end
$var reg 1 ' p4 $end
$var reg 1 ( p5 $end
$var reg 1 ) p6 $end
$var reg 1 * p7 $end
$var reg 1 + p8 $end
$var reg 1 , p9 $end
$scope module K $end
$var wire 1 * A $end
$var wire 1 + B $end
$var wire 1 , C $end
$var wire 1 ! Y $end
$var wire 1 - w1 $end
$var wire 1 . w2 $end
$upscope $end
$scope module P $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 " Y $end
$var wire 1 / w1 $end
$var wire 1 0 w2 $end
$var wire 1 1 w3 $end
$var wire 1 2 w4 $end
$var wire 1 3 w5 $end
$var wire 1 4 w6 $end
$var wire 1 5 w7 $end
$var wire 1 6 w8 $end
$upscope $end
$scope module S $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 # Y $end
$var wire 1 7 w1 $end
$var wire 1 8 w2 $end
$var wire 1 9 w3 $end
$var wire 1 : w4 $end
$var wire 1 ; w5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
0:
09
18
17
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
0&
0%
0$
0#
x"
x!
$end
#1
08
1&
#2
18
07
0&
1%
#3
08
1&
#4
18
17
0&
0%
1$
#5
1#
08
19
1&
#6
1:
1#
18
09
07
0&
1%
#7
0:
08
1;
1&
#10
0"
13
14
15
11
10
16
1/
02
0)
0(
0'
#11
0"
03
01
12
1)
#12
11
04
00
13
0)
1(
#13
0"
05
01
14
1)
#14
11
10
06
0/
15
0)
0(
1'
#15
1"
01
16
1)
#16
11
00
0)
1(
#17
01
1)
#20
0!
0-
0.
0,
0+
0*
#21
1,
#22
0,
1+
#23
1,
#24
0,
0+
1*
#25
1!
1.
1,
#26
0.
1-
0,
1+
#27
1.
1,
#40
