/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.37
Git Hash   : 49bf7f7
Built      : Dec 24 2022
Built type : Engineering
Log Time   : Tue Dec 27 12:29:53 2022 GMT

[ 17:29:53 ] Analysis has started
[ 17:29:53 ] RTL Simulation has started
[ 17:29:53 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH --trace-fst  --top-module syn_tb +1800-2009ext+.v +1800-2009ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/syn_tb.v --exe /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/sim_main.cpp +1800-2009ext+.v +1800-2009ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/dut.v
[ 17:29:53 ] Duration: 154 ms. Max utilization: 17 MB
[ 17:29:53 ] Command: make -j -C obj_dir/ -f Vsyn_tb.mk Vsyn_tb
[ 17:29:56 ] Duration: 2974 ms. Max utilization: 5 MB
[ 17:29:56 ] Command: obj_dir/Vsyn_tb syn_tb_rtl.fst
[ 17:29:56 ] Duration: 34 ms. Max utilization: 138 MB
[ 17:29:56 ] Synthesize has started
[ 17:29:56 ] Gate Simulation has started
[ 17:29:56 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH --trace-fst  --top-module syn_tb +1800-2009ext+.v +1800-2009ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/syn_tb.v --exe /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/sim_main.cpp oneff_gemini_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/sim_models/rapidsilicon/genesis2/cells_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/sim_models/rapidsilicon/genesis2/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/sim_models/rapidsilicon/genesis2/primitives.v
[ 17:29:56 ] Duration: 164 ms. Max utilization: 17 MB
[ 17:29:56 ] Command: make -j -C obj_dir/ -f Vsyn_tb.mk Vsyn_tb
[ 17:29:59 ] Duration: 2920 ms. Max utilization: 5 MB
[ 17:29:59 ] Command: obj_dir/Vsyn_tb syn_tb_gate.fst
[ 17:29:59 ] Duration: 23 ms. Max utilization: 138 MB
[ 17:29:59 ] Packing has started
[ 17:29:59 ] Placement has started
[ 17:29:59 ] Route has started
[ 17:29:59 ] Post-PnR Simulation has started
[ 17:29:59 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH --trace-fst  --top-module syn_tb +1800-2009ext+.v +1800-2009ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/syn_tb.v --exe /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/sim_main.cpp  dut_post_synthesis.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/sim_models/rapidsilicon/genesis2/cells_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/sim_models/rapidsilicon/genesis2/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/sim_models/rapidsilicon/genesis2/primitives.v
[ 17:29:59 ] Duration: 154 ms. Max utilization: 17 MB
[ 17:29:59 ] Command: make -j -C obj_dir/ -f Vsyn_tb.mk Vsyn_tb
[ 17:30:02 ] Duration: 2924 ms. Max utilization: 5 MB
[ 17:30:02 ] Command: obj_dir/Vsyn_tb syn_tb_pnr.fst
[ 17:30:02 ] Duration: 34 ms. Max utilization: 138 MB
[ 17:30:02 ] TimingAnalysis has started
[ 17:30:02 ] GenerateBitstream has started
