Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Aug 13 12:13:33 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           26 |
| No           | No                    | Yes                    |              38 |           23 |
| No           | Yes                   | No                     |             160 |           40 |
| Yes          | No                    | No                     |              15 |            7 |
| Yes          | No                    | Yes                    |             144 |           50 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                       Enable Signal                      |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | watch_instance/inc_sec_btn/btn_ed/E[0]                   | reset_p_IBUF                                              |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | watch_instance/inc_min_btn/btn_ed/E[0]                   | reset_p_IBUF                                              |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | stop_watch_instance/inc_min_btn/btn_ed/E[0]              | reset_p_IBUF                                              |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | stop_watch_instance/inc_min_btn/btn_ed/ff_cur_reg_0[0]   | reset_p_IBUF                                              |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | cook_timer_instance/inc_sec_btn/btn_ed/start_set_reg[0]  | reset_p_IBUF                                              |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | cook_timer_instance/inc_sec_btn/btn_ed/E[0]              | reset_p_IBUF                                              |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | seg_7[7]_i_1_n_0                                         | reset_p_IBUF                                              |               10 |             14 |         1.40 |
|  clk_IBUF_BUFG | cook_timer_instance/mode_btn/btn_ed/E[0]                 |                                                           |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG | stop_watch_instance/inc_min_btn/btn_ed/ff_old_reg_0[0]   | reset_p_IBUF                                              |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG |                                                          | cook_timer_instance/mode_btn/btn_0/count[0]_i_1__0_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                          | cook_timer_instance/inc_sec_btn/btn_0/btn_sync_1_reg_1    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                          | cook_timer_instance/inc_sec_btn/btn_0/btn_sync_1_reg_2    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                          | cook_timer_instance/inc_sec_btn/btn_0/count[0]_i_1__3_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                          | cook_timer_instance/inc_min_btn/btn_0/btn_sync_1_reg_1    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                          | cook_timer_instance/inc_min_btn/btn_0/count[0]_i_1__6_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                          | cook_timer_instance/inc_min_btn/btn_0/btn_sync_1_reg_2    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                          | cook_timer_instance/mode_btn/btn_0/btn_sync_1_reg_1       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                          | cook_timer_instance/mode_btn/btn_0/btn_sync_1_reg_2       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                          | mode_btn/btn_0/count[0]_i_1__8_n_0                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | stop_watch_instance/inc_min_btn/btn_ed/start_stop_reg[0] | reset_p_IBUF                                              |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG | cook_timer_instance/led_cook[0]                          | reset_p_IBUF                                              |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG | watch_instance/led_watch[0]                              | reset_p_IBUF                                              |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG |                                                          | reset_p_IBUF                                              |               23 |             38 |         1.65 |
|  clk_IBUF_BUFG |                                                          |                                                           |               26 |             70 |         2.69 |
+----------------+----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


