SIM=icarus
TOPLEVEL_LANG = verilog
VERILOG_SOURCES = $(shell pwd)/s_axi_lite_rmem_tb.v
TOPLEVEL = s_axi_lite_rmem_tb
MODULE = test_axi_lite_slave 

include $(shell cocotb-config --makefiles)/Makefile.sim
