INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:06:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 buffer38/dataReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer31/dataReg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.202ns (17.926%)  route 5.503ns (82.074%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1850, unset)         0.508     0.508    buffer38/clk
    SLICE_X20Y129        FDRE                                         r  buffer38/dataReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y129        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer38/dataReg_reg[5]/Q
                         net (fo=3, routed)           0.418     1.180    buffer38/control/outs_reg[31]_0[5]
    SLICE_X23Y126        LUT3 (Prop_lut3_I1_O)        0.043     1.223 r  buffer38/control/minusOp_carry_i_69/O
                         net (fo=1, routed)           0.477     1.700    cmpi1/buffer38_outs[2]
    SLICE_X18Y127        LUT6 (Prop_lut6_I5_O)        0.043     1.743 r  cmpi1/minusOp_carry_i_53/O
                         net (fo=1, routed)           0.352     2.096    cmpi1/minusOp_carry_i_53_n_0
    SLICE_X18Y128        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     2.292 r  cmpi1/minusOp_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.292    cmpi1/minusOp_carry_i_35_n_0
    SLICE_X18Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.342 r  cmpi1/minusOp_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.342    cmpi1/minusOp_carry_i_18_n_0
    SLICE_X18Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.392 r  cmpi1/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.392    cmpi1/minusOp_carry_i_9_n_0
    SLICE_X18Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.442 f  cmpi1/minusOp_carry_i_6/CO[3]
                         net (fo=69, routed)          0.604     3.045    buffer61/fifo/result[0]
    SLICE_X10Y132        LUT5 (Prop_lut5_I1_O)        0.043     3.088 r  buffer61/fifo/transmitValue_i_2__61/O
                         net (fo=16, routed)          0.385     3.474    buffer61/fifo/Empty_reg_0
    SLICE_X11Y133        LUT5 (Prop_lut5_I0_O)        0.043     3.517 f  buffer61/fifo/i___0_i_15/O
                         net (fo=4, routed)           0.356     3.872    buffer61/fifo/transmitValue_reg_4
    SLICE_X9Y131         LUT6 (Prop_lut6_I5_O)        0.043     3.915 f  buffer61/fifo/Head[1]_i_2__2/O
                         net (fo=14, routed)          0.319     4.235    fork28/control/generateBlocks[2].regblock/buffer96_outs_ready
    SLICE_X10Y131        LUT6 (Prop_lut6_I2_O)        0.043     4.278 r  fork28/control/generateBlocks[2].regblock/i___0_i_10/O
                         net (fo=3, routed)           0.394     4.672    fork28/control/generateBlocks[1].regblock/join_inputs//i___0_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.043     4.715 f  fork28/control/generateBlocks[1].regblock/i__i_4/O
                         net (fo=3, routed)           0.363     5.078    fork26/control/generateBlocks[1].regblock/addi16_result_ready
    SLICE_X12Y132        LUT6 (Prop_lut6_I4_O)        0.043     5.121 r  fork26/control/generateBlocks[1].regblock/transmitValue_i_9/O
                         net (fo=1, routed)           0.229     5.350    fork26/control/generateBlocks[0].regblock/transmitValue_i_2__69[0]
    SLICE_X12Y132        LUT6 (Prop_lut6_I3_O)        0.043     5.393 r  fork26/control/generateBlocks[0].regblock/transmitValue_i_5__3/O
                         net (fo=1, routed)           0.165     5.558    fork16/control/generateBlocks[3].regblock/transmitValue_reg_3
    SLICE_X15Y132        LUT6 (Prop_lut6_I4_O)        0.043     5.601 f  fork16/control/generateBlocks[3].regblock/transmitValue_i_2__69/O
                         net (fo=10, routed)          0.099     5.700    control_merge2/fork_valid/generateBlocks[1].regblock/outs_reg[31]
    SLICE_X15Y132        LUT6 (Prop_lut6_I1_O)        0.043     5.743 r  control_merge2/fork_valid/generateBlocks[1].regblock/fullReg_i_10__0/O
                         net (fo=1, routed)           0.302     6.045    control_merge2/fork_valid/generateBlocks[1].regblock/fullReg_i_10__0_n_0
    SLICE_X22Y133        LUT6 (Prop_lut6_I0_O)        0.043     6.088 r  control_merge2/fork_valid/generateBlocks[1].regblock/fullReg_i_5__2/O
                         net (fo=1, routed)           0.303     6.392    fork15/control/generateBlocks[7].regblock/transmitValue_reg_3
    SLICE_X22Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.435 r  fork15/control/generateBlocks[7].regblock/fullReg_i_2__6/O
                         net (fo=23, routed)          0.468     6.903    buffer30/control/anyBlockStop
    SLICE_X21Y129        LUT6 (Prop_lut6_I3_O)        0.043     6.946 r  buffer30/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.267     7.213    buffer31/E[0]
    SLICE_X20Y126        FDRE                                         r  buffer31/dataReg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1850, unset)         0.483     6.683    buffer31/clk
    SLICE_X20Y126        FDRE                                         r  buffer31/dataReg_reg[22]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X20Y126        FDRE (Setup_fdre_C_CE)      -0.169     6.478    buffer31/dataReg_reg[22]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 -0.735    




