#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000104bbe0 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v0000000000f78660 .array "Buffer", 0 4096, 31 0;
v0000000000f427a0_0 .var/i "Hex_mem", 31 0;
v0000000000f42840_0 .var "clk", 0 0;
v0000000000f428e0_0 .var/i "count", 31 0;
v0000000000f72c90_0 .var/i "i2", 31 0;
v0000000000f73230_0 .var/i "i4", 31 0;
v0000000000f72650_0 .var/i "itr", 31 0;
v0000000000f73050_0 .var/i "temp", 31 0;
v0000000000f730f0_0 .var/i "temp1", 31 0;
v0000000000f73190_0 .var/i "temp2", 31 0;
S_000000000104bd70 .scope module, "Pipe" "Pipeline" 2 12, 3 3 0, S_000000000104bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v0000000000f78480_0 .net "Instruction", 31 0, v000000000104de40_0;  1 drivers
v0000000000f78520_0 .net "clk", 0 0, v0000000000f42840_0;  1 drivers
v0000000000f785c0_0 .net "pc_current", 31 0, v0000000000f76c50_0;  1 drivers
S_000000000104b470 .scope module, "IF1" "IF" 3 14, 4 1 0, S_000000000104bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "pc_current";
    .port_info 2 /OUTPUT 32 "Instruction";
v000000000104de40_0 .var "Instruction", 31 0;
v000000000104b600_0 .var "PC", 31 0;
v000000000104b6a0_0 .net "clk", 0 0, v0000000000f42840_0;  alias, 1 drivers
v0000000000f76bb0_0 .var/i "itr", 31 0;
v0000000000f76c50_0 .var "pc_current", 31 0;
v0000000000f76cf0_0 .var "pc_temp", 31 0;
v0000000000f76d90_0 .var/i "temp", 31 0;
v0000000000f76e30_0 .var/i "temp1", 31 0;
E_0000000000f69d80 .event negedge, v000000000104b6a0_0;
S_0000000000f782f0 .scope module, "MEM1" "mem" 3 16, 5 1 0, S_000000000104bd70;
 .timescale 0 0;
v0000000000f76ed0 .array "Memory", 0 4096, 7 0;
    .scope S_000000000104b470;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f76bb0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000000000104b470;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000104b600_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000000000104b470;
T_2 ;
    %wait E_0000000000f69d80;
    %load/vec4 v0000000000f76bb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000000000104b600_0;
    %store/vec4 v0000000000f76cf0_0, 0, 32;
    %load/vec4 v000000000104b600_0;
    %store/vec4 v0000000000f76c50_0, 0, 32;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f76bb0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000000000f76bb0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0000000000f76bb0_0;
    %muli 8, 0, 32;
    %store/vec4 v0000000000f76d90_0, 0, 32;
    %load/vec4 v0000000000f76d90_0;
    %addi 7, 0, 32;
    %store/vec4 v0000000000f76e30_0, 0, 32;
    %ix/getv 4, v0000000000f76cf0_0;
    %load/vec4a v0000000000f76ed0, 4;
    %load/vec4 v0000000000f76bb0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v000000000104de40_0, 4, 8;
    %load/vec4 v0000000000f76cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f76cf0_0, 0, 32;
    %load/vec4 v0000000000f76bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f76bb0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v0000000000f76cf0_0;
    %subi 4, 0, 32;
    %store/vec4 v0000000000f76c50_0, 0, 32;
    %delay 5, 0;
    %vpi_call 4 35 "$display", "%h", v000000000104de40_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_000000000104bbe0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f428e0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_000000000104bbe0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f42840_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000f72c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f73230_0, 0, 32;
    %vpi_func 2 20 "$fopen" 32, "Input_Memory", "r" {0 0 0};
    %store/vec4 v0000000000f427a0_0, 0, 32;
    %vpi_func 2 21 "$fgetc" 32, v0000000000f427a0_0 {0 0 0};
    %store/vec4 v0000000000f73050_0, 0, 32;
T_4.0 ;
    %vpi_func 2 22 "$feof" 32, v0000000000f427a0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.1, 8;
    %load/vec4 v0000000000f73050_0;
    %pushi/vec4 10, 0, 32; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000000f428e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f428e0_0, 0, 32;
T_4.2 ;
    %vpi_func 2 26 "$fgetc" 32, v0000000000f427a0_0 {0 0 0};
    %store/vec4 v0000000000f73050_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v0000000000f428e0_0;
    %muli 2, 0, 32;
    %subi 1, 0, 32;
    %vpi_call 2 29 "$readmemh", "Input_Memory", v0000000000f78660, 32'sb00000000000000000000000000000000, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f72650_0, 0, 32;
T_4.4 ;
    %load/vec4 v0000000000f72650_0;
    %cmpi/u 4096, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0000000000f73230_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f73230_0, 0, 32;
    %load/vec4 v0000000000f72c90_0;
    %addi 2, 0, 32;
    %store/vec4 v0000000000f72c90_0, 0, 32;
T_4.6 ;
    %load/vec4 v0000000000f73230_0;
    %muli 8, 0, 32;
    %store/vec4 v0000000000f730f0_0, 0, 32;
    %load/vec4 v0000000000f730f0_0;
    %addi 7, 0, 32;
    %store/vec4 v0000000000f73190_0, 0, 32;
    %ix/getv/s 4, v0000000000f72c90_0;
    %load/vec4a v0000000000f78660, 4;
    %load/vec4 v0000000000f72650_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 4, v0000000000f72650_0;
    %store/vec4a v0000000000f76ed0, 4, 0;
    %load/vec4 v0000000000f73230_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f73230_0, 0, 32;
    %load/vec4 v0000000000f72650_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f72650_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000000000104bbe0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000000000f42840_0;
    %inv;
    %store/vec4 v0000000000f42840_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb.v";
    "./Pipeline.v";
    "./IF.v";
    "./mem.v";
