CPU → Controller
| Signal       | Width | Dir | Description                                |
| ------------ | ----- | --- | ------------------------------------------ |
| `clk`        | 1     | in  | System clock                               |
| `rst_n`      | 1     | in  | Active-low reset                           |
| `read_req`   | 1     | in  | CPU requests a **read** from SRAM          |
| `write_req`  | 1     | in  | CPU requests a **write** to SRAM           |
| `address`    | 15    | in  | Word address (32K locations)               |
| `write_data` | 16    | in  | Data to write into SRAM                    |
| `read_data`  | 16    | out | Data read from SRAM                        |
| `ready`      | 1     | out | High when controller is **idle and ready** |
----------------------------------------------------------------------------
FSM ↔ Datapath Control
--------------------------------------------------------------------------
| Signal          | Width | Source | Destination | Description                                |
| --------------- | ----- | ------ | ----------- | ------------------------------------------ |
| `latch_addr`    | 1     | FSM    | Datapath    | Capture CPU address into internal register |
| `latch_data`    | 1     | FSM    | Datapath    | Capture CPU write data                     |
| `latch_read`    | 1     | FSM    | Datapath    | Capture read data from SRAM bus            |
| `drive_data_en` | 1     | FSM    | Datapath    | Enable CPU data to drive SRAM bus          |
| `fsm_ready`     | 1     | FSM    | Datapath    | Ready flag from FSM                        |
------------------------------------------------------------------------------------------------
SRAM Side (Chip Pins)
| Signal      | Width | Dir   | Active | Description               |
| ----------- | ----- | ----- | ------ | ------------------------- |
| `sram_addr` | 15    | out   | –      | SRAM address bus          |
| `sram_data` | 16    | inout | –      | Bidirectional data bus    |
| `sram_ce_n` | 1     | out   | Low    | Chip enable               |
| `sram_oe_n` | 1     | out   | Low    | Output enable (for reads) |
| `sram_we_n` | 1     | out   | Low    | Write enable (for writes) |
