
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.56

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    11    0.04    0.40    0.78    0.98 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.40    0.00    0.98 ^ parallel_out[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.98   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parallel_out[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.41    0.41   library removal time
                                  0.41   data required time
-----------------------------------------------------------------------------
                                  0.41   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)


Startpoint: parallel_in[7] (input port clocked by core_clock)
Endpoint: parallel_out[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v parallel_in[7] (in)
                                         parallel_in[7] (net)
                  0.00    0.00    0.20 v _138_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.04    0.24 ^ _138_/Y (sky130_fd_sc_hd__nand2_1)
                                         _015_ (net)
                  0.04    0.00    0.24 ^ _140_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.03    0.07    0.31 v _140_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _007_ (net)
                  0.03    0.00    0.31 v parallel_out[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parallel_out[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    11    0.04    0.40    0.78    0.98 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.40    0.00    0.98 ^ parallel_out[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.98   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ parallel_out[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.12    5.12   library recovery time
                                  5.12   data required time
-----------------------------------------------------------------------------
                                  5.12   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  4.15   slack (MET)


Startpoint: shift_right_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_right_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     6    0.02    0.15    0.38    0.38 ^ shift_right_count[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         shift_right_count[0] (net)
                  0.15    0.00    0.38 ^ _082_/A (sky130_fd_sc_hd__inv_1)
     4    0.01    0.08    0.10    0.48 v _082_/Y (sky130_fd_sc_hd__inv_1)
                                         _073_ (net)
                  0.08    0.00    0.48 v _153_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.06    0.31    0.80 v _153_/SUM (sky130_fd_sc_hd__ha_1)
                                         _076_ (net)
                  0.06    0.00    0.80 v _102_/B_N (sky130_fd_sc_hd__nor2b_1)
     2    0.00    0.05    0.14    0.94 v _102_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _038_ (net)
                  0.05    0.00    0.94 v _132_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.28    1.22 v _132_/X (sky130_fd_sc_hd__a211o_1)
                                         _063_ (net)
                  0.05    0.00    1.22 v _135_/A2 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.11    0.14    1.36 ^ _135_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _006_ (net)
                  0.11    0.00    1.36 ^ parallel_out[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.36   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ parallel_out[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.08    4.92   library setup time
                                  4.92   data required time
-----------------------------------------------------------------------------
                                  4.92   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  3.56   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    11    0.04    0.40    0.78    0.98 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.40    0.00    0.98 ^ parallel_out[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.98   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ parallel_out[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.12    5.12   library recovery time
                                  5.12   data required time
-----------------------------------------------------------------------------
                                  5.12   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  4.15   slack (MET)


Startpoint: shift_right_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_right_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     6    0.02    0.15    0.38    0.38 ^ shift_right_count[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         shift_right_count[0] (net)
                  0.15    0.00    0.38 ^ _082_/A (sky130_fd_sc_hd__inv_1)
     4    0.01    0.08    0.10    0.48 v _082_/Y (sky130_fd_sc_hd__inv_1)
                                         _073_ (net)
                  0.08    0.00    0.48 v _153_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.06    0.31    0.80 v _153_/SUM (sky130_fd_sc_hd__ha_1)
                                         _076_ (net)
                  0.06    0.00    0.80 v _102_/B_N (sky130_fd_sc_hd__nor2b_1)
     2    0.00    0.05    0.14    0.94 v _102_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _038_ (net)
                  0.05    0.00    0.94 v _132_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.28    1.22 v _132_/X (sky130_fd_sc_hd__a211o_1)
                                         _063_ (net)
                  0.05    0.00    1.22 v _135_/A2 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.11    0.14    1.36 ^ _135_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _006_ (net)
                  0.11    0.00    1.36 ^ parallel_out[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.36   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ parallel_out[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.08    4.92   library setup time
                                  4.92   data required time
-----------------------------------------------------------------------------
                                  4.92   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  3.56   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.08e-04   9.23e-06   1.33e-10   1.17e-04  63.7%
Combinational          3.88e-05   2.77e-05   2.35e-10   6.65e-05  36.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.46e-04   3.69e-05   3.68e-10   1.83e-04 100.0%
                          79.8%      20.2%       0.0%
