@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\twiddle_table.vhd":222:12:222:13|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 102 sequential elements including Butterfly_HW_DSP_0.Twiddle_Table_0.mem_adr_cnt[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
