Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_washmachine.ngc ...
WARNING:NetListWriters:298 - No output is written to top_washmachine.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/Mcompar_CLK_1HzOut_cmp_lt0000_lut<10
   : 0> on block top_washmachine is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file top_washmachine.edif ...
ngc2edif: Total memory usage is 119084 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_washmachine.ngc ...
WARNING:NetListWriters:298 - No output is written to top_washmachine.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/Mcompar_CLK_1HzOut_cmp_lt0000_lut<10
   : 0> on block top_washmachine is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file top_washmachine.edif ...
ngc2edif: Total memory usage is 119340 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_washmachine.ngc ...
WARNING:NetListWriters:298 - No output is written to top_washmachine.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/Mcompar_CLK_1HzOut_cmp_lt0000_lut<10
   : 0> on block top_washmachine is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file top_washmachine.edif ...
ngc2edif: Total memory usage is 115752 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_washmachine.ngc ...
WARNING:NetListWriters:298 - No output is written to top_washmachine.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/Mcompar_CLK_1HzOut_cmp_lt0000_lut<10
   : 0> on block top_washmachine is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file top_washmachine.edif ...
ngc2edif: Total memory usage is 119636 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_washmachine.ngc ...
WARNING:NetListWriters:298 - No output is written to top_washmachine.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/Mcompar_CLK_1HzOut_cmp_lt0000_lut<10
   : 0> on block top_washmachine is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file top_washmachine.edif ...
ngc2edif: Total memory usage is 118700 kilobytes

