Analysis & Synthesis report for clock
Tue Oct 11 10:41:47 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for Inferred Entity Instance: digital_show:u7|lpm_divide:Mod0
 11. Parameter Settings for Inferred Entity Instance: digital_show:u7|lpm_divide:Div0
 12. Parameter Settings for Inferred Entity Instance: digital_show:u7|lpm_divide:Mod1
 13. Parameter Settings for Inferred Entity Instance: digital_show:u7|lpm_divide:Div1
 14. Parameter Settings for Inferred Entity Instance: digital_show:u7|lpm_divide:Mod2
 15. Parameter Settings for Inferred Entity Instance: digital_show:u7|lpm_divide:Div2
 16. Port Connectivity Checks: "eliminate_jitters:u4"
 17. Port Connectivity Checks: "eliminate_jitters:u3"
 18. Port Connectivity Checks: "eliminate_jitters:u2"
 19. Port Connectivity Checks: "eliminate_jitters:u1"
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 11 10:41:46 2022       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; clock                                       ;
; Top-level Entity Name           ; clock                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 192                                         ;
; Total pins                      ; 49                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; clock              ; clock              ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; clock.v                          ; yes             ; User Verilog HDL File        ; G:/software/FPGA13.1/CLOCK/clock.v                                       ;         ;
; time_devide_timer.v              ; yes             ; User Verilog HDL File        ; G:/software/FPGA13.1/CLOCK/time_devide_timer.v                           ;         ;
; digital_show.v                   ; yes             ; User Verilog HDL File        ; G:/software/FPGA13.1/CLOCK/digital_show.v                                ;         ;
; eliminate_jitters.v              ; yes             ; User Verilog HDL File        ; G:/software/FPGA13.1/CLOCK/eliminate_jitters.v                           ;         ;
; key_time.v                       ; yes             ; User Verilog HDL File        ; G:/software/FPGA13.1/CLOCK/key_time.v                                    ;         ;
; data_show.v                      ; yes             ; User Verilog HDL File        ; G:/software/FPGA13.1/CLOCK/data_show.v                                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; g:/software/fpga13.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; g:/software/fpga13.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; g:/software/fpga13.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; g:/software/fpga13.1/quartus/libraries/megafunctions/aglobal131.inc      ;         ;
; db/lpm_divide_62m.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/software/FPGA13.1/CLOCK/db/lpm_divide_62m.tdf                         ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/software/FPGA13.1/CLOCK/db/sign_div_unsign_9kh.tdf                    ;         ;
; db/alt_u_div_ose.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/software/FPGA13.1/CLOCK/db/alt_u_div_ose.tdf                          ;         ;
; db/lpm_divide_3am.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/software/FPGA13.1/CLOCK/db/lpm_divide_3am.tdf                         ;         ;
; db/lpm_divide_52m.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/software/FPGA13.1/CLOCK/db/lpm_divide_52m.tdf                         ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/software/FPGA13.1/CLOCK/db/sign_div_unsign_8kh.tdf                    ;         ;
; db/alt_u_div_mse.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/software/FPGA13.1/CLOCK/db/alt_u_div_mse.tdf                          ;         ;
; db/lpm_divide_2am.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/software/FPGA13.1/CLOCK/db/lpm_divide_2am.tdf                         ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 233             ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 429             ;
;     -- 7 input functions                    ; 0               ;
;     -- 6 input functions                    ; 36              ;
;     -- 5 input functions                    ; 22              ;
;     -- 4 input functions                    ; 43              ;
;     -- <=3 input functions                  ; 328             ;
;                                             ;                 ;
; Dedicated logic registers                   ; 192             ;
;                                             ;                 ;
; I/O pins                                    ; 49              ;
; Total DSP Blocks                            ; 0               ;
; Maximum fan-out node                        ; clk_50MHz~input ;
; Maximum fan-out                             ; 162             ;
; Total fan-out                               ; 1949            ;
; Average fan-out                             ; 2.71            ;
+---------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |clock                                    ; 429 (0)           ; 192 (0)      ; 0                 ; 0          ; 49   ; 0            ; |clock                                                                                                                 ; work         ;
;    |data_show:u10|                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|data_show:u10                                                                                                   ; work         ;
;    |data_show:u11|                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|data_show:u11                                                                                                   ; work         ;
;    |data_show:u12|                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|data_show:u12                                                                                                   ; work         ;
;    |data_show:u13|                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|data_show:u13                                                                                                   ; work         ;
;    |data_show:u8|                         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|data_show:u8                                                                                                    ; work         ;
;    |data_show:u9|                         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|data_show:u9                                                                                                    ; work         ;
;    |digital_show:u7|                      ; 174 (22)          ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_3am:auto_generated|  ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Div0|lpm_divide_3am:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9kh:divider| ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; work         ;
;                |alt_u_div_ose:divider|    ; 27 (27)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; work         ;
;       |lpm_divide:Div1|                   ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_3am:auto_generated|  ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Div1|lpm_divide_3am:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9kh:divider| ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Div1|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; work         ;
;                |alt_u_div_ose:divider|    ; 27 (27)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Div1|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; work         ;
;       |lpm_divide:Div2|                   ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_2am:auto_generated|  ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Div2|lpm_divide_2am:auto_generated                                                   ; work         ;
;             |sign_div_unsign_8kh:divider| ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Div2|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider                       ; work         ;
;                |alt_u_div_mse:divider|    ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Div2|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 31 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_62m:auto_generated|  ; 31 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9kh:divider| ; 31 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; work         ;
;                |alt_u_div_ose:divider|    ; 31 (31)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 31 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_62m:auto_generated|  ; 31 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Mod1|lpm_divide_62m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9kh:divider| ; 31 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Mod1|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; work         ;
;                |alt_u_div_ose:divider|    ; 31 (31)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Mod1|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; work         ;
;       |lpm_divide:Mod2|                   ; 20 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Mod2                                                                                 ; work         ;
;          |lpm_divide_52m:auto_generated|  ; 20 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Mod2|lpm_divide_52m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_8kh:divider| ; 20 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Mod2|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                       ; work         ;
;                |alt_u_div_mse:divider|    ; 20 (20)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|digital_show:u7|lpm_divide:Mod2|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider ; work         ;
;    |eliminate_jitters:u1|                 ; 30 (30)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |clock|eliminate_jitters:u1                                                                                            ; work         ;
;    |eliminate_jitters:u2|                 ; 30 (30)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |clock|eliminate_jitters:u2                                                                                            ; work         ;
;    |eliminate_jitters:u3|                 ; 30 (30)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |clock|eliminate_jitters:u3                                                                                            ; work         ;
;    |eliminate_jitters:u4|                 ; 30 (30)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |clock|eliminate_jitters:u4                                                                                            ; work         ;
;    |key_time:u6|                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |clock|key_time:u6                                                                                                     ; work         ;
;    |time_devide_timer:u5|                 ; 96 (96)           ; 78 (78)      ; 0                 ; 0          ; 0    ; 0            ; |clock|time_devide_timer:u5                                                                                            ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 192   ;
; Number of registers using Synchronous Clear  ; 159   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 113   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |clock|digital_show:u7|minute[4] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |clock|digital_show:u7|hour[0]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: digital_show:u7|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: digital_show:u7|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: digital_show:u7|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: digital_show:u7|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: digital_show:u7|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: digital_show:u7|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_2am ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eliminate_jitters:u4"                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk_5KHz ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eliminate_jitters:u3"                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk_5KHz ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eliminate_jitters:u2"                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk_5KHz ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eliminate_jitters:u1"                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk_5KHz ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Oct 11 10:41:43 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file clock.v
    Info (12023): Found entity 1: clock
Warning (12019): Can't analyze file -- file clkfenpin.v is missing
Warning (12019): Can't analyze file -- file time_devide_refresh.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file time_devide_timer.v
    Info (12023): Found entity 1: time_devide_timer
Info (12021): Found 1 design units, including 1 entities, in source file digital_show.v
    Info (12023): Found entity 1: digital_show
Info (12021): Found 1 design units, including 1 entities, in source file eliminate_jitters.v
    Info (12023): Found entity 1: eliminate_jitters
Info (12021): Found 1 design units, including 1 entities, in source file key_time.v
    Info (12023): Found entity 1: key_time
Info (12021): Found 1 design units, including 1 entities, in source file data_show.v
    Info (12023): Found entity 1: data_show
Info (12127): Elaborating entity "clock" for the top level hierarchy
Info (12128): Elaborating entity "eliminate_jitters" for hierarchy "eliminate_jitters:u1"
Info (12128): Elaborating entity "time_devide_timer" for hierarchy "time_devide_timer:u5"
Warning (10230): Verilog HDL assignment warning at time_devide_timer.v(26): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at time_devide_timer.v(37): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at time_devide_timer.v(48): truncated value with size 32 to match size of target (25)
Info (12128): Elaborating entity "key_time" for hierarchy "key_time:u6"
Info (12128): Elaborating entity "digital_show" for hierarchy "digital_show:u7"
Warning (10230): Verilog HDL assignment warning at digital_show.v(27): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at digital_show.v(40): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at digital_show.v(41): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at digital_show.v(42): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at digital_show.v(43): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at digital_show.v(44): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at digital_show.v(45): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "data_show" for hierarchy "data_show:u8"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer key_time:u6|key_o
    Warning (19017): Found clock multiplexer time_devide_timer:u5|Mux0
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "digital_show:u7|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "digital_show:u7|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "digital_show:u7|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "digital_show:u7|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "digital_show:u7|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "digital_show:u7|Div2"
Info (12130): Elaborated megafunction instantiation "digital_show:u7|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "digital_show:u7|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose
Info (12130): Elaborated megafunction instantiation "digital_show:u7|lpm_divide:Div0"
Info (12133): Instantiated megafunction "digital_show:u7|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf
    Info (12023): Found entity 1: lpm_divide_3am
Info (12130): Elaborated megafunction instantiation "digital_show:u7|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "digital_show:u7|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf
    Info (12023): Found entity 1: lpm_divide_52m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf
    Info (12023): Found entity 1: alt_u_div_mse
Info (12130): Elaborated megafunction instantiation "digital_show:u7|lpm_divide:Div2"
Info (12133): Instantiated megafunction "digital_show:u7|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf
    Info (12023): Found entity 1: lpm_divide_2am
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file G:/software/FPGA13.1/CLOCK/output_files/clock.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 486 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 437 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4688 megabytes
    Info: Processing ended: Tue Oct 11 10:41:47 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/software/FPGA13.1/CLOCK/output_files/clock.map.smsg.


