Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Mon Nov  3 23:57:47 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.649        0.000                      0                27391        0.073        0.000                      0                27391        4.238        0.000                       0                  3895  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.649        0.000                      0                27391        0.073        0.000                      0                27391        4.238        0.000                       0                  3895  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 0.267ns (3.934%)  route 6.520ns (96.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.473     6.830    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/A[23]
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/CLK
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[23])
                                                     -0.541     9.479    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.479    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 0.267ns (3.935%)  route 6.518ns (96.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.471     6.828    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/A[25]
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/CLK
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[25])
                                                     -0.540     9.480    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_208_reg/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.267ns (3.939%)  route 6.511ns (96.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.464     6.821    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_208_reg/A[15]
    DSP48E2_X9Y35        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_208_reg/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_208_reg/CLK
    DSP48E2_X9Y35        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_208_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y35        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.526     9.494    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_208_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.494    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[24]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 0.267ns (3.946%)  route 6.500ns (96.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.453     6.810    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/A[24]
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/CLK
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[24])
                                                     -0.531     9.489    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[26]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 0.267ns (3.977%)  route 6.446ns (96.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.399     6.756    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/A[26]
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/CLK
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[26])
                                                     -0.538     9.482    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.482    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_207_reg/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 0.267ns (3.985%)  route 6.433ns (96.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.386     6.743    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_207_reg/A[23]
    DSP48E2_X9Y36        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_207_reg/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_207_reg/CLK
    DSP48E2_X9Y36        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_207_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[23])
                                                     -0.541     9.479    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_207_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.479    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_207_reg/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 0.267ns (3.986%)  route 6.432ns (96.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.385     6.742    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_207_reg/A[25]
    DSP48E2_X9Y36        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_207_reg/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_207_reg/CLK
    DSP48E2_X9Y36        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_207_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[25])
                                                     -0.540     9.480    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_207_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[27]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 0.267ns (3.985%)  route 6.433ns (96.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.386     6.743    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/A[27]
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/CLK
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[27])
                                                     -0.534     9.486    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.486    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 0.267ns (4.005%)  route 6.399ns (95.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.352     6.709    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/A[28]
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/CLK
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[28])
                                                     -0.557     9.463    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_206_reg/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 0.267ns (3.990%)  route 6.425ns (96.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.378     6.735    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_206_reg/A[15]
    DSP48E2_X9Y37        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_206_reg/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_206_reg/CLK
    DSP48E2_X9Y37        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_206_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y37        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.526     9.494    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_206_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.494    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  2.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_38_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_37_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.082ns (65.600%)  route 0.043ns (34.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X40Y200        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_38_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y200        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_38_reg[2]/Q
                         net (fo=1, routed)           0.043     0.139    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_38[2]
    SLICE_X40Y200        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_37_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.021     0.021    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X40Y200        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_37_reg[2]/C
                         clock pessimism              0.000     0.021    
    SLICE_X40Y200        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     0.066    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_37_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_243_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_242_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.083ns (65.354%)  route 0.044ns (34.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X25Y160        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_243_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y160        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_243_reg[1]/Q
                         net (fo=1, routed)           0.044     0.141    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_243[1]
    SLICE_X25Y160        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_242_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.021     0.021    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X25Y160        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_242_reg[1]/C
                         clock pessimism              0.000     0.021    
    SLICE_X25Y160        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     0.066    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_242_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_92_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_91_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.082ns (60.294%)  route 0.054ns (39.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X25Y228        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_92_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y228        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_92_reg[0]/Q
                         net (fo=1, routed)           0.054     0.150    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_92[0]
    SLICE_X25Y228        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_91_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.021     0.021    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X25Y228        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_91_reg[0]/C
                         clock pessimism              0.000     0.021    
    SLICE_X25Y228        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     0.065    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_91_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_299_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_298_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.083ns (59.712%)  route 0.056ns (40.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X25Y223        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_299_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y223        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_299_reg[1]/Q
                         net (fo=1, routed)           0.056     0.153    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_299[1]
    SLICE_X25Y223        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_298_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.021     0.021    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X25Y223        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_298_reg[1]/C
                         clock pessimism              0.000     0.021    
    SLICE_X25Y223        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.044     0.065    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_298_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.112ns (53.333%)  route 0.098ns (46.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.029     0.029    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X39Y229        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y229        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366_reg[27]/Q
                         net (fo=1, routed)           0.098     0.239    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366[27]
    SLICE_X40Y228        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X40Y228        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[27]/C
                         clock pessimism              0.000     0.043    
    SLICE_X40Y228        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     0.146    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_17_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_16_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.112ns (53.589%)  route 0.097ns (46.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.029     0.029    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X44Y226        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_17_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y226        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_17_reg[13]/Q
                         net (fo=1, routed)           0.097     0.238    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_17[13]
    SLICE_X44Y224        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_16_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.042     0.042    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X44Y224        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_16_reg[13]/C
                         clock pessimism              0.000     0.042    
    SLICE_X44Y224        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_16_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.112ns (53.589%)  route 0.097ns (46.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.029     0.029    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X39Y227        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366_reg[13]/Q
                         net (fo=1, routed)           0.097     0.238    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366[13]
    SLICE_X39Y225        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.042     0.042    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X39Y225        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[13]/C
                         clock pessimism              0.000     0.042    
    SLICE_X39Y225        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.084ns (57.143%)  route 0.063ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X39Y227        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y227        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366_reg[9]/Q
                         net (fo=1, routed)           0.063     0.161    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366[9]
    SLICE_X39Y225        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.019     0.019    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X39Y225        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X39Y225        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     0.064    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_31_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.082ns (54.667%)  route 0.068ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X35Y211        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y211        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_32_reg[1]/Q
                         net (fo=1, routed)           0.068     0.164    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_32[1]
    SLICE_X36Y211        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_31_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.020     0.020    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X36Y211        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_31_reg[1]/C
                         clock pessimism              0.000     0.020    
    SLICE_X36Y211        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.044     0.064    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_31_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.083ns (54.967%)  route 0.068ns (45.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X39Y227        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y227        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366_reg[14]/Q
                         net (fo=1, routed)           0.068     0.165    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_366[14]
    SLICE_X39Y225        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.020     0.020    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X39Y225        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[14]/C
                         clock pessimism              0.000     0.020    
    SLICE_X39Y225        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.044     0.064    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_365_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X34Y199  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_110_reg[0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X34Y199  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_110_reg[1]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X45Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_17_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X34Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_24_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X34Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_25_reg[1]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X34Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_311_reg[0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X34Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_311_reg[1]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X37Y210  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_319_reg[0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X43Y205  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_351_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X43Y205  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_352_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y199  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_110_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y199  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_110_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y199  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_110_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y199  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_110_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X45Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_17_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X45Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_17_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_24_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_24_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_25_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_25_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y199  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_110_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y199  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_110_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y199  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_110_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y199  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_110_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X45Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_17_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X45Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_17_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_24_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_24_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_25_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y224  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_25_reg[1]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X37Y239        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y239        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X37Y239        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y239        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[14]
                                                                      r  output_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.041     0.041    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X36Y237        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y237        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.157    output_r_tdata[0]
                                                                      r  output_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X36Y238        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y238        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.156    output_r_tdata[15]
                                                                      r  output_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X36Y237        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y237        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/Q
                         net (fo=0)                   0.000     0.156    output_r_tdata[3]
                                                                      r  output_r_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X36Y237        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y237        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/Q
                         net (fo=0)                   0.000     0.156    output_r_tdata[5]
                                                                      r  output_r_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.041     0.041    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X36Y215        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y215        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.155    input_r_tready
                                                                      r  input_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.113ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X36Y238        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y238        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.155    output_r_tdata[10]
                                                                      r  output_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.041     0.041    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X36Y238        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y238        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.155    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.041     0.041    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X36Y238        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y238        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.155    output_r_tdata[12]
                                                                      r  output_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X37Y221        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/Q
                         net (fo=2, unset)            0.000     0.096    output_r_tvalid
                                                                      r  output_r_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X37Y239        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y239        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X37Y239        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y239        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[14]
                                                                      r  output_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X36Y237        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y237        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[4]
                                                                      r  output_r_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X36Y215        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y215        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.098    input_r_tready
                                                                      r  input_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X36Y238        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y238        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[10]
                                                                      r  output_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X36Y238        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y238        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X36Y238        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y238        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[12]
                                                                      r  output_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X36Y238        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y238        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[15]
                                                                      r  output_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X36Y237        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y237        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[1]
                                                                      r  output_r_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           560 Endpoints
Min Delay           560 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.742ns  (logic 2.423ns (64.760%)  route 1.319ns (35.240%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[3])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER.U<3>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<3>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<3>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           1.163     2.973    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/mul_ln42_35_fu_3756_p2[3]
    SLICE_X24Y180        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.053 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6/O
                         net (fo=1, routed)           0.032     3.085    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6_n_0
    SLICE_X24Y180        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     3.317 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.347    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1_n_0
    SLICE_X24Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.412 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.442    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1_n_0
    SLICE_X24Y182        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.507 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.537    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1_n_0
    SLICE_X24Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     3.708 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.034     3.742    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/add_ln42_132_fu_4440_p2[31]
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.031     0.031    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[31]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.731ns  (logic 2.413ns (64.683%)  route 1.318ns (35.317%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[3])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER.U<3>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<3>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<3>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           1.163     2.973    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/mul_ln42_35_fu_3756_p2[3]
    SLICE_X24Y180        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.053 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6/O
                         net (fo=1, routed)           0.032     3.085    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6_n_0
    SLICE_X24Y180        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     3.317 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.347    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1_n_0
    SLICE_X24Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.412 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.442    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1_n_0
    SLICE_X24Y182        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.507 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.537    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1_n_0
    SLICE_X24Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     3.698 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.033     3.731    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/add_ln42_132_fu_4440_p2[29]
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.031     0.031    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[29]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.728ns  (logic 2.409ns (64.628%)  route 1.319ns (35.372%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[3])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER.U<3>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<3>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<3>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           1.163     2.973    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/mul_ln42_35_fu_3756_p2[3]
    SLICE_X24Y180        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.053 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6/O
                         net (fo=1, routed)           0.032     3.085    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6_n_0
    SLICE_X24Y180        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     3.317 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.347    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1_n_0
    SLICE_X24Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.412 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.442    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1_n_0
    SLICE_X24Y182        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.507 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.537    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1_n_0
    SLICE_X24Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     3.694 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.034     3.728    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/add_ln42_132_fu_4440_p2[30]
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.031     0.031    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[30]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.688ns  (logic 2.371ns (64.298%)  route 1.317ns (35.702%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[3])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER.U<3>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<3>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<3>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           1.163     2.973    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/mul_ln42_35_fu_3756_p2[3]
    SLICE_X24Y180        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.053 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6/O
                         net (fo=1, routed)           0.032     3.085    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6_n_0
    SLICE_X24Y180        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     3.317 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.347    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1_n_0
    SLICE_X24Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.412 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.442    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1_n_0
    SLICE_X24Y182        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.507 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.537    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1_n_0
    SLICE_X24Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     3.656 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[31]_i_1/O[4]
                         net (fo=1, routed)           0.032     3.688    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/add_ln42_132_fu_4440_p2[28]
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.031     0.031    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[28]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 2.366ns (64.215%)  route 1.319ns (35.785%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[3])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER.U<3>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<3>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<3>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           1.163     2.973    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/mul_ln42_35_fu_3756_p2[3]
    SLICE_X24Y180        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.053 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6/O
                         net (fo=1, routed)           0.032     3.085    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6_n_0
    SLICE_X24Y180        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     3.317 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.347    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1_n_0
    SLICE_X24Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.412 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.442    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1_n_0
    SLICE_X24Y182        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.507 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.537    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1_n_0
    SLICE_X24Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.651 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.034     3.685    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/add_ln42_132_fu_4440_p2[27]
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.030     0.030    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[27]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 2.358ns (64.154%)  route 1.318ns (35.846%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[3])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER.U<3>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<3>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<3>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           1.163     2.973    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/mul_ln42_35_fu_3756_p2[3]
    SLICE_X24Y180        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.053 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6/O
                         net (fo=1, routed)           0.032     3.085    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6_n_0
    SLICE_X24Y180        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     3.317 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.347    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1_n_0
    SLICE_X24Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.412 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.442    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1_n_0
    SLICE_X24Y182        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.507 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.537    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1_n_0
    SLICE_X24Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     3.643 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.033     3.676    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/add_ln42_132_fu_4440_p2[25]
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.030     0.030    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[25]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.664ns  (logic 2.345ns (64.010%)  route 1.319ns (35.990%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[3])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER.U<3>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<3>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<3>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           1.163     2.973    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/mul_ln42_35_fu_3756_p2[3]
    SLICE_X24Y180        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.053 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6/O
                         net (fo=1, routed)           0.032     3.085    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6_n_0
    SLICE_X24Y180        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     3.317 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.347    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1_n_0
    SLICE_X24Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.412 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.442    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1_n_0
    SLICE_X24Y182        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.507 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.537    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1_n_0
    SLICE_X24Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.630 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.034     3.664    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/add_ln42_132_fu_4440_p2[26]
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.030     0.030    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[26]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.647ns  (logic 2.358ns (64.665%)  route 1.289ns (35.335%))
  Logic Levels:           9  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[3])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER.U<3>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<3>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<3>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           1.163     2.973    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/mul_ln42_35_fu_3756_p2[3]
    SLICE_X24Y180        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.053 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6/O
                         net (fo=1, routed)           0.032     3.085    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6_n_0
    SLICE_X24Y180        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     3.317 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.347    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1_n_0
    SLICE_X24Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.412 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.442    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1_n_0
    SLICE_X24Y182        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     3.613 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.034     3.647    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/add_ln42_132_fu_4440_p2[23]
    SLICE_X24Y182        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.031     0.031    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X24Y182        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[23]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.647ns  (logic 2.330ns (63.897%)  route 1.317ns (36.103%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[3])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER.U<3>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<3>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<3>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           1.163     2.973    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/mul_ln42_35_fu_3756_p2[3]
    SLICE_X24Y180        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.053 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6/O
                         net (fo=1, routed)           0.032     3.085    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6_n_0
    SLICE_X24Y180        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     3.317 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.347    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1_n_0
    SLICE_X24Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.412 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.442    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1_n_0
    SLICE_X24Y182        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.507 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.537    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1_n_0
    SLICE_X24Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     3.615 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.032     3.647    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/add_ln42_132_fu_4440_p2[24]
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.030     0.030    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X24Y183        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[24]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.636ns  (logic 2.348ns (64.585%)  route 1.288ns (35.415%))
  Logic Levels:           9  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[3])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_MULTIPLIER.U<3>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<3>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<3>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           1.163     2.973    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/mul_ln42_35_fu_3756_p2[3]
    SLICE_X24Y180        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.053 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6/O
                         net (fo=1, routed)           0.032     3.085    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134[7]_i_6_n_0
    SLICE_X24Y180        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     3.317 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.347    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[7]_i_1_n_0
    SLICE_X24Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.412 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.442    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[15]_i_1_n_0
    SLICE_X24Y182        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     3.603 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37/p_ZL12H_filter_FIR_134_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.033     3.636    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/add_ln42_132_fu_4440_p2[21]
    SLICE_X24Y182        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.031     0.031    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/ap_clk
    SLICE_X24Y182        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_134_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_tdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[15] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[15]
    SLICE_X33Y199        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X33Y199        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/C

Slack:                    inf
  Source:                 input_r_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[0] (IN)
                         net (fo=7, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[0]
    SLICE_X33Y196        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X33Y196        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/C

Slack:                    inf
  Source:                 input_r_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[10] (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[10]
    SLICE_X36Y190        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X36Y190        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 input_r_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[12] (IN)
                         net (fo=22, unset)           0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[12]
    SLICE_X32Y189        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X32Y189        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 input_r_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[14] (IN)
                         net (fo=22, unset)           0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[14]
    SLICE_X34Y191        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X34Y191        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 input_r_tdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[3] (IN)
                         net (fo=22, unset)           0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[3]
    SLICE_X32Y190        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X32Y190        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/C

Slack:                    inf
  Source:                 input_r_tdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[5] (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[5]
    SLICE_X36Y190        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X36Y190        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[5]/C

Slack:                    inf
  Source:                 input_r_tdata[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[6] (IN)
                         net (fo=22, unset)           0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[6]
    SLICE_X32Y192        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X32Y192        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/C

Slack:                    inf
  Source:                 input_r_tdata[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[9] (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[9]
    SLICE_X33Y184        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X33Y184        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[9]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=11, unset)           0.010     0.010    bd_0_i/hls_inst/inst/regslice_both_input_r_U/SR[0]
    SLICE_X36Y215        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X36Y215        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[1]/C





