# Generated by Yosys 0.9+2406 (git sha1 4160acc0, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model aes_8_bit
.inputs rst clk
.outputs d_out[0] d_out[1] d_out[2] d_out[3] d_out[4] d_out[5] d_out[6] d_out[7] d_vld
.names $false
.names $true
1
.names $undef
.gate SB_DFFSS C=clk D=c3_SB_DFFSS_Q_D[1] Q=c3[1] S=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:222.5-249.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSS C=clk D=c3_SB_DFFSS_Q_D[0] Q=c3[0] S=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:222.5-249.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=round_cnt[3] I2=round_cnt[1] I3=round_cnt[0] O=c3_SB_DFFSS_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001111
.gate SB_LUT4 I0=round_cnt[3] I1=round_cnt[1] I2=round_cnt[2] I3=round_cnt[0] O=c3_SB_DFFSS_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111100000
.gate SB_DFFESR C=clk D=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O[3] E=cnt_SB_DFFESR_Q_E Q=cnt[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:72.5-135.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=clk D=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O[2] E=cnt_SB_DFFESR_Q_E Q=cnt[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:72.5-135.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=clk D=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O[1] E=cnt_SB_DFFESR_Q_E Q=cnt[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:72.5-135.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFESR C=clk D=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0] E=cnt_SB_DFFESR_Q_E Q=cnt[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:72.5-135.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=rst I2=state[0] I3=key.r15_SB_DFFSS_Q_S[2] O=cnt_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_DFF C=clk D=d_out_w[7] Q=d_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:34.5-38.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=d_out_w[6] Q=d_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:34.5-38.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=d_out_w[5] Q=d_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:34.5-38.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=d_out_w[4] Q=d_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:34.5-38.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=d_out_w[3] Q=d_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:34.5-38.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=d_out_w[2] Q=d_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:34.5-38.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=d_out_w[1] Q=d_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:34.5-38.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=d_out_w[0] Q=d_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:34.5-38.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out[7] I3=d_out_w_SB_LUT4_O_I3[2] O=d_out_w[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=d_out_w_SB_LUT4_O_1_I1[1] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=key.r0[6] O=d_out_w[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=d_out_w_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] I2=d_out_w_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] O=d_out_w_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=round_cnt[4] I1=round_cnt[5] I2=data_path.rk_last_out_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I3=state[3] O=d_out_w_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[3] O=d_out_w_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out[5] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=d_out_w[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out[4] I3=d_out_w_SB_LUT4_O_3_I3[2] O=d_out_w[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I3[0] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=d_out_w_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out[3] I3=d_out_w_SB_LUT4_O_4_I3[2] O=d_out_w[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I3[0] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=d_out_w_SB_LUT4_O_4_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out[2] I3=d_out_w_SB_LUT4_O_5_I3[2] O=d_out_w[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=d_out_w_SB_LUT4_O_6_I1[0] I2=d_out_w_SB_LUT4_O_6_I2[2] I3=key.r0[1] O=d_out_w[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_I2_O[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_I2_O[1] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_I2_O[2] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] O=d_out_w_SB_LUT4_O_6_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100100000000
.gate SB_LUT4 I0=$false I1=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I3[0] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I3[1] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I3[2] O=d_out_w_SB_LUT4_O_6_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out[0] I3=d_out_w_SB_LUT4_O_7_I3[0] O=d_out_w[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I0_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I0_O[1] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2[0] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I3[2] O=d_out_w_SB_LUT4_O_7_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2[0] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I0_O[2] I2=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3[3] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0[1] I1=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1[0] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0[2] I3=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110101011001111
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101100001010
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010111111100
.gate SB_LUT4 I0=$false I1=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1[0] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[0] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[1] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3[0] I1=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I2=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I3=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2[0] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I3[2] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I0_O[0] I1=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I1=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110001100000101
.gate SB_LUT4 I0=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] I1=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] I2=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I3=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110010101
.gate SB_LUT4 I0=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] I1=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I3=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001101011000000
.gate SB_LUT4 I0=$false I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I0_O[0] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I0_O[1] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I0_O[2] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$false I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I0_O[0] I1=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2] O=d_out_w_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk D=d_vld_SB_DFFE_Q_D E=d_vld_SB_DFFE_Q_E Q=d_vld
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:284.5-297.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst O=d_vld_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=d_vld_SB_DFFE_Q_E_SB_LUT4_O_I1[0] I2=d_vld_SB_DFFE_Q_E_SB_LUT4_O_I1[1] I3=rst O=d_vld_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=round_cnt[1] I1=round_cnt[3] I2=round_cnt[2] I3=round_cnt[0] O=d_vld_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_LUT4_I1_O[0] I2=round_cnt[7] I3=round_cnt[4] O=d_vld_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=clk D=data_path.MC.reg0_SB_DFF_Q_D Q=data_path.MC.reg0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.MC.reg0_SB_DFF_Q_1_D Q=data_path.MC.reg0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg1[6] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=data_path.MC.reg0_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_DFF C=clk D=data_path.MC.reg0_SB_DFF_Q_2_D Q=data_path.MC.reg0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg1[5] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=data_path.MC.reg0_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000111111
.gate SB_DFF C=clk D=data_path.MC.reg0_SB_DFF_Q_3_D Q=data_path.MC.reg0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg1[4] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_3_I3[2] O=data_path.MC.reg0_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_DFF C=clk D=data_path.MC.reg0_SB_DFF_Q_4_D Q=data_path.MC.reg0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg1[3] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_4_I3[2] O=data_path.MC.reg0_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_DFF C=clk D=data_path.MC.reg0_SB_DFF_Q_5_D Q=data_path.MC.reg0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg1[2] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_5_I3[2] O=data_path.MC.reg0_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_DFF C=clk D=data_path.MC.reg0_SB_DFF_Q_6_D Q=data_path.MC.reg0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg1[1] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_6_I2[2] O=data_path.MC.reg0_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_DFF C=clk D=data_path.MC.reg0_SB_DFF_Q_7_D Q=data_path.MC.reg0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg1[0] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_7_I3[0] O=data_path.MC.reg0_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=$false I1=data_path.MC.reg1[7] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_I3[2] O=data_path.MC.reg0_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000111111
.gate SB_DFF C=clk D=data_path.MC.reg1_SB_DFF_Q_D Q=data_path.MC.reg1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.MC.reg1_SB_DFF_Q_1_D Q=data_path.MC.reg1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg2[6] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=data_path.MC.reg1_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_DFF C=clk D=data_path.MC.reg1_SB_DFF_Q_2_D Q=data_path.MC.reg1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg2[5] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=data_path.MC.reg1_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000111111
.gate SB_DFF C=clk D=data_path.MC.reg1_SB_DFF_Q_3_D Q=data_path.MC.reg1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg2[4] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_3_I3[2] O=data_path.MC.reg1_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_DFF C=clk D=data_path.MC.reg1_SB_DFF_Q_4_D Q=data_path.MC.reg1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg2[3] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_4_I3[2] O=data_path.MC.reg1_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_DFF C=clk D=data_path.MC.reg1_SB_DFF_Q_5_D Q=data_path.MC.reg1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg2[2] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_5_I3[2] O=data_path.MC.reg1_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_DFF C=clk D=data_path.MC.reg1_SB_DFF_Q_6_D Q=data_path.MC.reg1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg2[1] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_6_I2[2] O=data_path.MC.reg1_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_DFF C=clk D=data_path.MC.reg1_SB_DFF_Q_7_D Q=data_path.MC.reg1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg2[0] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_7_I3[0] O=data_path.MC.reg1_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=$false I1=data_path.MC.reg2[7] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_I3[2] O=data_path.MC.reg1_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000111111
.gate SB_DFF C=clk D=data_path.MC.reg2_SB_DFF_Q_D Q=data_path.MC.reg2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.MC.reg2_SB_DFF_Q_1_D Q=data_path.MC.reg2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=mc_en_reg[0] I1=data_path.MC.reg3[6] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=data_path.MC.reg2_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111100010000111
.gate SB_DFF C=clk D=data_path.MC.reg2_SB_DFF_Q_2_D Q=data_path.MC.reg2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=mc_en_reg[0] I1=data_path.MC.reg3[5] I2=d_out_w_SB_LUT4_O_3_I3[2] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=data_path.MC.reg2_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111100010000111
.gate SB_DFF C=clk D=data_path.MC.reg2_SB_DFF_Q_3_D Q=data_path.MC.reg2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=mc_en_reg[0] I1=data_path.MC.reg3[4] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I3=d_out_w_SB_LUT4_O_I3[2] O=data_path.MC.reg2_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_DFF C=clk D=data_path.MC.reg2_SB_DFF_Q_4_D Q=data_path.MC.reg2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=mc_en_reg[0] I1=data_path.MC.reg3[3] I2=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2[2] I3=d_out_w_SB_LUT4_O_4_I3[2] O=data_path.MC.reg2_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I2=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] I3=d_out_w_SB_LUT4_O_I3[2] O=d_out_w_SB_LUT4_O_5_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I3=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000001101010
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101011100001101
.gate SB_LUT4 I0=$false I1=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I3=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I1=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3] O=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010101001
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0] O=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001110010101001
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0] O=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001001001001111
.gate SB_LUT4 I0=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I1=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1] I2=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011110001000
.gate SB_LUT4 I0=$false I1=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I2=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I3=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$false I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[0] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[1] O=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0] O=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010110000011111
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] O=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010111111100
.gate SB_DFF C=clk D=data_path.MC.reg2_SB_DFF_Q_5_D Q=data_path.MC.reg2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=mc_en_reg[0] I1=data_path.MC.reg3[2] I2=d_out_w_SB_LUT4_O_6_I2[2] I3=d_out_w_SB_LUT4_O_5_I3[2] O=data_path.MC.reg2_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_DFF C=clk D=data_path.MC.reg2_SB_DFF_Q_6_D Q=data_path.MC.reg2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=mc_en_reg[0] I1=data_path.MC.reg3[1] I2=d_out_w_SB_LUT4_O_6_I2[2] I3=data_path.MC.reg2_SB_DFF_Q_7_D_SB_LUT4_O_I3[2] O=data_path.MC.reg2_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111100010000111
.gate SB_DFF C=clk D=data_path.MC.reg2_SB_DFF_Q_7_D Q=data_path.MC.reg2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=mc_en_reg[0] I2=data_path.MC.reg3[0] I3=data_path.MC.reg2_SB_DFF_Q_7_D_SB_LUT4_O_I3[2] O=data_path.MC.reg2_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=$false I1=$false I2=d_out_w_SB_LUT4_O_7_I3[0] I3=d_out_w_SB_LUT4_O_I3[2] O=data_path.MC.reg2_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=mc_en_reg[0] I1=data_path.MC.reg3[7] I2=d_out_w_SB_LUT4_O_I3[2] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=data_path.MC.reg2_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111100010000111
.gate SB_DFF C=clk D=data_path.MC.reg3_SB_DFF_Q_D Q=data_path.MC.reg3[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.MC.reg3_SB_DFF_Q_1_D Q=data_path.MC.reg3[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg0[6] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=data_path.MC.reg3_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000111111
.gate SB_DFF C=clk D=data_path.MC.reg3_SB_DFF_Q_2_D Q=data_path.MC.reg3[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg0[5] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_3_I3[2] O=data_path.MC.reg3_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_DFF C=clk D=data_path.MC.reg3_SB_DFF_Q_3_D Q=data_path.MC.reg3[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=data_path.MC.reg0[4] I1=mc_en_reg[0] I2=d_out_w_SB_LUT4_O_4_I3[2] I3=d_out_w_SB_LUT4_O_I3[2] O=data_path.MC.reg3_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111100010000111
.gate SB_DFF C=clk D=data_path.MC.reg3_SB_DFF_Q_4_D Q=data_path.MC.reg3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg0[3] I2=mc_en_reg[0] I3=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2[2] O=data_path.MC.reg3_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_DFF C=clk D=data_path.MC.reg3_SB_DFF_Q_5_D Q=data_path.MC.reg3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg0[2] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_6_I2[2] O=data_path.MC.reg3_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_DFF C=clk D=data_path.MC.reg3_SB_DFF_Q_6_D Q=data_path.MC.reg3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg0[1] I2=mc_en_reg[0] I3=data_path.MC.reg2_SB_DFF_Q_7_D_SB_LUT4_O_I3[2] O=data_path.MC.reg3_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000111111
.gate SB_DFF C=clk D=data_path.MC.reg3_SB_DFF_Q_7_D Q=data_path.MC.reg3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|mixcolumn.v:13.5-19.8|aes_data_path.v:19.17-19.76|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.MC.reg0[0] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_I3[2] O=data_path.MC.reg3_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=$false I1=data_path.MC.reg0[7] I2=mc_en_reg[0] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=data_path.MC.reg3_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=data_path.PS.reg1[7] I2=data_path.MC.reg1[7] I3=pld_reg O=data_path.PS.mux1_o[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg1[6] I2=data_path.MC.reg1[6] I3=pld_reg O=data_path.PS.mux1_o[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg1[5] I2=data_path.MC.reg1[5] I3=pld_reg O=data_path.PS.mux1_o[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg1[4] I2=data_path.MC.reg1[4] I3=pld_reg O=data_path.PS.mux1_o[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg1[3] I2=data_path.MC.reg1[3] I3=pld_reg O=data_path.PS.mux1_o[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg1[2] I2=data_path.MC.reg1[2] I3=pld_reg O=data_path.PS.mux1_o[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg1[1] I2=data_path.MC.reg1[1] I3=pld_reg O=data_path.PS.mux1_o[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg1[0] I2=data_path.MC.reg1[0] I3=pld_reg O=data_path.PS.mux1_o[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg2[7] I2=data_path.MC.reg2[7] I3=pld_reg O=data_path.PS.mux2_o[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg2[6] I2=data_path.MC.reg2[6] I3=pld_reg O=data_path.PS.mux2_o[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg2[5] I2=data_path.MC.reg2[5] I3=pld_reg O=data_path.PS.mux2_o[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg2[4] I2=data_path.MC.reg2[4] I3=pld_reg O=data_path.PS.mux2_o[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg2[3] I2=data_path.MC.reg2[3] I3=pld_reg O=data_path.PS.mux2_o[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg2[2] I2=data_path.MC.reg2[2] I3=pld_reg O=data_path.PS.mux2_o[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg2[1] I2=data_path.MC.reg2[1] I3=pld_reg O=data_path.PS.mux2_o[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=data_path.PS.reg2[0] I2=data_path.MC.reg2[0] I3=pld_reg O=data_path.PS.mux2_o[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=clk D=data_path.PS.mux1_o[7] Q=data_path.PS.reg0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux1_o[6] Q=data_path.PS.reg0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux1_o[5] Q=data_path.PS.reg0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux1_o[4] Q=data_path.PS.reg0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux1_o[3] Q=data_path.PS.reg0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux1_o[2] Q=data_path.PS.reg0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux1_o[1] Q=data_path.PS.reg0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux1_o[0] Q=data_path.PS.reg0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=data_path.PS.reg0[5] I2=data_path.MC.reg0[5] I3=pld_reg O=data_path.PS.reg0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=data_path.SR.reg1[5] I1=c3[0] I2=c3[1] I3=data_path.PS.reg0_SB_LUT4_I1_O_SB_LUT4_O_I3[3] O=data_path.PS.reg0_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$false I1=$false I2=c3[0] I3=c3[1] O=data_path.PS.reg0_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=data_path.SR.reg5[5] I1=data_path.SR.reg9[5] I2=c3[0] I3=c3[1] O=data_path.PS.reg0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_DFF C=clk D=data_path.PS.mux2_o[7] Q=data_path.PS.reg1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux2_o[6] Q=data_path.PS.reg1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux2_o[5] Q=data_path.PS.reg1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux2_o[4] Q=data_path.PS.reg1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux2_o[3] Q=data_path.PS.reg1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux2_o[2] Q=data_path.PS.reg1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux2_o[1] Q=data_path.PS.reg1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.PS.mux2_o[0] Q=data_path.PS.reg1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=data_path.MC.reg3[7] Q=data_path.PS.reg2[7] R=data_path.PS.reg2_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=data_path.MC.reg3[6] Q=data_path.PS.reg2[6] R=data_path.PS.reg2_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=data_path.MC.reg3[5] Q=data_path.PS.reg2[5] R=data_path.PS.reg2_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=data_path.MC.reg3[2] Q=data_path.PS.reg2[2] R=data_path.PS.reg2_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=data_path.MC.reg3[0] Q=data_path.PS.reg2[0] R=data_path.PS.reg2_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSS C=clk D=data_path.MC.reg3[4] Q=data_path.PS.reg2[4] S=data_path.PS.reg2_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSS C=clk D=data_path.MC.reg3[3] Q=data_path.PS.reg2[3] S=data_path.PS.reg2_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSS C=clk D=data_path.MC.reg3[1] Q=data_path.PS.reg2[1] S=data_path.PS.reg2_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|parallel_serial_converter.v:17.5-23.8|aes_data_path.v:18.13-18.45|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pld_reg O=data_path.PS.reg2_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=data_path.SR.reg1[7] I1=data_path.SR.mux0_o_SB_LUT4_O_I1[1] I2=key.r12[7] I3=data_path.PS.reg0_SB_LUT4_I1_O[0] O=data_path.SR.mux0_o[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101011000011
.gate SB_LUT4 I0=data_path.SR.reg1[6] I1=data_path.SR.mux0_o_SB_LUT4_O_1_I1[1] I2=key.r12[6] I3=data_path.PS.reg0_SB_LUT4_I1_O[0] O=data_path.SR.mux0_o[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101011000011
.gate SB_LUT4 I0=data_path.PS.reg0_SB_LUT4_I1_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_1_I1[1] I2=key.r12[6] I3=data_path.SR.mux0_o_SB_LUT4_O_1_I1[3] O=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111110100000000
.gate SB_LUT4 I0=data_path.PS.reg0_SB_LUT4_I1_O[0] I1=data_path.PS.reg0_SB_LUT4_I1_O[1] I2=key.r12[5] I3=data_path.PS.reg0_SB_LUT4_I1_O[3] O=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111110100000000
.gate SB_LUT4 I0=data_path.SR.reg1[6] I1=c3[0] I2=c3[1] I3=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3] O=data_path.SR.mux0_o_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$false I1=data_path.PS.reg0[6] I2=data_path.MC.reg0[6] I3=pld_reg O=data_path.SR.mux0_o_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=data_path.SR.reg5[6] I1=data_path.SR.reg9[6] I2=c3[0] I3=c3[1] O=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=data_path.SR.reg1[5] I1=data_path.PS.reg0_SB_LUT4_I1_O[1] I2=key.r12[5] I3=data_path.PS.reg0_SB_LUT4_I1_O[0] O=data_path.SR.mux0_o[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101011000011
.gate SB_LUT4 I0=data_path.SR.reg1[4] I1=data_path.SR.mux0_o_SB_LUT4_O_3_I1[1] I2=key.r12[4] I3=data_path.PS.reg0_SB_LUT4_I1_O[0] O=data_path.SR.mux0_o[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101011000011
.gate SB_LUT4 I0=data_path.PS.reg0_SB_LUT4_I1_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_3_I1[1] I2=key.r12[4] I3=data_path.SR.mux0_o_SB_LUT4_O_3_I1[3] O=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111110100000000
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1] I2=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O[3] O=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1] I2=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_I1_SB_LUT4_I1_O[1] O=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=data_path.SR.reg1[4] I1=c3[0] I2=c3[1] I3=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_O_I3[3] O=data_path.SR.mux0_o_SB_LUT4_O_3_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$false I1=data_path.PS.reg0[4] I2=data_path.MC.reg0[4] I3=pld_reg O=data_path.SR.mux0_o_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=data_path.SR.reg5[4] I1=data_path.SR.reg9[4] I2=c3[0] I3=c3[1] O=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=data_path.SR.reg1[3] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1[1] I2=key.r12[3] I3=data_path.PS.reg0_SB_LUT4_I1_O[0] O=data_path.SR.mux0_o[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101011000011
.gate SB_LUT4 I0=data_path.PS.reg0_SB_LUT4_I1_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1[1] I2=key.r12[3] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1[3] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111110100000000
.gate SB_LUT4 I0=$false I1=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] I2=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O[2] O=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$false I2=data_path.SR.mux0_o_SB_LUT4_O_I1_SB_LUT4_I1_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O[2] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[1] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1] I3=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000110000010
.gate SB_LUT4 I0=$false I1=$false I2=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I3=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[1] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001000100
.gate SB_LUT4 I0=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2] I1=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3] I1=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2] I2=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011010001001011
.gate SB_LUT4 I0=$false I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[1] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[2] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0[0] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0[2] I3=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3[0] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001010111001111
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0[0] I1=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0[2] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1[0] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101100101
.gate SB_LUT4 I0=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I1=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100111111100
.gate SB_LUT4 I0=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I1=data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0] I3=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101100011
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] I1=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010110000011111
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3[0] I1=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0[1] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0[2] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000001100011
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3[0] I2=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1[0] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001000100
.gate SB_LUT4 I0=$false I1=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2] I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[1] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=data_path.SR.reg1[3] I1=c3[0] I2=c3[1] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_O_I3[3] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$false I1=data_path.PS.reg0[3] I2=data_path.MC.reg0[3] I3=pld_reg O=data_path.SR.mux0_o_SB_LUT4_O_4_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=data_path.SR.reg5[3] I1=data_path.SR.reg9[3] I2=c3[0] I3=c3[1] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=data_path.SR.reg1[2] I1=data_path.SR.mux0_o_SB_LUT4_O_5_I1[1] I2=key.r12[2] I3=data_path.PS.reg0_SB_LUT4_I1_O[0] O=data_path.SR.mux0_o[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101011000011
.gate SB_LUT4 I0=data_path.PS.reg0_SB_LUT4_I1_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_5_I1[1] I2=key.r12[2] I3=data_path.SR.mux0_o_SB_LUT4_O_5_I1[3] O=data_path.SR.mux0_o_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111110100000000
.gate SB_LUT4 I0=data_path.SR.reg1[2] I1=c3[0] I2=c3[1] I3=data_path.SR.mux0_o_SB_LUT4_O_5_I1_SB_LUT4_O_I3[3] O=data_path.SR.mux0_o_SB_LUT4_O_5_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$false I1=data_path.PS.reg0[2] I2=data_path.MC.reg0[2] I3=pld_reg O=data_path.SR.mux0_o_SB_LUT4_O_5_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=data_path.SR.reg5[2] I1=data_path.SR.reg9[2] I2=c3[0] I3=c3[1] O=data_path.SR.mux0_o_SB_LUT4_O_5_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=data_path.SR.reg1[1] I1=data_path.SR.mux0_o_SB_LUT4_O_6_I1[1] I2=key.r12[1] I3=data_path.PS.reg0_SB_LUT4_I1_O[0] O=data_path.SR.mux0_o[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101011000011
.gate SB_LUT4 I0=data_path.PS.reg0_SB_LUT4_I1_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_6_I1[1] I2=key.r12[1] I3=data_path.SR.mux0_o_SB_LUT4_O_6_I1[3] O=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111110100000000
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I2=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3[0] O=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010101100011
.gate SB_LUT4 I0=$false I1=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0] I2=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1] I3=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] O=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$false I2=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0] I3=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1] O=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1] I2=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O[2] O=d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1] I2=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] I3=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O[2] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=data_path.SR.reg1[1] I1=c3[0] I2=c3[1] I3=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_O_I3[3] O=data_path.SR.mux0_o_SB_LUT4_O_6_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$false I1=data_path.PS.reg0[1] I2=data_path.MC.reg0[1] I3=pld_reg O=data_path.SR.mux0_o_SB_LUT4_O_6_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=data_path.SR.reg5[1] I1=data_path.SR.reg9[1] I2=c3[0] I3=c3[1] O=data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=data_path.SR.reg1[0] I1=data_path.SR.mux0_o_SB_LUT4_O_7_I1[1] I2=key.r12[0] I3=data_path.PS.reg0_SB_LUT4_I1_O[0] O=data_path.SR.mux0_o[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101011000011
.gate SB_LUT4 I0=data_path.PS.reg0_SB_LUT4_I1_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_7_I1[1] I2=key.r12[0] I3=data_path.SR.mux0_o_SB_LUT4_O_7_I1[3] O=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111110100000000
.gate SB_LUT4 I0=data_path.SR.reg1[0] I1=c3[0] I2=c3[1] I3=data_path.SR.mux0_o_SB_LUT4_O_7_I1_SB_LUT4_O_I3[3] O=data_path.SR.mux0_o_SB_LUT4_O_7_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$false I1=data_path.PS.reg0[0] I2=data_path.MC.reg0[0] I3=pld_reg O=data_path.SR.mux0_o_SB_LUT4_O_7_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=data_path.SR.reg5[0] I1=data_path.SR.reg9[0] I2=c3[0] I3=c3[1] O=data_path.SR.mux0_o_SB_LUT4_O_7_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=data_path.PS.reg0_SB_LUT4_I1_O[0] I1=data_path.SR.mux0_o_SB_LUT4_O_I1[1] I2=key.r12[7] I3=data_path.SR.mux0_o_SB_LUT4_O_I1[3] O=data_path.SR.mux0_o_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111110100000000
.gate SB_LUT4 I0=$false I1=data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0] I2=data_path.SR.mux0_o_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I3=data_path.SR.mux0_o_SB_LUT4_O_I1_SB_LUT4_I1_O[2] O=data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=data_path.SR.reg1[7] I1=c3[0] I2=c3[1] I3=data_path.SR.mux0_o_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=data_path.SR.mux0_o_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$false I1=data_path.PS.reg0[7] I2=data_path.MC.reg0[7] I3=pld_reg O=data_path.SR.mux0_o_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=data_path.SR.reg5[7] I1=data_path.SR.reg9[7] I2=c3[0] I3=c3[1] O=data_path.SR.mux0_o_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=data_path.SR.reg1[7] I1=data_path.SR.reg9[7] I2=c3[1] I3=c3[0] O=data_path.SR.mux1_o[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[6] I1=data_path.SR.reg9[6] I2=c3[1] I3=c3[0] O=data_path.SR.mux1_o[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[5] I1=data_path.SR.reg9[5] I2=c3[1] I3=c3[0] O=data_path.SR.mux1_o[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[4] I1=data_path.SR.reg9[4] I2=c3[1] I3=c3[0] O=data_path.SR.mux1_o[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[3] I1=data_path.SR.reg9[3] I2=c3[1] I3=c3[0] O=data_path.SR.mux1_o[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[2] I1=data_path.SR.reg9[2] I2=c3[1] I3=c3[0] O=data_path.SR.mux1_o[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[1] I1=data_path.SR.reg9[1] I2=c3[1] I3=c3[0] O=data_path.SR.mux1_o[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[0] I1=data_path.SR.reg9[0] I2=c3[1] I3=c3[0] O=data_path.SR.mux1_o[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[7] I1=data_path.SR.reg5[7] I2=c3[0] I3=c3[1] O=data_path.SR.mux2_o[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[6] I1=data_path.SR.reg5[6] I2=c3[0] I3=c3[1] O=data_path.SR.mux2_o[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[5] I1=data_path.SR.reg5[5] I2=c3[0] I3=c3[1] O=data_path.SR.mux2_o[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[4] I1=data_path.SR.reg5[4] I2=c3[0] I3=c3[1] O=data_path.SR.mux2_o[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[3] I1=data_path.SR.reg5[3] I2=c3[0] I3=c3[1] O=data_path.SR.mux2_o[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[2] I1=data_path.SR.reg5[2] I2=c3[0] I3=c3[1] O=data_path.SR.mux2_o[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[1] I1=data_path.SR.reg5[1] I2=c3[0] I3=c3[1] O=data_path.SR.mux2_o[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=data_path.SR.reg1[0] I1=data_path.SR.reg5[0] I2=c3[0] I3=c3[1] O=data_path.SR.mux2_o[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_DFF C=clk D=data_path.SR.reg11[7] Q=data_path.SR.reg10[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg11[6] Q=data_path.SR.reg10[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg11[5] Q=data_path.SR.reg10[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg11[4] Q=data_path.SR.reg10[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg11[3] Q=data_path.SR.reg10[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg11[2] Q=data_path.SR.reg10[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg11[1] Q=data_path.SR.reg10[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg11[0] Q=data_path.SR.reg10[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg12[7] Q=data_path.SR.reg11[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg12[6] Q=data_path.SR.reg11[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg12[5] Q=data_path.SR.reg11[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg12[4] Q=data_path.SR.reg11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg12[3] Q=data_path.SR.reg11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg12[2] Q=data_path.SR.reg11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg12[1] Q=data_path.SR.reg11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg12[0] Q=data_path.SR.reg11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux0_o[7] Q=data_path.SR.reg12[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux0_o[6] Q=data_path.SR.reg12[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux0_o[5] Q=data_path.SR.reg12[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux0_o[4] Q=data_path.SR.reg12[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux0_o[3] Q=data_path.SR.reg12[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux0_o[2] Q=data_path.SR.reg12[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux0_o[1] Q=data_path.SR.reg12[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux0_o[0] Q=data_path.SR.reg12[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg2[7] Q=data_path.SR.reg1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg2[6] Q=data_path.SR.reg1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg2[5] Q=data_path.SR.reg1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg2[4] Q=data_path.SR.reg1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg2[3] Q=data_path.SR.reg1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg2[2] Q=data_path.SR.reg1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg2[1] Q=data_path.SR.reg1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg2[0] Q=data_path.SR.reg1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg3[7] Q=data_path.SR.reg2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg3[6] Q=data_path.SR.reg2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg3[5] Q=data_path.SR.reg2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg3[4] Q=data_path.SR.reg2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg3[3] Q=data_path.SR.reg2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg3[2] Q=data_path.SR.reg2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg3[1] Q=data_path.SR.reg2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg3[0] Q=data_path.SR.reg2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg4[7] Q=data_path.SR.reg3[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg4[6] Q=data_path.SR.reg3[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg4[5] Q=data_path.SR.reg3[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg4[4] Q=data_path.SR.reg3[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg4[3] Q=data_path.SR.reg3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg4[2] Q=data_path.SR.reg3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg4[1] Q=data_path.SR.reg3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg4[0] Q=data_path.SR.reg3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux2_o[7] Q=data_path.SR.reg4[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux2_o[6] Q=data_path.SR.reg4[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux2_o[5] Q=data_path.SR.reg4[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux2_o[4] Q=data_path.SR.reg4[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux2_o[3] Q=data_path.SR.reg4[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux2_o[2] Q=data_path.SR.reg4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux2_o[1] Q=data_path.SR.reg4[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux2_o[0] Q=data_path.SR.reg4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg6[7] Q=data_path.SR.reg5[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg6[6] Q=data_path.SR.reg5[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg6[5] Q=data_path.SR.reg5[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg6[4] Q=data_path.SR.reg5[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg6[3] Q=data_path.SR.reg5[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg6[2] Q=data_path.SR.reg5[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg6[1] Q=data_path.SR.reg5[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg6[0] Q=data_path.SR.reg5[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg7[7] Q=data_path.SR.reg6[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg7[6] Q=data_path.SR.reg6[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg7[5] Q=data_path.SR.reg6[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg7[4] Q=data_path.SR.reg6[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg7[3] Q=data_path.SR.reg6[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg7[2] Q=data_path.SR.reg6[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg7[1] Q=data_path.SR.reg6[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg7[0] Q=data_path.SR.reg6[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg8[7] Q=data_path.SR.reg7[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg8[6] Q=data_path.SR.reg7[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg8[5] Q=data_path.SR.reg7[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg8[4] Q=data_path.SR.reg7[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg8[3] Q=data_path.SR.reg7[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg8[2] Q=data_path.SR.reg7[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg8[1] Q=data_path.SR.reg7[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg8[0] Q=data_path.SR.reg7[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux1_o[7] Q=data_path.SR.reg8[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux1_o[6] Q=data_path.SR.reg8[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux1_o[5] Q=data_path.SR.reg8[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux1_o[4] Q=data_path.SR.reg8[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux1_o[3] Q=data_path.SR.reg8[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux1_o[2] Q=data_path.SR.reg8[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux1_o[1] Q=data_path.SR.reg8[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.mux1_o[0] Q=data_path.SR.reg8[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg10[7] Q=data_path.SR.reg9[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg10[6] Q=data_path.SR.reg9[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg10[5] Q=data_path.SR.reg9[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg10[4] Q=data_path.SR.reg9[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg10[3] Q=data_path.SR.reg9[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg10[2] Q=data_path.SR.reg9[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg10[1] Q=data_path.SR.reg9[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_path.SR.reg10[0] Q=data_path.SR.reg9[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:62.19-62.94|byte_permutation_unit.v:20.5-34.8|aes_data_path.v:17.22-17.49|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2] I2=data_path.rk_last_out_SB_LUT4_O_I2[2] I3=key.r0[7] O=data_path.rk_last_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111110110000010
.gate SB_LUT4 I0=$false I1=$false I2=d_out_w_SB_LUT4_O_1_I1[1] I3=key.r0[6] O=data_path.rk_last_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[0] I2=data_path.rk_last_out_SB_LUT4_O_2_I2[2] I3=key.r0[5] O=data_path.rk_last_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101011100101000
.gate SB_LUT4 I0=round_cnt[6] I1=round_cnt[7] I2=data_path.rk_last_out_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2] I3=state[3] O=data_path.rk_last_out_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$false I1=$false I2=round_cnt[5] I3=round_cnt[4] O=data_path.rk_last_out_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_3_I2[0] I3=key.r0[4] O=data_path.rk_last_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0] I2=data_path.rk_last_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] O=data_path.rk_last_out_SB_LUT4_O_3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100100000000
.gate SB_LUT4 I0=round_cnt[4] I1=round_cnt[7] I2=round_cnt[6] I3=data_path.rk_last_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=data_path.rk_last_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001110000000000
.gate SB_LUT4 I0=$false I1=$false I2=round_cnt[5] I3=state[3] O=data_path.rk_last_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_4_I2[0] I3=key.r0[3] O=data_path.rk_last_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I1[1] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] O=data_path.rk_last_out_SB_LUT4_O_4_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011000000000
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_LUT4_I1_O[2] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011010001001011
.gate SB_LUT4 I0=round_cnt[7] I1=round_cnt[5] I2=round_cnt[6] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_LUT4_I1_O[1] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[1] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011010001001011
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[3] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[3] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111011100001
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[0] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[1] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I3=state[3] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=state[4] I3=state[1] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=round_cnt[6] I1=round_cnt[5] I2=round_cnt[7] I3=round_cnt[4] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111111111011
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[1] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[3] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010110000011111
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101100001010
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101100001010
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000100010100
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011101111000
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000100
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010100011010111
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001110000001010
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2] I3=key.r0[2] O=data_path.rk_last_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101011100101000
.gate SB_LUT4 I0=$false I1=$false I2=d_out_w_SB_LUT4_O_6_I1[0] I3=key.r0[1] O=data_path.rk_last_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I2[2] I3=key.r0[0] O=data_path.rk_last_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101011100101000
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_LUT4_I1_O[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_LUT4_I1_O[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_LUT4_I1_O[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110010101
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3[0] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110010101
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3[0] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000010010101
.gate SB_LUT4 I0=$false I1=round_cnt[4] I2=round_cnt[7] I3=state[3] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=round_cnt[6] I3=round_cnt[5] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3[0] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110010111110011
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101010011100
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101111100001
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001110010101001
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001001001001111
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001000100
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1] O=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100110010000
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1] I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010110000011111
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111101101010
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110011010
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010101001
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2] I3=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000011
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000011
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r_redun[3] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r13[3] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010101001
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001101010110
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r_redun[6] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r13[6] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r13[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r13[0] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=key.r_redun_SB_LUT4_I3_O[0] I1=key.r_redun_SB_LUT4_I3_O[1] I2=key.r_redun_SB_LUT4_I3_O[2] I3=key.r_redun_SB_LUT4_I3_O[3] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010101001
.gate SB_LUT4 I0=$false I1=$false I2=key.r_redun_SB_LUT4_I3_O[0] I3=key.r_redun_SB_LUT4_I3_O[3] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001101010110
.gate SB_LUT4 I0=$false I1=$false I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r_redun[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r13[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_LUT4_I1_O[2] I3=data_path.rk_last_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2] O=data_path.rk_last_out_SB_LUT4_O_7_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=round_cnt[7] I1=round_cnt[4] I2=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_LUT4_I1_O[0] I3=state[3] O=data_path.rk_last_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=data_path.rk_last_out_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=round_cnt[5] I2=round_cnt[4] I3=state[3] O=data_path.rk_last_out_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=round_cnt[7] I3=round_cnt[6] O=data_path.rk_last_out_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=key.mux_bit_o_SB_LUT4_O_I1[0] I2=data_path.rk_last_out[7] I3=key.r4[7] O=key.mux_bit_o[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=key.mux_bit_o_SB_LUT4_O_I1[0] I1=d_out_w_SB_LUT4_O_1_I1[1] I2=key.r0[6] I3=key.r4[6] O=key.mux_bit_o[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101100010100
.gate SB_LUT4 I0=$false I1=key.mux_bit_o_SB_LUT4_O_I1[0] I2=data_path.rk_last_out[5] I3=key.r4[5] O=key.mux_bit_o[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=$false I1=key.mux_bit_o_SB_LUT4_O_I1[0] I2=data_path.rk_last_out[4] I3=key.r4[4] O=key.mux_bit_o[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=$false I1=key.mux_bit_o_SB_LUT4_O_I1[0] I2=data_path.rk_last_out[3] I3=key.r4[3] O=key.mux_bit_o[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=$false I1=key.mux_bit_o_SB_LUT4_O_I1[0] I2=data_path.rk_last_out[2] I3=key.r4[2] O=key.mux_bit_o[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=key.mux_bit_o_SB_LUT4_O_I1[0] I1=d_out_w_SB_LUT4_O_6_I1[0] I2=key.r0[1] I3=key.r4[1] O=key.mux_bit_o[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101100010100
.gate SB_LUT4 I0=$false I1=key.mux_bit_o_SB_LUT4_O_I1[0] I2=data_path.rk_last_out[0] I3=key.r4[0] O=key.mux_bit_o[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=state[3] I1=state[5] I2=state[1] I3=state[2] O=key.mux_bit_o_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFF C=clk D=key.r1[7] Q=key.r0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r1[6] Q=key.r0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r1[5] Q=key.r0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r1[4] Q=key.r0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r1[3] Q=key.r0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r1[2] Q=key.r0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r1[1] Q=key.r0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r1[0] Q=key.r0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r11[7] Q=key.r10[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r11[6] Q=key.r10[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r11[5] Q=key.r10[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r11[4] Q=key.r10[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r11[3] Q=key.r10[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r11[2] Q=key.r10[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r11[1] Q=key.r10[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r11[0] Q=key.r10[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r12[7] Q=key.r11[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r12[6] Q=key.r11[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r12[5] Q=key.r11[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r12[4] Q=key.r11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r12[3] Q=key.r11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r12[2] Q=key.r11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r12[1] Q=key.r11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r12[0] Q=key.r11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r13[7] Q=key.r12[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r13[6] Q=key.r12[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r13[5] Q=key.r12[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r13[4] Q=key.r12[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r13[3] Q=key.r12[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r13[2] Q=key.r12[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r13[1] Q=key.r12[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r13[0] Q=key.r12[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r14[7] Q=key.r13[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r14[6] Q=key.r13[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r14[5] Q=key.r13[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r14[4] Q=key.r13[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r14[3] Q=key.r13[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r14[2] Q=key.r13[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r14[1] Q=key.r13[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r14[0] Q=key.r13[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r15[7] Q=key.r14[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r15[6] Q=key.r14[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r15[5] Q=key.r14[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r15[4] Q=key.r14[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r15[3] Q=key.r14[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r15[2] Q=key.r14[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r15[1] Q=key.r14[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r15[0] Q=key.r14[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=data_path.rk_last_out[7] Q=key.r15[7] R=key.r15_SB_DFFSS_Q_S[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=data_path.rk_last_out[6] Q=key.r15[6] R=key.r15_SB_DFFSS_Q_S[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=data_path.rk_last_out[5] Q=key.r15[5] R=key.r15_SB_DFFSS_Q_S[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSS C=clk D=data_path.rk_last_out[4] Q=key.r15[4] S=key.r15_SB_DFFSS_Q_S[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSS C=clk D=data_path.rk_last_out[3] Q=key.r15[3] S=key.r15_SB_DFFSS_Q_S[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSS C=clk D=data_path.rk_last_out[2] Q=key.r15[2] S=key.r15_SB_DFFSS_Q_S[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSS C=clk D=data_path.rk_last_out[1] Q=key.r15[1] S=key.r15_SB_DFFSS_Q_S[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSS C=clk D=data_path.rk_last_out[0] Q=key.r15[0] S=key.r15_SB_DFFSS_Q_S[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=state[4] I3=key.mux_bit_o_SB_LUT4_O_I1[0] O=key.r15_SB_DFFSS_Q_S[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=key.r2[7] Q=key.r1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r2[6] Q=key.r1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r2[5] Q=key.r1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r2[4] Q=key.r1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r2[3] Q=key.r1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r2[2] Q=key.r1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r2[1] Q=key.r1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r2[0] Q=key.r1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r3[7] Q=key.r2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r3[6] Q=key.r2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r3[5] Q=key.r2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r3[4] Q=key.r2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r3[3] Q=key.r2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r3[2] Q=key.r2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r3[1] Q=key.r2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r3[0] Q=key.r2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.mux_bit_o[7] Q=key.r3[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.mux_bit_o[6] Q=key.r3[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.mux_bit_o[5] Q=key.r3[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.mux_bit_o[4] Q=key.r3[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.mux_bit_o[3] Q=key.r3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.mux_bit_o[2] Q=key.r3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.mux_bit_o[1] Q=key.r3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.mux_bit_o[0] Q=key.r3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r5[7] Q=key.r4[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r5[6] Q=key.r4[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r5[5] Q=key.r4[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r5[4] Q=key.r4[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r5[3] Q=key.r4[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r5[2] Q=key.r4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r5[1] Q=key.r4[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r5[0] Q=key.r4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r6[7] Q=key.r5[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r6[6] Q=key.r5[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r6[5] Q=key.r5[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r6[4] Q=key.r5[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r6[3] Q=key.r5[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r6[2] Q=key.r5[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r6[1] Q=key.r5[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r6[0] Q=key.r5[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r7[7] Q=key.r6[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r7[6] Q=key.r6[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r7[5] Q=key.r6[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r7[4] Q=key.r6[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r7[3] Q=key.r6[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r7[2] Q=key.r6[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r7[1] Q=key.r6[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r7[0] Q=key.r6[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r8[7] Q=key.r7[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r8[6] Q=key.r7[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r8[5] Q=key.r7[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r8[4] Q=key.r7[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r8[3] Q=key.r7[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r8[2] Q=key.r7[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r8[1] Q=key.r7[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r8[0] Q=key.r7[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r9[7] Q=key.r8[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r9[6] Q=key.r8[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r9[5] Q=key.r8[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r9[4] Q=key.r8[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r9[3] Q=key.r8[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r9[2] Q=key.r8[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r9[1] Q=key.r8[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r9[0] Q=key.r8[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r10[7] Q=key.r9[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r10[6] Q=key.r9[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r10[5] Q=key.r9[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r10[4] Q=key.r9[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r10[3] Q=key.r9[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r10[2] Q=key.r9[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r10[1] Q=key.r9[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=key.r10[0] Q=key.r9[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:44.5-62.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFE C=clk D=key.r12[7] E=state[3] Q=key.r_redun[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:64.5-70.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=key.r12[6] E=state[3] Q=key.r_redun[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:64.5-70.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=key.r12[5] E=state[3] Q=key.r_redun[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:64.5-70.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=key.r12[4] E=state[3] Q=key.r_redun[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:64.5-70.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=key.r12[3] E=state[3] Q=key.r_redun[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:64.5-70.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=key.r12[2] E=state[3] Q=key.r_redun[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:64.5-70.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=key.r12[1] E=state[3] Q=key.r_redun[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:64.5-70.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=key.r12[0] E=state[3] Q=key.r_redun[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:61.19-61.135|key_expansion.v:64.5-70.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=key.r_redun[4] I2=key.r13[4] I3=key.r_redun_SB_LUT4_I1_I3[2] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=state[4] I2=state[5] I3=state[1] O=key.r_redun_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r_redun[7] O=key.r_redun_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r_redun[1] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r_redun[5] O=key.r_redun_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r_redun[0] O=data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r13[7] O=key.r_redun_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[1] I3=key.r13[5] O=key.r_redun_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFF C=clk D=mc_en_reg_SB_DFF_Q_D[7] Q=mc_en_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:252.5-262.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pld_reg_SB_DFFSR_Q_D O=mc_en_reg_SB_DFF_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=pld_reg_SB_DFFSR_Q_D Q=pld_reg R=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:265.5-282.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=round_cnt[1] I3=round_cnt[0] O=pld_reg_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk D=round_cnt_SB_DFFSR_Q_D[7] Q=round_cnt[7] R=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:207.5-217.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=round_cnt_SB_DFFSR_Q_D[6] Q=round_cnt[6] R=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:207.5-217.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=round_cnt_SB_DFFSR_Q_D[5] Q=round_cnt[5] R=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:207.5-217.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=round_cnt_SB_DFFSR_Q_D[4] Q=round_cnt[4] R=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:207.5-217.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=round_cnt_SB_DFFSR_Q_D[3] Q=round_cnt[3] R=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:207.5-217.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=round_cnt_SB_DFFSR_Q_D[2] Q=round_cnt[2] R=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:207.5-217.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=round_cnt_SB_DFFSR_Q_D[1] Q=round_cnt[1] R=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:207.5-217.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=round_cnt_SB_DFFSR_Q_7_D[0] Q=round_cnt[0] R=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:207.5-217.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=round_cnt[0] O=round_cnt_SB_DFFSR_Q_7_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=round_cnt[7] I3=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] O=round_cnt_SB_DFFSR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:215.26-215.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=round_cnt[6] I3=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] O=round_cnt_SB_DFFSR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:215.26-215.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=round_cnt[5] I3=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] O=round_cnt_SB_DFFSR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:215.26-215.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=round_cnt[4] I3=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] O=round_cnt_SB_DFFSR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:215.26-215.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=round_cnt[3] I3=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=round_cnt_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:215.26-215.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=round_cnt[2] I3=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=round_cnt_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:215.26-215.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=round_cnt[1] I3=round_cnt[0] O=round_cnt_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:215.26-215.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] CO=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=round_cnt[6]
.attr src "aes_top.v:215.26-215.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] CO=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=round_cnt[5]
.attr src "aes_top.v:215.26-215.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] CO=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=round_cnt[4]
.attr src "aes_top.v:215.26-215.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] CO=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=round_cnt[3]
.attr src "aes_top.v:215.26-215.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] CO=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=round_cnt[2]
.attr src "aes_top.v:215.26-215.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=round_cnt[0] CO=round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=round_cnt[1]
.attr src "aes_top.v:215.26-215.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=state_SB_DFF_Q_D Q=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=state_SB_DFF_Q_1_D Q=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=state_SB_DFF_Q_D_SB_LUT4_O_I2[2] I1=state[1] I2=state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2] I3=rst O=state_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=state_SB_DFF_Q_D_SB_LUT4_O_I2[0] I1=state[2] I2=state_SB_DFF_Q_D_SB_LUT4_O_I2[2] I3=state[1] O=state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_DFF C=clk D=state_SB_DFF_Q_2_D Q=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0] I3=rst O=state_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0] I1=state[0] I2=state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=state[4] O=state_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=state[4] O=state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=cnt[2] I1=cnt[3] I2=cnt[1] I3=cnt[0] O=state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFF C=clk D=state_SB_DFF_Q_3_D Q=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=state_SB_DFF_Q_D_SB_LUT4_O_I2[0] I1=state[2] I2=state[3] I3=rst O=state_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110100
.gate SB_DFF C=clk D=state_SB_DFF_Q_4_D Q=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=state_SB_DFF_Q_D_SB_LUT4_O_I2[2] I1=state[1] I2=state[5] I3=rst O=state_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110100
.gate SB_DFF C=clk D=state_SB_DFF_Q_5_D Q=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0] I2=state[0] I3=rst O=state_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0] I2=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[1] I3=rst O=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=state[0] I1=state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0] I2=state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2] I3=state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3] O=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I1=$false I2=cnt[1] I3=cnt[0] O=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:100.28-100.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I1=$false I2=cnt[3] I3=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_2_I3[3] O=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:100.28-100.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I1=$false I2=cnt[2] I3=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_2_I3[2] O=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "aes_top.v:100.28-100.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_2_I3[2] CO=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_2_I3[3] I0=$false I1=cnt[2]
.attr src "aes_top.v:100.28-100.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cnt[0] CO=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_2_I3[2] I0=$false I1=cnt[1]
.attr src "aes_top.v:100.28-100.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=state[2] I1=state[0] I2=data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I3=cnt[0] O=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=round_cnt[6] I1=round_cnt[4] I2=round_cnt[7] I3=round_cnt[5] O=state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cnt[2] I1=cnt[3] I2=cnt[1] I3=cnt[0] O=state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=rst I2=state_SB_DFF_Q_D_SB_LUT4_O_I2[0] I3=state[2] O=state_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=cnt[2] I1=cnt[3] I2=cnt[1] I3=cnt[0] O=state_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cnt[3] I1=cnt[2] I2=cnt[1] I3=cnt[0] O=state_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.names key.r_redun[4] key.r_redun_SB_LUT4_I1_I3[0]
1 1
.names key.r13[4] key.r_redun_SB_LUT4_I1_I3[1]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[0] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[1] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1[2]
1 1
.names data_path.SR.reg1[5] data_path.PS.reg0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
1 1
.names c3[0] data_path.PS.reg0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
1 1
.names c3[1] data_path.PS.reg0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
1 1
.names data_path.PS.reg0_SB_LUT4_I1_O[0] data_path.SR.mux0_o_SB_LUT4_O_7_I1[0]
1 1
.names key.r12[0] data_path.SR.mux0_o_SB_LUT4_O_7_I1[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names data_path.PS.reg0_SB_LUT4_I1_O[0] data_path.SR.mux0_o_SB_LUT4_O_6_I1[0]
1 1
.names key.r12[1] data_path.SR.mux0_o_SB_LUT4_O_6_I1[2]
1 1
.names data_path.MC.reg1[1] d_out_w_SB_LUT4_O_6_I2[0]
1 1
.names mc_en_reg[0] d_out_w_SB_LUT4_O_6_I2[1]
1 1
.names state[4] state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
1 1
.names data_path.SR.reg1[0] data_path.SR.mux0_o_SB_LUT4_O_7_I1_SB_LUT4_O_I3[0]
1 1
.names c3[0] data_path.SR.mux0_o_SB_LUT4_O_7_I1_SB_LUT4_O_I3[1]
1 1
.names c3[1] data_path.SR.mux0_o_SB_LUT4_O_7_I1_SB_LUT4_O_I3[2]
1 1
.names data_path.SR.reg1[2] data_path.SR.mux0_o_SB_LUT4_O_5_I1_SB_LUT4_O_I3[0]
1 1
.names c3[0] data_path.SR.mux0_o_SB_LUT4_O_5_I1_SB_LUT4_O_I3[1]
1 1
.names c3[1] data_path.SR.mux0_o_SB_LUT4_O_5_I1_SB_LUT4_O_I3[2]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[3]
1 1
.names key.r0[1] d_out_w_SB_LUT4_O_6_I1[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
1 1
.names data_path.SR.reg1[3] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_O_I3[0]
1 1
.names c3[0] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_O_I3[1]
1 1
.names c3[1] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_O_I3[2]
1 1
.names d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
1 1
.names d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
1 1
.names data_path.MC.reg0[0] d_out_w_SB_LUT4_O_I3[0]
1 1
.names mc_en_reg[0] d_out_w_SB_LUT4_O_I3[1]
1 1
.names data_path.PS.reg0_SB_LUT4_I1_O[0] data_path.SR.mux0_o_SB_LUT4_O_I1[0]
1 1
.names key.r12[7] data_path.SR.mux0_o_SB_LUT4_O_I1[2]
1 1
.names d_out_w_SB_LUT4_O_I3[2] d_out_w_SB_LUT4_O_7_I3[1]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I0_O[0] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
1 1
.names d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
1 1
.names mc_en_reg[0] data_path.MC.reg2_SB_DFF_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names data_path.MC.reg3[0] data_path.MC.reg2_SB_DFF_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names data_path.PS.reg0_SB_LUT4_I1_O[0] data_path.SR.mux0_o_SB_LUT4_O_4_I1[0]
1 1
.names key.r12[3] data_path.SR.mux0_o_SB_LUT4_O_4_I1[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names data_path.MC.reg0[5] d_out_w_SB_LUT4_O_3_I3[0]
1 1
.names mc_en_reg[0] d_out_w_SB_LUT4_O_3_I3[1]
1 1
.names round_cnt[5] data_path.rk_last_out_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
1 1
.names round_cnt[4] data_path.rk_last_out_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
1 1
.names state[3] data_path.rk_last_out_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
1 1
.names data_path.PS.reg0_SB_LUT4_I1_O[0] data_path.SR.mux0_o_SB_LUT4_O_5_I1[0]
1 1
.names key.r12[2] data_path.SR.mux0_o_SB_LUT4_O_5_I1[2]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O[0]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O[2] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O[1]
1 1
.names data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
1 1
.names data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names data_path.SR.reg1[1] data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_O_I3[0]
1 1
.names c3[0] data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_O_I3[1]
1 1
.names c3[1] data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_O_I3[2]
1 1
.names mc_en_reg_SB_DFF_Q_D[7] mc_en_reg_SB_DFF_Q_D[0]
1 1
.names data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2[0] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3[0]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I0_O[2] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3[1]
1 1
.names data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
1 1
.names d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I3[2] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2[1]
1 1
.names data_path.MC.reg1[5] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
1 1
.names mc_en_reg[0] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
1 1
.names data_path.rk_last_out[2] key.mux_bit_o_SB_LUT4_O_I1[1]
1 1
.names key.r4[2] key.mux_bit_o_SB_LUT4_O_I1[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3[0] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
1 1
.names d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names d_out_w_SB_LUT4_O_I3[2] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I3[0] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
1 1
.names data_path.MC.reg1[2] d_out_w_SB_LUT4_O_5_I3[0]
1 1
.names mc_en_reg[0] d_out_w_SB_LUT4_O_5_I3[1]
1 1
.names d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3] data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
1 1
.names d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2] data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
1 1
.names data_path.MC.reg1[3] d_out_w_SB_LUT4_O_4_I3[0]
1 1
.names mc_en_reg[0] d_out_w_SB_LUT4_O_4_I3[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[0] data_path.rk_last_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[0]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_LUT4_I1_O[2] data_path.rk_last_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
1 1
.names data_path.SR.reg1[4] data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_O_I3[0]
1 1
.names c3[0] data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_O_I3[1]
1 1
.names c3[1] data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_O_I3[2]
1 1
.names key.r0[2] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[0] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3[0]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[1] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[0] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_LUT4_I1_O[2] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1] data_path.rk_last_out_SB_LUT4_O_7_I1[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I1[0]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I1[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I1[3]
1 1
.names key.r0[3] data_path.rk_last_out_SB_LUT4_O_4_I2[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_I2_O[3]
1 1
.names state[3] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
1 1
.names data_path.PS.reg0_SB_LUT4_I1_O[0] data_path.SR.mux0_o_SB_LUT4_O_1_I1[0]
1 1
.names key.r12[6] data_path.SR.mux0_o_SB_LUT4_O_1_I1[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[3] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] data_path.rk_last_out_SB_LUT4_O_7_I2[0]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1[0] data_path.rk_last_out_SB_LUT4_O_7_I2[1]
1 1
.names key.r0[0] data_path.rk_last_out_SB_LUT4_O_7_I2[3]
1 1
.names state[0] state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
1 1
.names rst state_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1] data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O[0]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O[1]
1 1
.names data_path.SR.reg1[6] data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names c3[0] data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names c3[1] data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0] data_path.SR.mux0_o_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3[0] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0[3]
1 1
.names $false state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
1 1
.names cnt[1] state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
1 1
.names cnt[0] state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3]
1 1
.names data_path.SR.reg1[7] data_path.SR.mux0_o_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names c3[0] data_path.SR.mux0_o_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names c3[1] data_path.SR.mux0_o_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[2] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_I3[0] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names state[0] state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0] state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0[1]
1 1
.names d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0[2] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0[2]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3[0] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0[3]
1 1
.names rst state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[1] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[0]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
1 1
.names state[2] state_SB_DFF_Q_D_SB_LUT4_O_I2[1]
1 1
.names state[1] state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[0] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[3] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
1 1
.names data_path.PS.reg0_SB_LUT4_I1_O[0] data_path.SR.mux0_o_SB_LUT4_O_3_I1[0]
1 1
.names key.r12[4] data_path.SR.mux0_o_SB_LUT4_O_3_I1[2]
1 1
.names rst d_vld_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
1 1
.names data_path.MC.reg0[3] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names mc_en_reg[0] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] d_out_w_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
1 1
.names data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
1 1
.names data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
1 1
.names round_cnt[4] data_path.rk_last_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names round_cnt[7] data_path.rk_last_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names round_cnt[6] data_path.rk_last_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names key.mux_bit_o_SB_LUT4_O_I1[0] d_out_w_SB_LUT4_O_1_I1[0]
1 1
.names key.r0[6] d_out_w_SB_LUT4_O_1_I1[2]
1 1
.names key.r4[6] d_out_w_SB_LUT4_O_1_I1[3]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] data_path.rk_last_out_SB_LUT4_O_I2[0]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2] data_path.rk_last_out_SB_LUT4_O_I2[1]
1 1
.names key.r0[7] data_path.rk_last_out_SB_LUT4_O_I2[3]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_4_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
1 1
.names d_out_w_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2] data_path.MC.reg2_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2] data_path.rk_last_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0] data_path.rk_last_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] data_path.rk_last_out_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0] data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1] data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2] data_path.SR.mux0_o_SB_LUT4_O_6_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3[3]
1 1
.names key.r0[4] data_path.rk_last_out_SB_LUT4_O_3_I2[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
1 1
.names data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3] data_path.rk_last_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
1 1
.names round_cnt[6] data_path.rk_last_out_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
1 1
.names round_cnt[7] data_path.rk_last_out_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
1 1
.names state[3] data_path.rk_last_out_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0] data_path.rk_last_out_SB_LUT4_O_2_I2[0]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[0] data_path.rk_last_out_SB_LUT4_O_2_I2[1]
1 1
.names key.r0[5] data_path.rk_last_out_SB_LUT4_O_2_I2[3]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] data_path.rk_last_out_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0] data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O[0]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1] data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O[1]
1 1
.names data_path.SR.mux0_o_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] data_path.SR.mux0_o_SB_LUT4_O_3_I1_SB_LUT4_I1_O[2]
1 1
.names key.r12[5] data_path.PS.reg0_SB_LUT4_I1_O[2]
1 1
.names rst key.r15_SB_DFFSS_Q_S[0]
1 1
.names state[0] key.r15_SB_DFFSS_Q_S[1]
1 1
.names $false state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_2_I3[0]
1 1
.names cnt[0] state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_2_I3[1]
1 1
.names state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0] state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
1 1
.names rst state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
1 1
.names $false round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names round_cnt[0] round_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names round_cnt[1] round_cnt_SB_DFFSR_Q_7_D[1]
1 1
.names round_cnt[2] round_cnt_SB_DFFSR_Q_7_D[2]
1 1
.names round_cnt[3] round_cnt_SB_DFFSR_Q_7_D[3]
1 1
.names round_cnt[4] round_cnt_SB_DFFSR_Q_7_D[4]
1 1
.names round_cnt[5] round_cnt_SB_DFFSR_Q_7_D[5]
1 1
.names round_cnt[6] round_cnt_SB_DFFSR_Q_7_D[6]
1 1
.names round_cnt[7] round_cnt_SB_DFFSR_Q_7_D[7]
1 1
.names round_cnt_SB_DFFSR_Q_7_D[0] round_cnt_SB_DFFSR_Q_D[0]
1 1
.names key.bit_out_sel bit_out_sel
1 1
.names $false d_in[0]
1 1
.names $true d_in[1]
1 1
.names $false d_in[2]
1 1
.names $true d_in[3]
1 1
.names $true d_in[4]
1 1
.names $false d_in[5]
1 1
.names $false d_in[6]
1 1
.names $false d_in[7]
1 1
.names clk data_path.MC.clk
1 1
.names data_path.MC.reg0[0] data_path.MC.dout0[0]
1 1
.names data_path.MC.reg0[1] data_path.MC.dout0[1]
1 1
.names data_path.MC.reg0[2] data_path.MC.dout0[2]
1 1
.names data_path.MC.reg0[3] data_path.MC.dout0[3]
1 1
.names data_path.MC.reg0[4] data_path.MC.dout0[4]
1 1
.names data_path.MC.reg0[5] data_path.MC.dout0[5]
1 1
.names data_path.MC.reg0[6] data_path.MC.dout0[6]
1 1
.names data_path.MC.reg0[7] data_path.MC.dout0[7]
1 1
.names data_path.MC.reg1[0] data_path.MC.dout1[0]
1 1
.names data_path.MC.reg1[1] data_path.MC.dout1[1]
1 1
.names data_path.MC.reg1[2] data_path.MC.dout1[2]
1 1
.names data_path.MC.reg1[3] data_path.MC.dout1[3]
1 1
.names data_path.MC.reg1[4] data_path.MC.dout1[4]
1 1
.names data_path.MC.reg1[5] data_path.MC.dout1[5]
1 1
.names data_path.MC.reg1[6] data_path.MC.dout1[6]
1 1
.names data_path.MC.reg1[7] data_path.MC.dout1[7]
1 1
.names data_path.MC.reg2[0] data_path.MC.dout2[0]
1 1
.names data_path.MC.reg2[1] data_path.MC.dout2[1]
1 1
.names data_path.MC.reg2[2] data_path.MC.dout2[2]
1 1
.names data_path.MC.reg2[3] data_path.MC.dout2[3]
1 1
.names data_path.MC.reg2[4] data_path.MC.dout2[4]
1 1
.names data_path.MC.reg2[5] data_path.MC.dout2[5]
1 1
.names data_path.MC.reg2[6] data_path.MC.dout2[6]
1 1
.names data_path.MC.reg2[7] data_path.MC.dout2[7]
1 1
.names data_path.MC.reg3[0] data_path.MC.dout3[0]
1 1
.names data_path.MC.reg3[1] data_path.MC.dout3[1]
1 1
.names data_path.MC.reg3[2] data_path.MC.dout3[2]
1 1
.names data_path.MC.reg3[3] data_path.MC.dout3[3]
1 1
.names data_path.MC.reg3[4] data_path.MC.dout3[4]
1 1
.names data_path.MC.reg3[5] data_path.MC.dout3[5]
1 1
.names data_path.MC.reg3[6] data_path.MC.dout3[6]
1 1
.names data_path.MC.reg3[7] data_path.MC.dout3[7]
1 1
.names mc_en_reg[0] data_path.MC.en[0]
1 1
.names mc_en_reg[0] data_path.MC.en[1]
1 1
.names mc_en_reg[0] data_path.MC.en[2]
1 1
.names mc_en_reg[0] data_path.MC.en[3]
1 1
.names mc_en_reg[0] data_path.MC.en[4]
1 1
.names mc_en_reg[0] data_path.MC.en[5]
1 1
.names mc_en_reg[0] data_path.MC.en[6]
1 1
.names mc_en_reg[0] data_path.MC.en[7]
1 1
.names clk data_path.PS.clk
1 1
.names $false data_path.PS.din[0]
1 1
.names $true data_path.PS.din[1]
1 1
.names $false data_path.PS.din[2]
1 1
.names $true data_path.PS.din[3]
1 1
.names $true data_path.PS.din[4]
1 1
.names $false data_path.PS.din[5]
1 1
.names $false data_path.PS.din[6]
1 1
.names $false data_path.PS.din[7]
1 1
.names data_path.MC.reg0[0] data_path.PS.mux0.In1[0]
1 1
.names data_path.MC.reg0[1] data_path.PS.mux0.In1[1]
1 1
.names data_path.MC.reg0[2] data_path.PS.mux0.In1[2]
1 1
.names data_path.MC.reg0[3] data_path.PS.mux0.In1[3]
1 1
.names data_path.MC.reg0[4] data_path.PS.mux0.In1[4]
1 1
.names data_path.MC.reg0[5] data_path.PS.mux0.In1[5]
1 1
.names data_path.MC.reg0[6] data_path.PS.mux0.In1[6]
1 1
.names data_path.MC.reg0[7] data_path.PS.mux0.In1[7]
1 1
.names data_path.PS.reg0[0] data_path.PS.mux0.In2[0]
1 1
.names data_path.PS.reg0[1] data_path.PS.mux0.In2[1]
1 1
.names data_path.PS.reg0[2] data_path.PS.mux0.In2[2]
1 1
.names data_path.PS.reg0[3] data_path.PS.mux0.In2[3]
1 1
.names data_path.PS.reg0[4] data_path.PS.mux0.In2[4]
1 1
.names data_path.PS.reg0[5] data_path.PS.mux0.In2[5]
1 1
.names data_path.PS.reg0[6] data_path.PS.mux0.In2[6]
1 1
.names data_path.PS.reg0[7] data_path.PS.mux0.In2[7]
1 1
.names pld_reg data_path.PS.mux0.sel
1 1
.names data_path.MC.reg1[0] data_path.PS.mux1.In1[0]
1 1
.names data_path.MC.reg1[1] data_path.PS.mux1.In1[1]
1 1
.names data_path.MC.reg1[2] data_path.PS.mux1.In1[2]
1 1
.names data_path.MC.reg1[3] data_path.PS.mux1.In1[3]
1 1
.names data_path.MC.reg1[4] data_path.PS.mux1.In1[4]
1 1
.names data_path.MC.reg1[5] data_path.PS.mux1.In1[5]
1 1
.names data_path.MC.reg1[6] data_path.PS.mux1.In1[6]
1 1
.names data_path.MC.reg1[7] data_path.PS.mux1.In1[7]
1 1
.names data_path.PS.reg1[0] data_path.PS.mux1.In2[0]
1 1
.names data_path.PS.reg1[1] data_path.PS.mux1.In2[1]
1 1
.names data_path.PS.reg1[2] data_path.PS.mux1.In2[2]
1 1
.names data_path.PS.reg1[3] data_path.PS.mux1.In2[3]
1 1
.names data_path.PS.reg1[4] data_path.PS.mux1.In2[4]
1 1
.names data_path.PS.reg1[5] data_path.PS.mux1.In2[5]
1 1
.names data_path.PS.reg1[6] data_path.PS.mux1.In2[6]
1 1
.names data_path.PS.reg1[7] data_path.PS.mux1.In2[7]
1 1
.names data_path.PS.mux1_o[0] data_path.PS.mux1.Out[0]
1 1
.names data_path.PS.mux1_o[1] data_path.PS.mux1.Out[1]
1 1
.names data_path.PS.mux1_o[2] data_path.PS.mux1.Out[2]
1 1
.names data_path.PS.mux1_o[3] data_path.PS.mux1.Out[3]
1 1
.names data_path.PS.mux1_o[4] data_path.PS.mux1.Out[4]
1 1
.names data_path.PS.mux1_o[5] data_path.PS.mux1.Out[5]
1 1
.names data_path.PS.mux1_o[6] data_path.PS.mux1.Out[6]
1 1
.names data_path.PS.mux1_o[7] data_path.PS.mux1.Out[7]
1 1
.names pld_reg data_path.PS.mux1.sel
1 1
.names data_path.MC.reg2[0] data_path.PS.mux2.In1[0]
1 1
.names data_path.MC.reg2[1] data_path.PS.mux2.In1[1]
1 1
.names data_path.MC.reg2[2] data_path.PS.mux2.In1[2]
1 1
.names data_path.MC.reg2[3] data_path.PS.mux2.In1[3]
1 1
.names data_path.MC.reg2[4] data_path.PS.mux2.In1[4]
1 1
.names data_path.MC.reg2[5] data_path.PS.mux2.In1[5]
1 1
.names data_path.MC.reg2[6] data_path.PS.mux2.In1[6]
1 1
.names data_path.MC.reg2[7] data_path.PS.mux2.In1[7]
1 1
.names data_path.PS.reg2[0] data_path.PS.mux2.In2[0]
1 1
.names data_path.PS.reg2[1] data_path.PS.mux2.In2[1]
1 1
.names data_path.PS.reg2[2] data_path.PS.mux2.In2[2]
1 1
.names data_path.PS.reg2[3] data_path.PS.mux2.In2[3]
1 1
.names data_path.PS.reg2[4] data_path.PS.mux2.In2[4]
1 1
.names data_path.PS.reg2[5] data_path.PS.mux2.In2[5]
1 1
.names data_path.PS.reg2[6] data_path.PS.mux2.In2[6]
1 1
.names data_path.PS.reg2[7] data_path.PS.mux2.In2[7]
1 1
.names data_path.PS.mux2_o[0] data_path.PS.mux2.Out[0]
1 1
.names data_path.PS.mux2_o[1] data_path.PS.mux2.Out[1]
1 1
.names data_path.PS.mux2_o[2] data_path.PS.mux2.Out[2]
1 1
.names data_path.PS.mux2_o[3] data_path.PS.mux2.Out[3]
1 1
.names data_path.PS.mux2_o[4] data_path.PS.mux2.Out[4]
1 1
.names data_path.PS.mux2_o[5] data_path.PS.mux2.Out[5]
1 1
.names data_path.PS.mux2_o[6] data_path.PS.mux2.Out[6]
1 1
.names data_path.PS.mux2_o[7] data_path.PS.mux2.Out[7]
1 1
.names pld_reg data_path.PS.mux2.sel
1 1
.names data_path.MC.reg3[0] data_path.PS.mux3.In1[0]
1 1
.names data_path.MC.reg3[1] data_path.PS.mux3.In1[1]
1 1
.names data_path.MC.reg3[2] data_path.PS.mux3.In1[2]
1 1
.names data_path.MC.reg3[3] data_path.PS.mux3.In1[3]
1 1
.names data_path.MC.reg3[4] data_path.PS.mux3.In1[4]
1 1
.names data_path.MC.reg3[5] data_path.PS.mux3.In1[5]
1 1
.names data_path.MC.reg3[6] data_path.PS.mux3.In1[6]
1 1
.names data_path.MC.reg3[7] data_path.PS.mux3.In1[7]
1 1
.names $false data_path.PS.mux3.In2[0]
1 1
.names $true data_path.PS.mux3.In2[1]
1 1
.names $false data_path.PS.mux3.In2[2]
1 1
.names $true data_path.PS.mux3.In2[3]
1 1
.names $true data_path.PS.mux3.In2[4]
1 1
.names $false data_path.PS.mux3.In2[5]
1 1
.names $false data_path.PS.mux3.In2[6]
1 1
.names $false data_path.PS.mux3.In2[7]
1 1
.names pld_reg data_path.PS.mux3.sel
1 1
.names data_path.MC.reg3[0] data_path.PS.pdin[0]
1 1
.names data_path.MC.reg3[1] data_path.PS.pdin[1]
1 1
.names data_path.MC.reg3[2] data_path.PS.pdin[2]
1 1
.names data_path.MC.reg3[3] data_path.PS.pdin[3]
1 1
.names data_path.MC.reg3[4] data_path.PS.pdin[4]
1 1
.names data_path.MC.reg3[5] data_path.PS.pdin[5]
1 1
.names data_path.MC.reg3[6] data_path.PS.pdin[6]
1 1
.names data_path.MC.reg3[7] data_path.PS.pdin[7]
1 1
.names data_path.MC.reg2[0] data_path.PS.pdin[8]
1 1
.names data_path.MC.reg2[1] data_path.PS.pdin[9]
1 1
.names data_path.MC.reg2[2] data_path.PS.pdin[10]
1 1
.names data_path.MC.reg2[3] data_path.PS.pdin[11]
1 1
.names data_path.MC.reg2[4] data_path.PS.pdin[12]
1 1
.names data_path.MC.reg2[5] data_path.PS.pdin[13]
1 1
.names data_path.MC.reg2[6] data_path.PS.pdin[14]
1 1
.names data_path.MC.reg2[7] data_path.PS.pdin[15]
1 1
.names data_path.MC.reg1[0] data_path.PS.pdin[16]
1 1
.names data_path.MC.reg1[1] data_path.PS.pdin[17]
1 1
.names data_path.MC.reg1[2] data_path.PS.pdin[18]
1 1
.names data_path.MC.reg1[3] data_path.PS.pdin[19]
1 1
.names data_path.MC.reg1[4] data_path.PS.pdin[20]
1 1
.names data_path.MC.reg1[5] data_path.PS.pdin[21]
1 1
.names data_path.MC.reg1[6] data_path.PS.pdin[22]
1 1
.names data_path.MC.reg1[7] data_path.PS.pdin[23]
1 1
.names data_path.MC.reg0[0] data_path.PS.pdin[24]
1 1
.names data_path.MC.reg0[1] data_path.PS.pdin[25]
1 1
.names data_path.MC.reg0[2] data_path.PS.pdin[26]
1 1
.names data_path.MC.reg0[3] data_path.PS.pdin[27]
1 1
.names data_path.MC.reg0[4] data_path.PS.pdin[28]
1 1
.names data_path.MC.reg0[5] data_path.PS.pdin[29]
1 1
.names data_path.MC.reg0[6] data_path.PS.pdin[30]
1 1
.names data_path.MC.reg0[7] data_path.PS.pdin[31]
1 1
.names pld_reg data_path.PS.pld
1 1
.names $false data_path.PS.reg3[0]
1 1
.names $true data_path.PS.reg3[1]
1 1
.names $false data_path.PS.reg3[2]
1 1
.names $true data_path.PS.reg3[3]
1 1
.names $true data_path.PS.reg3[4]
1 1
.names $false data_path.PS.reg3[5]
1 1
.names $false data_path.PS.reg3[6]
1 1
.names $false data_path.PS.reg3[7]
1 1
.names c3[0] data_path.SR.c3[0]
1 1
.names c3[1] data_path.SR.c3[1]
1 1
.names clk data_path.SR.clk
1 1
.names data_path.SR.reg1[0] data_path.SR.mux0.In1[0]
1 1
.names data_path.SR.reg1[1] data_path.SR.mux0.In1[1]
1 1
.names data_path.SR.reg1[2] data_path.SR.mux0.In1[2]
1 1
.names data_path.SR.reg1[3] data_path.SR.mux0.In1[3]
1 1
.names data_path.SR.reg1[4] data_path.SR.mux0.In1[4]
1 1
.names data_path.SR.reg1[5] data_path.SR.mux0.In1[5]
1 1
.names data_path.SR.reg1[6] data_path.SR.mux0.In1[6]
1 1
.names data_path.SR.reg1[7] data_path.SR.mux0.In1[7]
1 1
.names data_path.SR.mux0_o[0] data_path.SR.mux0.Out[0]
1 1
.names data_path.SR.mux0_o[1] data_path.SR.mux0.Out[1]
1 1
.names data_path.SR.mux0_o[2] data_path.SR.mux0.Out[2]
1 1
.names data_path.SR.mux0_o[3] data_path.SR.mux0.Out[3]
1 1
.names data_path.SR.mux0_o[4] data_path.SR.mux0.Out[4]
1 1
.names data_path.SR.mux0_o[5] data_path.SR.mux0.Out[5]
1 1
.names data_path.SR.mux0_o[6] data_path.SR.mux0.Out[6]
1 1
.names data_path.SR.mux0_o[7] data_path.SR.mux0.Out[7]
1 1
.names data_path.SR.reg1[0] data_path.SR.mux1.In1[0]
1 1
.names data_path.SR.reg1[1] data_path.SR.mux1.In1[1]
1 1
.names data_path.SR.reg1[2] data_path.SR.mux1.In1[2]
1 1
.names data_path.SR.reg1[3] data_path.SR.mux1.In1[3]
1 1
.names data_path.SR.reg1[4] data_path.SR.mux1.In1[4]
1 1
.names data_path.SR.reg1[5] data_path.SR.mux1.In1[5]
1 1
.names data_path.SR.reg1[6] data_path.SR.mux1.In1[6]
1 1
.names data_path.SR.reg1[7] data_path.SR.mux1.In1[7]
1 1
.names data_path.SR.reg9[0] data_path.SR.mux1.In2[0]
1 1
.names data_path.SR.reg9[1] data_path.SR.mux1.In2[1]
1 1
.names data_path.SR.reg9[2] data_path.SR.mux1.In2[2]
1 1
.names data_path.SR.reg9[3] data_path.SR.mux1.In2[3]
1 1
.names data_path.SR.reg9[4] data_path.SR.mux1.In2[4]
1 1
.names data_path.SR.reg9[5] data_path.SR.mux1.In2[5]
1 1
.names data_path.SR.reg9[6] data_path.SR.mux1.In2[6]
1 1
.names data_path.SR.reg9[7] data_path.SR.mux1.In2[7]
1 1
.names data_path.SR.mux1_o[0] data_path.SR.mux1.Out[0]
1 1
.names data_path.SR.mux1_o[1] data_path.SR.mux1.Out[1]
1 1
.names data_path.SR.mux1_o[2] data_path.SR.mux1.Out[2]
1 1
.names data_path.SR.mux1_o[3] data_path.SR.mux1.Out[3]
1 1
.names data_path.SR.mux1_o[4] data_path.SR.mux1.Out[4]
1 1
.names data_path.SR.mux1_o[5] data_path.SR.mux1.Out[5]
1 1
.names data_path.SR.mux1_o[6] data_path.SR.mux1.Out[6]
1 1
.names data_path.SR.mux1_o[7] data_path.SR.mux1.Out[7]
1 1
.names data_path.SR.reg1[0] data_path.SR.mux2.In1[0]
1 1
.names data_path.SR.reg1[1] data_path.SR.mux2.In1[1]
1 1
.names data_path.SR.reg1[2] data_path.SR.mux2.In1[2]
1 1
.names data_path.SR.reg1[3] data_path.SR.mux2.In1[3]
1 1
.names data_path.SR.reg1[4] data_path.SR.mux2.In1[4]
1 1
.names data_path.SR.reg1[5] data_path.SR.mux2.In1[5]
1 1
.names data_path.SR.reg1[6] data_path.SR.mux2.In1[6]
1 1
.names data_path.SR.reg1[7] data_path.SR.mux2.In1[7]
1 1
.names data_path.SR.reg5[0] data_path.SR.mux2.In2[0]
1 1
.names data_path.SR.reg5[1] data_path.SR.mux2.In2[1]
1 1
.names data_path.SR.reg5[2] data_path.SR.mux2.In2[2]
1 1
.names data_path.SR.reg5[3] data_path.SR.mux2.In2[3]
1 1
.names data_path.SR.reg5[4] data_path.SR.mux2.In2[4]
1 1
.names data_path.SR.reg5[5] data_path.SR.mux2.In2[5]
1 1
.names data_path.SR.reg5[6] data_path.SR.mux2.In2[6]
1 1
.names data_path.SR.reg5[7] data_path.SR.mux2.In2[7]
1 1
.names data_path.SR.mux2_o[0] data_path.SR.mux2.Out[0]
1 1
.names data_path.SR.mux2_o[1] data_path.SR.mux2.Out[1]
1 1
.names data_path.SR.mux2_o[2] data_path.SR.mux2.Out[2]
1 1
.names data_path.SR.mux2_o[3] data_path.SR.mux2.Out[3]
1 1
.names data_path.SR.mux2_o[4] data_path.SR.mux2.Out[4]
1 1
.names data_path.SR.mux2_o[5] data_path.SR.mux2.Out[5]
1 1
.names data_path.SR.mux2_o[6] data_path.SR.mux2.Out[6]
1 1
.names data_path.SR.mux2_o[7] data_path.SR.mux2.Out[7]
1 1
.names data_path.SR.reg9[0] data_path.SR.mux3.In2[0]
1 1
.names data_path.SR.reg9[1] data_path.SR.mux3.In2[1]
1 1
.names data_path.SR.reg9[2] data_path.SR.mux3.In2[2]
1 1
.names data_path.SR.reg9[3] data_path.SR.mux3.In2[3]
1 1
.names data_path.SR.reg9[4] data_path.SR.mux3.In2[4]
1 1
.names data_path.SR.reg9[5] data_path.SR.mux3.In2[5]
1 1
.names data_path.SR.reg9[6] data_path.SR.mux3.In2[6]
1 1
.names data_path.SR.reg9[7] data_path.SR.mux3.In2[7]
1 1
.names data_path.SR.reg5[0] data_path.SR.mux3.In3[0]
1 1
.names data_path.SR.reg5[1] data_path.SR.mux3.In3[1]
1 1
.names data_path.SR.reg5[2] data_path.SR.mux3.In3[2]
1 1
.names data_path.SR.reg5[3] data_path.SR.mux3.In3[3]
1 1
.names data_path.SR.reg5[4] data_path.SR.mux3.In3[4]
1 1
.names data_path.SR.reg5[5] data_path.SR.mux3.In3[5]
1 1
.names data_path.SR.reg5[6] data_path.SR.mux3.In3[6]
1 1
.names data_path.SR.reg5[7] data_path.SR.mux3.In3[7]
1 1
.names data_path.SR.reg1[0] data_path.SR.mux3.In4[0]
1 1
.names data_path.SR.reg1[1] data_path.SR.mux3.In4[1]
1 1
.names data_path.SR.reg1[2] data_path.SR.mux3.In4[2]
1 1
.names data_path.SR.reg1[3] data_path.SR.mux3.In4[3]
1 1
.names data_path.SR.reg1[4] data_path.SR.mux3.In4[4]
1 1
.names data_path.SR.reg1[5] data_path.SR.mux3.In4[5]
1 1
.names data_path.SR.reg1[6] data_path.SR.mux3.In4[6]
1 1
.names data_path.SR.reg1[7] data_path.SR.mux3.In4[7]
1 1
.names c3[0] data_path.SR.mux3.sel[0]
1 1
.names c3[1] data_path.SR.mux3.sel[1]
1 1
.names c3[0] data_path.c3[0]
1 1
.names c3[1] data_path.c3[1]
1 1
.names clk data_path.clk
1 1
.names $false data_path.d_in[0]
1 1
.names $true data_path.d_in[1]
1 1
.names $false data_path.d_in[2]
1 1
.names $true data_path.d_in[3]
1 1
.names $true data_path.d_in[4]
1 1
.names $false data_path.d_in[5]
1 1
.names $false data_path.d_in[6]
1 1
.names $false data_path.d_in[7]
1 1
.names d_out_w[0] data_path.d_out[0]
1 1
.names d_out_w[1] data_path.d_out[1]
1 1
.names d_out_w[2] data_path.d_out[2]
1 1
.names d_out_w[3] data_path.d_out[3]
1 1
.names d_out_w[4] data_path.d_out[4]
1 1
.names d_out_w[5] data_path.d_out[5]
1 1
.names d_out_w[6] data_path.d_out[6]
1 1
.names d_out_w[7] data_path.d_out[7]
1 1
.names mc_en_reg[0] data_path.mc_en[0]
1 1
.names mc_en_reg[0] data_path.mc_en[1]
1 1
.names mc_en_reg[0] data_path.mc_en[2]
1 1
.names mc_en_reg[0] data_path.mc_en[3]
1 1
.names mc_en_reg[0] data_path.mc_en[4]
1 1
.names mc_en_reg[0] data_path.mc_en[5]
1 1
.names mc_en_reg[0] data_path.mc_en[6]
1 1
.names mc_en_reg[0] data_path.mc_en[7]
1 1
.names data_path.MC.reg0[0] data_path.mc_out0[0]
1 1
.names data_path.MC.reg0[1] data_path.mc_out0[1]
1 1
.names data_path.MC.reg0[2] data_path.mc_out0[2]
1 1
.names data_path.MC.reg0[3] data_path.mc_out0[3]
1 1
.names data_path.MC.reg0[4] data_path.mc_out0[4]
1 1
.names data_path.MC.reg0[5] data_path.mc_out0[5]
1 1
.names data_path.MC.reg0[6] data_path.mc_out0[6]
1 1
.names data_path.MC.reg0[7] data_path.mc_out0[7]
1 1
.names data_path.MC.reg1[0] data_path.mc_out1[0]
1 1
.names data_path.MC.reg1[1] data_path.mc_out1[1]
1 1
.names data_path.MC.reg1[2] data_path.mc_out1[2]
1 1
.names data_path.MC.reg1[3] data_path.mc_out1[3]
1 1
.names data_path.MC.reg1[4] data_path.mc_out1[4]
1 1
.names data_path.MC.reg1[5] data_path.mc_out1[5]
1 1
.names data_path.MC.reg1[6] data_path.mc_out1[6]
1 1
.names data_path.MC.reg1[7] data_path.mc_out1[7]
1 1
.names data_path.MC.reg2[0] data_path.mc_out2[0]
1 1
.names data_path.MC.reg2[1] data_path.mc_out2[1]
1 1
.names data_path.MC.reg2[2] data_path.mc_out2[2]
1 1
.names data_path.MC.reg2[3] data_path.mc_out2[3]
1 1
.names data_path.MC.reg2[4] data_path.mc_out2[4]
1 1
.names data_path.MC.reg2[5] data_path.mc_out2[5]
1 1
.names data_path.MC.reg2[6] data_path.mc_out2[6]
1 1
.names data_path.MC.reg2[7] data_path.mc_out2[7]
1 1
.names data_path.MC.reg3[0] data_path.mc_out3[0]
1 1
.names data_path.MC.reg3[1] data_path.mc_out3[1]
1 1
.names data_path.MC.reg3[2] data_path.mc_out3[2]
1 1
.names data_path.MC.reg3[3] data_path.mc_out3[3]
1 1
.names data_path.MC.reg3[4] data_path.mc_out3[4]
1 1
.names data_path.MC.reg3[5] data_path.mc_out3[5]
1 1
.names data_path.MC.reg3[6] data_path.mc_out3[6]
1 1
.names data_path.MC.reg3[7] data_path.mc_out3[7]
1 1
.names data_path.MC.reg3[0] data_path.pdin[0]
1 1
.names data_path.MC.reg3[1] data_path.pdin[1]
1 1
.names data_path.MC.reg3[2] data_path.pdin[2]
1 1
.names data_path.MC.reg3[3] data_path.pdin[3]
1 1
.names data_path.MC.reg3[4] data_path.pdin[4]
1 1
.names data_path.MC.reg3[5] data_path.pdin[5]
1 1
.names data_path.MC.reg3[6] data_path.pdin[6]
1 1
.names data_path.MC.reg3[7] data_path.pdin[7]
1 1
.names data_path.MC.reg2[0] data_path.pdin[8]
1 1
.names data_path.MC.reg2[1] data_path.pdin[9]
1 1
.names data_path.MC.reg2[2] data_path.pdin[10]
1 1
.names data_path.MC.reg2[3] data_path.pdin[11]
1 1
.names data_path.MC.reg2[4] data_path.pdin[12]
1 1
.names data_path.MC.reg2[5] data_path.pdin[13]
1 1
.names data_path.MC.reg2[6] data_path.pdin[14]
1 1
.names data_path.MC.reg2[7] data_path.pdin[15]
1 1
.names data_path.MC.reg1[0] data_path.pdin[16]
1 1
.names data_path.MC.reg1[1] data_path.pdin[17]
1 1
.names data_path.MC.reg1[2] data_path.pdin[18]
1 1
.names data_path.MC.reg1[3] data_path.pdin[19]
1 1
.names data_path.MC.reg1[4] data_path.pdin[20]
1 1
.names data_path.MC.reg1[5] data_path.pdin[21]
1 1
.names data_path.MC.reg1[6] data_path.pdin[22]
1 1
.names data_path.MC.reg1[7] data_path.pdin[23]
1 1
.names data_path.MC.reg0[0] data_path.pdin[24]
1 1
.names data_path.MC.reg0[1] data_path.pdin[25]
1 1
.names data_path.MC.reg0[2] data_path.pdin[26]
1 1
.names data_path.MC.reg0[3] data_path.pdin[27]
1 1
.names data_path.MC.reg0[4] data_path.pdin[28]
1 1
.names data_path.MC.reg0[5] data_path.pdin[29]
1 1
.names data_path.MC.reg0[6] data_path.pdin[30]
1 1
.names data_path.MC.reg0[7] data_path.pdin[31]
1 1
.names pld_reg data_path.pld
1 1
.names key.r12[0] data_path.rk_delayed_out[0]
1 1
.names key.r12[1] data_path.rk_delayed_out[1]
1 1
.names key.r12[2] data_path.rk_delayed_out[2]
1 1
.names key.r12[3] data_path.rk_delayed_out[3]
1 1
.names key.r12[4] data_path.rk_delayed_out[4]
1 1
.names key.r12[5] data_path.rk_delayed_out[5]
1 1
.names key.r12[6] data_path.rk_delayed_out[6]
1 1
.names key.r12[7] data_path.rk_delayed_out[7]
1 1
.names key.input_sel input_sel
1 1
.names clk key.clk
1 1
.names $true key.key_in[0]
1 1
.names $true key.key_in[1]
1 1
.names $true key.key_in[2]
1 1
.names $true key.key_in[3]
1 1
.names $true key.key_in[4]
1 1
.names $false key.key_in[5]
1 1
.names $false key.key_in[6]
1 1
.names $false key.key_in[7]
1 1
.names key.r4[0] key.mux_bit.In2[0]
1 1
.names key.r4[1] key.mux_bit.In2[1]
1 1
.names key.r4[2] key.mux_bit.In2[2]
1 1
.names key.r4[3] key.mux_bit.In2[3]
1 1
.names key.r4[4] key.mux_bit.In2[4]
1 1
.names key.r4[5] key.mux_bit.In2[5]
1 1
.names key.r4[6] key.mux_bit.In2[6]
1 1
.names key.r4[7] key.mux_bit.In2[7]
1 1
.names key.mux_bit_o[0] key.mux_bit.Out[0]
1 1
.names key.mux_bit_o[1] key.mux_bit.Out[1]
1 1
.names key.mux_bit_o[2] key.mux_bit.Out[2]
1 1
.names key.mux_bit_o[3] key.mux_bit.Out[3]
1 1
.names key.mux_bit_o[4] key.mux_bit.Out[4]
1 1
.names key.mux_bit_o[5] key.mux_bit.Out[5]
1 1
.names key.mux_bit_o[6] key.mux_bit.Out[6]
1 1
.names key.mux_bit_o[7] key.mux_bit.Out[7]
1 1
.names key.bit_out_sel key.mux_bit.sel
1 1
.names data_path.rk_last_out[0] key.mux_in.In1[0]
1 1
.names data_path.rk_last_out[1] key.mux_in.In1[1]
1 1
.names data_path.rk_last_out[2] key.mux_in.In1[2]
1 1
.names data_path.rk_last_out[3] key.mux_in.In1[3]
1 1
.names data_path.rk_last_out[4] key.mux_in.In1[4]
1 1
.names data_path.rk_last_out[5] key.mux_in.In1[5]
1 1
.names data_path.rk_last_out[6] key.mux_in.In1[6]
1 1
.names data_path.rk_last_out[7] key.mux_in.In1[7]
1 1
.names $true key.mux_in.In2[0]
1 1
.names $true key.mux_in.In2[1]
1 1
.names $true key.mux_in.In2[2]
1 1
.names $true key.mux_in.In2[3]
1 1
.names $true key.mux_in.In2[4]
1 1
.names $false key.mux_in.In2[5]
1 1
.names $false key.mux_in.In2[6]
1 1
.names $false key.mux_in.In2[7]
1 1
.names key.input_sel key.mux_in.sel
1 1
.names key.r0[0] key.mux_last_out.In1[0]
1 1
.names key.r0[1] key.mux_last_out.In1[1]
1 1
.names key.r0[2] key.mux_last_out.In1[2]
1 1
.names key.r0[3] key.mux_last_out.In1[3]
1 1
.names key.r0[4] key.mux_last_out.In1[4]
1 1
.names key.r0[5] key.mux_last_out.In1[5]
1 1
.names key.r0[6] key.mux_last_out.In1[6]
1 1
.names key.r0[7] key.mux_last_out.In1[7]
1 1
.names data_path.rk_last_out[0] key.mux_last_out.Out[0]
1 1
.names data_path.rk_last_out[1] key.mux_last_out.Out[1]
1 1
.names data_path.rk_last_out[2] key.mux_last_out.Out[2]
1 1
.names data_path.rk_last_out[3] key.mux_last_out.Out[3]
1 1
.names data_path.rk_last_out[4] key.mux_last_out.Out[4]
1 1
.names data_path.rk_last_out[5] key.mux_last_out.Out[5]
1 1
.names data_path.rk_last_out[6] key.mux_last_out.Out[6]
1 1
.names data_path.rk_last_out[7] key.mux_last_out.Out[7]
1 1
.names key.r13[0] key.mux_sbox.In1[0]
1 1
.names key.r13[1] key.mux_sbox.In1[1]
1 1
.names key.r13[2] key.mux_sbox.In1[2]
1 1
.names key.r13[3] key.mux_sbox.In1[3]
1 1
.names key.r13[4] key.mux_sbox.In1[4]
1 1
.names key.r13[5] key.mux_sbox.In1[5]
1 1
.names key.r13[6] key.mux_sbox.In1[6]
1 1
.names key.r13[7] key.mux_sbox.In1[7]
1 1
.names key.r_redun[0] key.mux_sbox.In2[0]
1 1
.names key.r_redun[1] key.mux_sbox.In2[1]
1 1
.names key.r_redun[2] key.mux_sbox.In2[2]
1 1
.names key.r_redun[3] key.mux_sbox.In2[3]
1 1
.names key.r_redun[4] key.mux_sbox.In2[4]
1 1
.names key.r_redun[5] key.mux_sbox.In2[5]
1 1
.names key.r_redun[6] key.mux_sbox.In2[6]
1 1
.names key.r_redun[7] key.mux_sbox.In2[7]
1 1
.names state[3] key.rcon_en[0]
1 1
.names state[3] key.rcon_en[1]
1 1
.names state[3] key.rcon_en[2]
1 1
.names state[3] key.rcon_en[3]
1 1
.names state[3] key.rcon_en[4]
1 1
.names state[3] key.rcon_en[5]
1 1
.names state[3] key.rcon_en[6]
1 1
.names state[3] key.rcon_en[7]
1 1
.names key.r12[0] key.rk_delayed_out[0]
1 1
.names key.r12[1] key.rk_delayed_out[1]
1 1
.names key.r12[2] key.rk_delayed_out[2]
1 1
.names key.r12[3] key.rk_delayed_out[3]
1 1
.names key.r12[4] key.rk_delayed_out[4]
1 1
.names key.r12[5] key.rk_delayed_out[5]
1 1
.names key.r12[6] key.rk_delayed_out[6]
1 1
.names key.r12[7] key.rk_delayed_out[7]
1 1
.names data_path.rk_last_out[0] key.rk_last_out[0]
1 1
.names data_path.rk_last_out[1] key.rk_last_out[1]
1 1
.names data_path.rk_last_out[2] key.rk_last_out[2]
1 1
.names data_path.rk_last_out[3] key.rk_last_out[3]
1 1
.names data_path.rk_last_out[4] key.rk_last_out[4]
1 1
.names data_path.rk_last_out[5] key.rk_last_out[5]
1 1
.names data_path.rk_last_out[6] key.rk_last_out[6]
1 1
.names data_path.rk_last_out[7] key.rk_last_out[7]
1 1
.names round_cnt[4] key.round_cnt[0]
1 1
.names round_cnt[5] key.round_cnt[1]
1 1
.names round_cnt[6] key.round_cnt[2]
1 1
.names round_cnt[7] key.round_cnt[3]
1 1
.names $true key_in[0]
1 1
.names $true key_in[1]
1 1
.names $true key_in[2]
1 1
.names $true key_in[3]
1 1
.names $true key_in[4]
1 1
.names $false key_in[5]
1 1
.names $false key_in[6]
1 1
.names $false key_in[7]
1 1
.names mc_en_reg[0] mc_en[0]
1 1
.names mc_en_reg[0] mc_en[1]
1 1
.names mc_en_reg[0] mc_en[2]
1 1
.names mc_en_reg[0] mc_en[3]
1 1
.names mc_en_reg[0] mc_en[4]
1 1
.names mc_en_reg[0] mc_en[5]
1 1
.names mc_en_reg[0] mc_en[6]
1 1
.names mc_en_reg[0] mc_en[7]
1 1
.names mc_en_reg[0] mc_en_reg[1]
1 1
.names mc_en_reg[0] mc_en_reg[2]
1 1
.names mc_en_reg[0] mc_en_reg[3]
1 1
.names mc_en_reg[0] mc_en_reg[4]
1 1
.names mc_en_reg[0] mc_en_reg[5]
1 1
.names mc_en_reg[0] mc_en_reg[6]
1 1
.names mc_en_reg[0] mc_en_reg[7]
1 1
.names pld_reg pld
1 1
.names state[3] rcon_en[0]
1 1
.names state[3] rcon_en[1]
1 1
.names state[3] rcon_en[2]
1 1
.names state[3] rcon_en[3]
1 1
.names state[3] rcon_en[4]
1 1
.names state[3] rcon_en[5]
1 1
.names state[3] rcon_en[6]
1 1
.names state[3] rcon_en[7]
1 1
.names key.r12[0] rk_delayed_out[0]
1 1
.names key.r12[1] rk_delayed_out[1]
1 1
.names key.r12[2] rk_delayed_out[2]
1 1
.names key.r12[3] rk_delayed_out[3]
1 1
.names key.r12[4] rk_delayed_out[4]
1 1
.names key.r12[5] rk_delayed_out[5]
1 1
.names key.r12[6] rk_delayed_out[6]
1 1
.names key.r12[7] rk_delayed_out[7]
1 1
.names data_path.rk_last_out[0] rk_last_out[0]
1 1
.names data_path.rk_last_out[1] rk_last_out[1]
1 1
.names data_path.rk_last_out[2] rk_last_out[2]
1 1
.names data_path.rk_last_out[3] rk_last_out[3]
1 1
.names data_path.rk_last_out[4] rk_last_out[4]
1 1
.names data_path.rk_last_out[5] rk_last_out[5]
1 1
.names data_path.rk_last_out[6] rk_last_out[6]
1 1
.names data_path.rk_last_out[7] rk_last_out[7]
1 1
.names round_cnt[4] round_cnt_w[0]
1 1
.names round_cnt[5] round_cnt_w[1]
1 1
.names round_cnt[6] round_cnt_w[2]
1 1
.names round_cnt[7] round_cnt_w[3]
1 1
.end
